]>
Commit | Line | Data |
---|---|---|
f078f209 | 1 | /* |
b3950e6a | 2 | * Copyright (c) 2008-2010 Atheros Communications Inc. |
f078f209 LR |
3 | * |
4 | * Permission to use, copy, modify, and/or distribute this software for any | |
5 | * purpose with or without fee is hereby granted, provided that the above | |
6 | * copyright notice and this permission notice appear in all copies. | |
7 | * | |
8 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
9 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
10 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR | |
11 | * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
12 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN | |
13 | * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF | |
14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
15 | */ | |
16 | ||
17 | #include <linux/io.h> | |
5a0e3ad6 | 18 | #include <linux/slab.h> |
f078f209 LR |
19 | #include <asm/unaligned.h> |
20 | ||
af03abec | 21 | #include "hw.h" |
d70357d5 | 22 | #include "hw-ops.h" |
cfe8cba9 | 23 | #include "rc.h" |
b622a720 | 24 | #include "ar9003_mac.h" |
f078f209 | 25 | |
cbe61d8a | 26 | static bool ath9k_hw_set_reset_reg(struct ath_hw *ah, u32 type); |
f078f209 | 27 | |
7322fd19 LR |
28 | MODULE_AUTHOR("Atheros Communications"); |
29 | MODULE_DESCRIPTION("Support for Atheros 802.11n wireless LAN cards."); | |
30 | MODULE_SUPPORTED_DEVICE("Atheros 802.11n WLAN cards"); | |
31 | MODULE_LICENSE("Dual BSD/GPL"); | |
32 | ||
33 | static int __init ath9k_init(void) | |
34 | { | |
35 | return 0; | |
36 | } | |
37 | module_init(ath9k_init); | |
38 | ||
39 | static void __exit ath9k_exit(void) | |
40 | { | |
41 | return; | |
42 | } | |
43 | module_exit(ath9k_exit); | |
44 | ||
d70357d5 LR |
45 | /* Private hardware callbacks */ |
46 | ||
47 | static void ath9k_hw_init_cal_settings(struct ath_hw *ah) | |
48 | { | |
49 | ath9k_hw_private_ops(ah)->init_cal_settings(ah); | |
50 | } | |
51 | ||
52 | static void ath9k_hw_init_mode_regs(struct ath_hw *ah) | |
53 | { | |
54 | ath9k_hw_private_ops(ah)->init_mode_regs(ah); | |
55 | } | |
56 | ||
57 | static bool ath9k_hw_macversion_supported(struct ath_hw *ah) | |
58 | { | |
59 | struct ath_hw_private_ops *priv_ops = ath9k_hw_private_ops(ah); | |
60 | ||
61 | return priv_ops->macversion_supported(ah->hw_version.macVersion); | |
62 | } | |
63 | ||
64773964 LR |
64 | static u32 ath9k_hw_compute_pll_control(struct ath_hw *ah, |
65 | struct ath9k_channel *chan) | |
66 | { | |
67 | return ath9k_hw_private_ops(ah)->compute_pll_control(ah, chan); | |
68 | } | |
69 | ||
991312d8 LR |
70 | static void ath9k_hw_init_mode_gain_regs(struct ath_hw *ah) |
71 | { | |
72 | if (!ath9k_hw_private_ops(ah)->init_mode_gain_regs) | |
73 | return; | |
74 | ||
75 | ath9k_hw_private_ops(ah)->init_mode_gain_regs(ah); | |
76 | } | |
77 | ||
e36b27af LR |
78 | static void ath9k_hw_ani_cache_ini_regs(struct ath_hw *ah) |
79 | { | |
80 | /* You will not have this callback if using the old ANI */ | |
81 | if (!ath9k_hw_private_ops(ah)->ani_cache_ini_regs) | |
82 | return; | |
83 | ||
84 | ath9k_hw_private_ops(ah)->ani_cache_ini_regs(ah); | |
85 | } | |
86 | ||
f1dc5600 S |
87 | /********************/ |
88 | /* Helper Functions */ | |
89 | /********************/ | |
f078f209 | 90 | |
dfdac8ac | 91 | static void ath9k_hw_set_clockrate(struct ath_hw *ah) |
f1dc5600 | 92 | { |
b002a4a9 | 93 | struct ieee80211_conf *conf = &ath9k_hw_common(ah)->hw->conf; |
dfdac8ac FF |
94 | struct ath_common *common = ath9k_hw_common(ah); |
95 | unsigned int clockrate; | |
cbe61d8a | 96 | |
2660b81a | 97 | if (!ah->curchan) /* should really check for CCK instead */ |
dfdac8ac FF |
98 | clockrate = ATH9K_CLOCK_RATE_CCK; |
99 | else if (conf->channel->band == IEEE80211_BAND_2GHZ) | |
100 | clockrate = ATH9K_CLOCK_RATE_2GHZ_OFDM; | |
101 | else if (ah->caps.hw_caps & ATH9K_HW_CAP_FASTCLOCK) | |
102 | clockrate = ATH9K_CLOCK_FAST_RATE_5GHZ_OFDM; | |
e5553724 | 103 | else |
dfdac8ac FF |
104 | clockrate = ATH9K_CLOCK_RATE_5GHZ_OFDM; |
105 | ||
106 | if (conf_is_ht40(conf)) | |
107 | clockrate *= 2; | |
108 | ||
109 | common->clockrate = clockrate; | |
f1dc5600 S |
110 | } |
111 | ||
cbe61d8a | 112 | static u32 ath9k_hw_mac_to_clks(struct ath_hw *ah, u32 usecs) |
f1dc5600 | 113 | { |
dfdac8ac | 114 | struct ath_common *common = ath9k_hw_common(ah); |
cbe61d8a | 115 | |
dfdac8ac | 116 | return usecs * common->clockrate; |
f1dc5600 | 117 | } |
f078f209 | 118 | |
0caa7b14 | 119 | bool ath9k_hw_wait(struct ath_hw *ah, u32 reg, u32 mask, u32 val, u32 timeout) |
f078f209 LR |
120 | { |
121 | int i; | |
122 | ||
0caa7b14 S |
123 | BUG_ON(timeout < AH_TIME_QUANTUM); |
124 | ||
125 | for (i = 0; i < (timeout / AH_TIME_QUANTUM); i++) { | |
f078f209 LR |
126 | if ((REG_READ(ah, reg) & mask) == val) |
127 | return true; | |
128 | ||
129 | udelay(AH_TIME_QUANTUM); | |
130 | } | |
04bd4638 | 131 | |
c46917bb LR |
132 | ath_print(ath9k_hw_common(ah), ATH_DBG_ANY, |
133 | "timeout (%d us) on reg 0x%x: 0x%08x & 0x%08x != 0x%08x\n", | |
134 | timeout, reg, REG_READ(ah, reg), mask, val); | |
f078f209 | 135 | |
f1dc5600 | 136 | return false; |
f078f209 | 137 | } |
7322fd19 | 138 | EXPORT_SYMBOL(ath9k_hw_wait); |
f078f209 LR |
139 | |
140 | u32 ath9k_hw_reverse_bits(u32 val, u32 n) | |
141 | { | |
142 | u32 retval; | |
143 | int i; | |
144 | ||
145 | for (i = 0, retval = 0; i < n; i++) { | |
146 | retval = (retval << 1) | (val & 1); | |
147 | val >>= 1; | |
148 | } | |
149 | return retval; | |
150 | } | |
151 | ||
cbe61d8a | 152 | bool ath9k_get_channel_edges(struct ath_hw *ah, |
f1dc5600 S |
153 | u16 flags, u16 *low, |
154 | u16 *high) | |
f078f209 | 155 | { |
2660b81a | 156 | struct ath9k_hw_capabilities *pCap = &ah->caps; |
f078f209 | 157 | |
f1dc5600 S |
158 | if (flags & CHANNEL_5GHZ) { |
159 | *low = pCap->low_5ghz_chan; | |
160 | *high = pCap->high_5ghz_chan; | |
161 | return true; | |
f078f209 | 162 | } |
f1dc5600 S |
163 | if ((flags & CHANNEL_2GHZ)) { |
164 | *low = pCap->low_2ghz_chan; | |
165 | *high = pCap->high_2ghz_chan; | |
166 | return true; | |
167 | } | |
168 | return false; | |
f078f209 LR |
169 | } |
170 | ||
cbe61d8a | 171 | u16 ath9k_hw_computetxtime(struct ath_hw *ah, |
545750d3 | 172 | u8 phy, int kbps, |
f1dc5600 S |
173 | u32 frameLen, u16 rateix, |
174 | bool shortPreamble) | |
f078f209 | 175 | { |
f1dc5600 | 176 | u32 bitsPerSymbol, numBits, numSymbols, phyTime, txTime; |
f078f209 | 177 | |
f1dc5600 S |
178 | if (kbps == 0) |
179 | return 0; | |
f078f209 | 180 | |
545750d3 | 181 | switch (phy) { |
46d14a58 | 182 | case WLAN_RC_PHY_CCK: |
f1dc5600 | 183 | phyTime = CCK_PREAMBLE_BITS + CCK_PLCP_BITS; |
545750d3 | 184 | if (shortPreamble) |
f1dc5600 S |
185 | phyTime >>= 1; |
186 | numBits = frameLen << 3; | |
187 | txTime = CCK_SIFS_TIME + phyTime + ((numBits * 1000) / kbps); | |
188 | break; | |
46d14a58 | 189 | case WLAN_RC_PHY_OFDM: |
2660b81a | 190 | if (ah->curchan && IS_CHAN_QUARTER_RATE(ah->curchan)) { |
f1dc5600 S |
191 | bitsPerSymbol = (kbps * OFDM_SYMBOL_TIME_QUARTER) / 1000; |
192 | numBits = OFDM_PLCP_BITS + (frameLen << 3); | |
193 | numSymbols = DIV_ROUND_UP(numBits, bitsPerSymbol); | |
194 | txTime = OFDM_SIFS_TIME_QUARTER | |
195 | + OFDM_PREAMBLE_TIME_QUARTER | |
196 | + (numSymbols * OFDM_SYMBOL_TIME_QUARTER); | |
2660b81a S |
197 | } else if (ah->curchan && |
198 | IS_CHAN_HALF_RATE(ah->curchan)) { | |
f1dc5600 S |
199 | bitsPerSymbol = (kbps * OFDM_SYMBOL_TIME_HALF) / 1000; |
200 | numBits = OFDM_PLCP_BITS + (frameLen << 3); | |
201 | numSymbols = DIV_ROUND_UP(numBits, bitsPerSymbol); | |
202 | txTime = OFDM_SIFS_TIME_HALF + | |
203 | OFDM_PREAMBLE_TIME_HALF | |
204 | + (numSymbols * OFDM_SYMBOL_TIME_HALF); | |
205 | } else { | |
206 | bitsPerSymbol = (kbps * OFDM_SYMBOL_TIME) / 1000; | |
207 | numBits = OFDM_PLCP_BITS + (frameLen << 3); | |
208 | numSymbols = DIV_ROUND_UP(numBits, bitsPerSymbol); | |
209 | txTime = OFDM_SIFS_TIME + OFDM_PREAMBLE_TIME | |
210 | + (numSymbols * OFDM_SYMBOL_TIME); | |
211 | } | |
212 | break; | |
213 | default: | |
c46917bb | 214 | ath_print(ath9k_hw_common(ah), ATH_DBG_FATAL, |
545750d3 | 215 | "Unknown phy %u (rate ix %u)\n", phy, rateix); |
f1dc5600 S |
216 | txTime = 0; |
217 | break; | |
218 | } | |
f078f209 | 219 | |
f1dc5600 S |
220 | return txTime; |
221 | } | |
7322fd19 | 222 | EXPORT_SYMBOL(ath9k_hw_computetxtime); |
f078f209 | 223 | |
cbe61d8a | 224 | void ath9k_hw_get_channel_centers(struct ath_hw *ah, |
f1dc5600 S |
225 | struct ath9k_channel *chan, |
226 | struct chan_centers *centers) | |
f078f209 | 227 | { |
f1dc5600 | 228 | int8_t extoff; |
f078f209 | 229 | |
f1dc5600 S |
230 | if (!IS_CHAN_HT40(chan)) { |
231 | centers->ctl_center = centers->ext_center = | |
232 | centers->synth_center = chan->channel; | |
233 | return; | |
f078f209 | 234 | } |
f078f209 | 235 | |
f1dc5600 S |
236 | if ((chan->chanmode == CHANNEL_A_HT40PLUS) || |
237 | (chan->chanmode == CHANNEL_G_HT40PLUS)) { | |
238 | centers->synth_center = | |
239 | chan->channel + HT40_CHANNEL_CENTER_SHIFT; | |
240 | extoff = 1; | |
241 | } else { | |
242 | centers->synth_center = | |
243 | chan->channel - HT40_CHANNEL_CENTER_SHIFT; | |
244 | extoff = -1; | |
245 | } | |
f078f209 | 246 | |
f1dc5600 S |
247 | centers->ctl_center = |
248 | centers->synth_center - (extoff * HT40_CHANNEL_CENTER_SHIFT); | |
6420014c | 249 | /* 25 MHz spacing is supported by hw but not on upper layers */ |
f1dc5600 | 250 | centers->ext_center = |
6420014c | 251 | centers->synth_center + (extoff * HT40_CHANNEL_CENTER_SHIFT); |
f078f209 LR |
252 | } |
253 | ||
f1dc5600 S |
254 | /******************/ |
255 | /* Chip Revisions */ | |
256 | /******************/ | |
257 | ||
cbe61d8a | 258 | static void ath9k_hw_read_revisions(struct ath_hw *ah) |
f078f209 | 259 | { |
f1dc5600 | 260 | u32 val; |
f078f209 | 261 | |
f1dc5600 | 262 | val = REG_READ(ah, AR_SREV) & AR_SREV_ID; |
f078f209 | 263 | |
f1dc5600 S |
264 | if (val == 0xFF) { |
265 | val = REG_READ(ah, AR_SREV); | |
d535a42a S |
266 | ah->hw_version.macVersion = |
267 | (val & AR_SREV_VERSION2) >> AR_SREV_TYPE2_S; | |
268 | ah->hw_version.macRev = MS(val, AR_SREV_REVISION2); | |
2660b81a | 269 | ah->is_pciexpress = (val & AR_SREV_TYPE2_HOST_MODE) ? 0 : 1; |
f1dc5600 S |
270 | } else { |
271 | if (!AR_SREV_9100(ah)) | |
d535a42a | 272 | ah->hw_version.macVersion = MS(val, AR_SREV_VERSION); |
f078f209 | 273 | |
d535a42a | 274 | ah->hw_version.macRev = val & AR_SREV_REVISION; |
f078f209 | 275 | |
d535a42a | 276 | if (ah->hw_version.macVersion == AR_SREV_VERSION_5416_PCIE) |
2660b81a | 277 | ah->is_pciexpress = true; |
f1dc5600 | 278 | } |
f078f209 LR |
279 | } |
280 | ||
f1dc5600 S |
281 | /************************************/ |
282 | /* HW Attach, Detach, Init Routines */ | |
283 | /************************************/ | |
284 | ||
cbe61d8a | 285 | static void ath9k_hw_disablepcie(struct ath_hw *ah) |
f078f209 | 286 | { |
feed029c | 287 | if (AR_SREV_9100(ah)) |
f1dc5600 | 288 | return; |
f078f209 | 289 | |
7d0d0df0 S |
290 | ENABLE_REGWRITE_BUFFER(ah); |
291 | ||
f1dc5600 S |
292 | REG_WRITE(ah, AR_PCIE_SERDES, 0x9248fc00); |
293 | REG_WRITE(ah, AR_PCIE_SERDES, 0x24924924); | |
294 | REG_WRITE(ah, AR_PCIE_SERDES, 0x28000029); | |
295 | REG_WRITE(ah, AR_PCIE_SERDES, 0x57160824); | |
296 | REG_WRITE(ah, AR_PCIE_SERDES, 0x25980579); | |
297 | REG_WRITE(ah, AR_PCIE_SERDES, 0x00000000); | |
298 | REG_WRITE(ah, AR_PCIE_SERDES, 0x1aaabe40); | |
299 | REG_WRITE(ah, AR_PCIE_SERDES, 0xbe105554); | |
300 | REG_WRITE(ah, AR_PCIE_SERDES, 0x000e1007); | |
f078f209 | 301 | |
f1dc5600 | 302 | REG_WRITE(ah, AR_PCIE_SERDES2, 0x00000000); |
7d0d0df0 S |
303 | |
304 | REGWRITE_BUFFER_FLUSH(ah); | |
f078f209 LR |
305 | } |
306 | ||
1f3f0618 | 307 | /* This should work for all families including legacy */ |
cbe61d8a | 308 | static bool ath9k_hw_chip_test(struct ath_hw *ah) |
f078f209 | 309 | { |
c46917bb | 310 | struct ath_common *common = ath9k_hw_common(ah); |
1f3f0618 | 311 | u32 regAddr[2] = { AR_STA_ID0 }; |
f1dc5600 S |
312 | u32 regHold[2]; |
313 | u32 patternData[4] = { 0x55555555, | |
314 | 0xaaaaaaaa, | |
315 | 0x66666666, | |
316 | 0x99999999 }; | |
1f3f0618 | 317 | int i, j, loop_max; |
f078f209 | 318 | |
1f3f0618 SB |
319 | if (!AR_SREV_9300_20_OR_LATER(ah)) { |
320 | loop_max = 2; | |
321 | regAddr[1] = AR_PHY_BASE + (8 << 2); | |
322 | } else | |
323 | loop_max = 1; | |
324 | ||
325 | for (i = 0; i < loop_max; i++) { | |
f1dc5600 S |
326 | u32 addr = regAddr[i]; |
327 | u32 wrData, rdData; | |
f078f209 | 328 | |
f1dc5600 S |
329 | regHold[i] = REG_READ(ah, addr); |
330 | for (j = 0; j < 0x100; j++) { | |
331 | wrData = (j << 16) | j; | |
332 | REG_WRITE(ah, addr, wrData); | |
333 | rdData = REG_READ(ah, addr); | |
334 | if (rdData != wrData) { | |
c46917bb LR |
335 | ath_print(common, ATH_DBG_FATAL, |
336 | "address test failed " | |
337 | "addr: 0x%08x - wr:0x%08x != " | |
338 | "rd:0x%08x\n", | |
339 | addr, wrData, rdData); | |
f1dc5600 S |
340 | return false; |
341 | } | |
342 | } | |
343 | for (j = 0; j < 4; j++) { | |
344 | wrData = patternData[j]; | |
345 | REG_WRITE(ah, addr, wrData); | |
346 | rdData = REG_READ(ah, addr); | |
347 | if (wrData != rdData) { | |
c46917bb LR |
348 | ath_print(common, ATH_DBG_FATAL, |
349 | "address test failed " | |
350 | "addr: 0x%08x - wr:0x%08x != " | |
351 | "rd:0x%08x\n", | |
352 | addr, wrData, rdData); | |
f1dc5600 S |
353 | return false; |
354 | } | |
f078f209 | 355 | } |
f1dc5600 | 356 | REG_WRITE(ah, regAddr[i], regHold[i]); |
f078f209 | 357 | } |
f1dc5600 | 358 | udelay(100); |
cbe61d8a | 359 | |
f078f209 LR |
360 | return true; |
361 | } | |
362 | ||
b8b0f377 | 363 | static void ath9k_hw_init_config(struct ath_hw *ah) |
f1dc5600 S |
364 | { |
365 | int i; | |
f078f209 | 366 | |
2660b81a S |
367 | ah->config.dma_beacon_response_time = 2; |
368 | ah->config.sw_beacon_response_time = 10; | |
369 | ah->config.additional_swba_backoff = 0; | |
370 | ah->config.ack_6mb = 0x0; | |
371 | ah->config.cwm_ignore_extcca = 0; | |
372 | ah->config.pcie_powersave_enable = 0; | |
2660b81a | 373 | ah->config.pcie_clock_req = 0; |
2660b81a S |
374 | ah->config.pcie_waen = 0; |
375 | ah->config.analog_shiftreg = 1; | |
03c72518 | 376 | ah->config.enable_ani = true; |
f078f209 | 377 | |
f1dc5600 | 378 | for (i = 0; i < AR_EEPROM_MODAL_SPURS; i++) { |
2660b81a S |
379 | ah->config.spurchans[i][0] = AR_NO_SPUR; |
380 | ah->config.spurchans[i][1] = AR_NO_SPUR; | |
f078f209 LR |
381 | } |
382 | ||
5ffaf8a3 LR |
383 | if (ah->hw_version.devid != AR2427_DEVID_PCIE) |
384 | ah->config.ht_enable = 1; | |
385 | else | |
386 | ah->config.ht_enable = 0; | |
387 | ||
0ce024cb | 388 | ah->config.rx_intr_mitigation = true; |
6a0ec30a | 389 | ah->config.pcieSerDesWrite = true; |
6158425b LR |
390 | |
391 | /* | |
392 | * We need this for PCI devices only (Cardbus, PCI, miniPCI) | |
393 | * _and_ if on non-uniprocessor systems (Multiprocessor/HT). | |
394 | * This means we use it for all AR5416 devices, and the few | |
395 | * minor PCI AR9280 devices out there. | |
396 | * | |
397 | * Serialization is required because these devices do not handle | |
398 | * well the case of two concurrent reads/writes due to the latency | |
399 | * involved. During one read/write another read/write can be issued | |
400 | * on another CPU while the previous read/write may still be working | |
401 | * on our hardware, if we hit this case the hardware poops in a loop. | |
402 | * We prevent this by serializing reads and writes. | |
403 | * | |
404 | * This issue is not present on PCI-Express devices or pre-AR5416 | |
405 | * devices (legacy, 802.11abg). | |
406 | */ | |
407 | if (num_possible_cpus() > 1) | |
2d6a5e95 | 408 | ah->config.serialize_regmode = SER_REG_MODE_AUTO; |
f078f209 LR |
409 | } |
410 | ||
50aca25b | 411 | static void ath9k_hw_init_defaults(struct ath_hw *ah) |
f078f209 | 412 | { |
608b88cb LR |
413 | struct ath_regulatory *regulatory = ath9k_hw_regulatory(ah); |
414 | ||
415 | regulatory->country_code = CTRY_DEFAULT; | |
416 | regulatory->power_limit = MAX_RATE_POWER; | |
417 | regulatory->tp_scale = ATH9K_TP_SCALE_MAX; | |
418 | ||
d535a42a | 419 | ah->hw_version.magic = AR5416_MAGIC; |
d535a42a | 420 | ah->hw_version.subvendorid = 0; |
f078f209 LR |
421 | |
422 | ah->ah_flags = 0; | |
f078f209 LR |
423 | if (!AR_SREV_9100(ah)) |
424 | ah->ah_flags = AH_USE_EEPROM; | |
425 | ||
2660b81a | 426 | ah->atim_window = 0; |
16f2411f FF |
427 | ah->sta_id1_defaults = |
428 | AR_STA_ID1_CRPT_MIC_ENABLE | | |
429 | AR_STA_ID1_MCAST_KSRCH; | |
2660b81a S |
430 | ah->beacon_interval = 100; |
431 | ah->enable_32kHz_clock = DONT_USE_32KHZ; | |
432 | ah->slottime = (u32) -1; | |
2660b81a | 433 | ah->globaltxtimeout = (u32) -1; |
cbdec975 | 434 | ah->power_mode = ATH9K_PM_UNDEFINED; |
f078f209 LR |
435 | } |
436 | ||
cbe61d8a | 437 | static int ath9k_hw_init_macaddr(struct ath_hw *ah) |
f078f209 | 438 | { |
1510718d | 439 | struct ath_common *common = ath9k_hw_common(ah); |
f078f209 LR |
440 | u32 sum; |
441 | int i; | |
442 | u16 eeval; | |
49101676 | 443 | u32 EEP_MAC[] = { EEP_MAC_LSW, EEP_MAC_MID, EEP_MAC_MSW }; |
f078f209 LR |
444 | |
445 | sum = 0; | |
446 | for (i = 0; i < 3; i++) { | |
49101676 | 447 | eeval = ah->eep_ops->get_eeprom(ah, EEP_MAC[i]); |
f078f209 | 448 | sum += eeval; |
1510718d LR |
449 | common->macaddr[2 * i] = eeval >> 8; |
450 | common->macaddr[2 * i + 1] = eeval & 0xff; | |
f078f209 | 451 | } |
d8baa939 | 452 | if (sum == 0 || sum == 0xffff * 3) |
f078f209 | 453 | return -EADDRNOTAVAIL; |
f078f209 LR |
454 | |
455 | return 0; | |
456 | } | |
457 | ||
f637cfd6 | 458 | static int ath9k_hw_post_init(struct ath_hw *ah) |
f078f209 | 459 | { |
f1dc5600 | 460 | int ecode; |
f078f209 | 461 | |
527d485f S |
462 | if (!AR_SREV_9271(ah)) { |
463 | if (!ath9k_hw_chip_test(ah)) | |
464 | return -ENODEV; | |
465 | } | |
f078f209 | 466 | |
ebd5a14a LR |
467 | if (!AR_SREV_9300_20_OR_LATER(ah)) { |
468 | ecode = ar9002_hw_rf_claim(ah); | |
469 | if (ecode != 0) | |
470 | return ecode; | |
471 | } | |
f078f209 | 472 | |
f637cfd6 | 473 | ecode = ath9k_hw_eeprom_init(ah); |
f1dc5600 S |
474 | if (ecode != 0) |
475 | return ecode; | |
7d01b221 | 476 | |
c46917bb LR |
477 | ath_print(ath9k_hw_common(ah), ATH_DBG_CONFIG, |
478 | "Eeprom VER: %d, REV: %d\n", | |
479 | ah->eep_ops->get_eeprom_ver(ah), | |
480 | ah->eep_ops->get_eeprom_rev(ah)); | |
7d01b221 | 481 | |
8fe65368 LR |
482 | ecode = ath9k_hw_rf_alloc_ext_banks(ah); |
483 | if (ecode) { | |
484 | ath_print(ath9k_hw_common(ah), ATH_DBG_FATAL, | |
485 | "Failed allocating banks for " | |
486 | "external radio\n"); | |
48a7c3df | 487 | ath9k_hw_rf_free_ext_banks(ah); |
8fe65368 | 488 | return ecode; |
574d6b12 | 489 | } |
f078f209 | 490 | |
f1dc5600 S |
491 | if (!AR_SREV_9100(ah)) { |
492 | ath9k_hw_ani_setup(ah); | |
f637cfd6 | 493 | ath9k_hw_ani_init(ah); |
f078f209 LR |
494 | } |
495 | ||
f078f209 LR |
496 | return 0; |
497 | } | |
498 | ||
8525f280 | 499 | static void ath9k_hw_attach_ops(struct ath_hw *ah) |
ee2bb460 | 500 | { |
8525f280 LR |
501 | if (AR_SREV_9300_20_OR_LATER(ah)) |
502 | ar9003_hw_attach_ops(ah); | |
503 | else | |
504 | ar9002_hw_attach_ops(ah); | |
aa4058ae LR |
505 | } |
506 | ||
d70357d5 LR |
507 | /* Called for all hardware families */ |
508 | static int __ath9k_hw_init(struct ath_hw *ah) | |
aa4058ae | 509 | { |
c46917bb | 510 | struct ath_common *common = ath9k_hw_common(ah); |
95fafca2 | 511 | int r = 0; |
aa4058ae | 512 | |
bab1f62e LR |
513 | if (ah->hw_version.devid == AR5416_AR9100_DEVID) |
514 | ah->hw_version.macVersion = AR_SREV_VERSION_9100; | |
aa4058ae LR |
515 | |
516 | if (!ath9k_hw_set_reset_reg(ah, ATH9K_RESET_POWER_ON)) { | |
c46917bb LR |
517 | ath_print(common, ATH_DBG_FATAL, |
518 | "Couldn't reset chip\n"); | |
95fafca2 | 519 | return -EIO; |
aa4058ae LR |
520 | } |
521 | ||
bab1f62e LR |
522 | ath9k_hw_init_defaults(ah); |
523 | ath9k_hw_init_config(ah); | |
524 | ||
8525f280 | 525 | ath9k_hw_attach_ops(ah); |
d70357d5 | 526 | |
9ecdef4b | 527 | if (!ath9k_hw_setpower(ah, ATH9K_PM_AWAKE)) { |
c46917bb | 528 | ath_print(common, ATH_DBG_FATAL, "Couldn't wakeup chip\n"); |
95fafca2 | 529 | return -EIO; |
aa4058ae LR |
530 | } |
531 | ||
532 | if (ah->config.serialize_regmode == SER_REG_MODE_AUTO) { | |
533 | if (ah->hw_version.macVersion == AR_SREV_VERSION_5416_PCI || | |
4c85ab11 JL |
534 | ((AR_SREV_9160(ah) || AR_SREV_9280(ah)) && |
535 | !ah->is_pciexpress)) { | |
aa4058ae LR |
536 | ah->config.serialize_regmode = |
537 | SER_REG_MODE_ON; | |
538 | } else { | |
539 | ah->config.serialize_regmode = | |
540 | SER_REG_MODE_OFF; | |
541 | } | |
542 | } | |
543 | ||
c46917bb | 544 | ath_print(common, ATH_DBG_RESET, "serialize_regmode is %d\n", |
aa4058ae LR |
545 | ah->config.serialize_regmode); |
546 | ||
f4709fdf LR |
547 | if (AR_SREV_9285(ah) || AR_SREV_9271(ah)) |
548 | ah->config.max_txtrig_level = MAX_TX_FIFO_THRESHOLD >> 1; | |
549 | else | |
550 | ah->config.max_txtrig_level = MAX_TX_FIFO_THRESHOLD; | |
551 | ||
d70357d5 | 552 | if (!ath9k_hw_macversion_supported(ah)) { |
c46917bb LR |
553 | ath_print(common, ATH_DBG_FATAL, |
554 | "Mac Chip Rev 0x%02x.%x is not supported by " | |
555 | "this driver\n", ah->hw_version.macVersion, | |
556 | ah->hw_version.macRev); | |
95fafca2 | 557 | return -EOPNOTSUPP; |
aa4058ae LR |
558 | } |
559 | ||
0df13da4 | 560 | if (AR_SREV_9271(ah) || AR_SREV_9100(ah)) |
d7e7d229 LR |
561 | ah->is_pciexpress = false; |
562 | ||
aa4058ae | 563 | ah->hw_version.phyRev = REG_READ(ah, AR_PHY_CHIP_ID); |
aa4058ae LR |
564 | ath9k_hw_init_cal_settings(ah); |
565 | ||
566 | ah->ani_function = ATH9K_ANI_ALL; | |
7a37081e | 567 | if (AR_SREV_9280_20_OR_LATER(ah) && !AR_SREV_9300_20_OR_LATER(ah)) |
aa4058ae | 568 | ah->ani_function &= ~ATH9K_ANI_NOISE_IMMUNITY_LEVEL; |
e36b27af LR |
569 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
570 | ah->ani_function &= ~ATH9K_ANI_MRC_CCK; | |
aa4058ae LR |
571 | |
572 | ath9k_hw_init_mode_regs(ah); | |
573 | ||
9a658d2b LR |
574 | /* |
575 | * Read back AR_WA into a permanent copy and set bits 14 and 17. | |
576 | * We need to do this to avoid RMW of this register. We cannot | |
577 | * read the reg when chip is asleep. | |
578 | */ | |
579 | ah->WARegVal = REG_READ(ah, AR_WA); | |
580 | ah->WARegVal |= (AR_WA_D3_L1_DISABLE | | |
581 | AR_WA_ASPM_TIMER_BASED_DISABLE); | |
582 | ||
aa4058ae | 583 | if (ah->is_pciexpress) |
93b1b37f | 584 | ath9k_hw_configpcipowersave(ah, 0, 0); |
aa4058ae LR |
585 | else |
586 | ath9k_hw_disablepcie(ah); | |
587 | ||
d8f492b7 LR |
588 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
589 | ar9002_hw_cck_chan14_spread(ah); | |
193cd458 | 590 | |
f637cfd6 | 591 | r = ath9k_hw_post_init(ah); |
aa4058ae | 592 | if (r) |
95fafca2 | 593 | return r; |
aa4058ae LR |
594 | |
595 | ath9k_hw_init_mode_gain_regs(ah); | |
a9a29ce6 GJ |
596 | r = ath9k_hw_fill_cap_info(ah); |
597 | if (r) | |
598 | return r; | |
599 | ||
4f3acf81 LR |
600 | r = ath9k_hw_init_macaddr(ah); |
601 | if (r) { | |
c46917bb LR |
602 | ath_print(common, ATH_DBG_FATAL, |
603 | "Failed to initialize MAC address\n"); | |
95fafca2 | 604 | return r; |
f078f209 LR |
605 | } |
606 | ||
d7e7d229 | 607 | if (AR_SREV_9285(ah) || AR_SREV_9271(ah)) |
2660b81a | 608 | ah->tx_trig_level = (AR_FTRIG_256B >> AR_FTRIG_S); |
f1dc5600 | 609 | else |
2660b81a | 610 | ah->tx_trig_level = (AR_FTRIG_512B >> AR_FTRIG_S); |
f078f209 | 611 | |
aea702b7 | 612 | ah->bb_watchdog_timeout_ms = 25; |
f078f209 | 613 | |
211f5859 LR |
614 | common->state = ATH_HW_INITIALIZED; |
615 | ||
4f3acf81 | 616 | return 0; |
f078f209 LR |
617 | } |
618 | ||
d70357d5 | 619 | int ath9k_hw_init(struct ath_hw *ah) |
f078f209 | 620 | { |
d70357d5 LR |
621 | int ret; |
622 | struct ath_common *common = ath9k_hw_common(ah); | |
f078f209 | 623 | |
d70357d5 LR |
624 | /* These are all the AR5008/AR9001/AR9002 hardware family of chipsets */ |
625 | switch (ah->hw_version.devid) { | |
626 | case AR5416_DEVID_PCI: | |
627 | case AR5416_DEVID_PCIE: | |
628 | case AR5416_AR9100_DEVID: | |
629 | case AR9160_DEVID_PCI: | |
630 | case AR9280_DEVID_PCI: | |
631 | case AR9280_DEVID_PCIE: | |
632 | case AR9285_DEVID_PCIE: | |
db3cc53a SB |
633 | case AR9287_DEVID_PCI: |
634 | case AR9287_DEVID_PCIE: | |
d70357d5 | 635 | case AR2427_DEVID_PCIE: |
db3cc53a | 636 | case AR9300_DEVID_PCIE: |
d70357d5 LR |
637 | break; |
638 | default: | |
639 | if (common->bus_ops->ath_bus_type == ATH_USB) | |
640 | break; | |
641 | ath_print(common, ATH_DBG_FATAL, | |
642 | "Hardware device ID 0x%04x not supported\n", | |
643 | ah->hw_version.devid); | |
644 | return -EOPNOTSUPP; | |
645 | } | |
f078f209 | 646 | |
d70357d5 LR |
647 | ret = __ath9k_hw_init(ah); |
648 | if (ret) { | |
649 | ath_print(common, ATH_DBG_FATAL, | |
650 | "Unable to initialize hardware; " | |
651 | "initialization status: %d\n", ret); | |
652 | return ret; | |
653 | } | |
f078f209 | 654 | |
d70357d5 | 655 | return 0; |
f078f209 | 656 | } |
d70357d5 | 657 | EXPORT_SYMBOL(ath9k_hw_init); |
f078f209 | 658 | |
cbe61d8a | 659 | static void ath9k_hw_init_qos(struct ath_hw *ah) |
f078f209 | 660 | { |
7d0d0df0 S |
661 | ENABLE_REGWRITE_BUFFER(ah); |
662 | ||
f1dc5600 S |
663 | REG_WRITE(ah, AR_MIC_QOS_CONTROL, 0x100aa); |
664 | REG_WRITE(ah, AR_MIC_QOS_SELECT, 0x3210); | |
f078f209 | 665 | |
f1dc5600 S |
666 | REG_WRITE(ah, AR_QOS_NO_ACK, |
667 | SM(2, AR_QOS_NO_ACK_TWO_BIT) | | |
668 | SM(5, AR_QOS_NO_ACK_BIT_OFF) | | |
669 | SM(0, AR_QOS_NO_ACK_BYTE_OFF)); | |
670 | ||
671 | REG_WRITE(ah, AR_TXOP_X, AR_TXOP_X_VAL); | |
672 | REG_WRITE(ah, AR_TXOP_0_3, 0xFFFFFFFF); | |
673 | REG_WRITE(ah, AR_TXOP_4_7, 0xFFFFFFFF); | |
674 | REG_WRITE(ah, AR_TXOP_8_11, 0xFFFFFFFF); | |
675 | REG_WRITE(ah, AR_TXOP_12_15, 0xFFFFFFFF); | |
7d0d0df0 S |
676 | |
677 | REGWRITE_BUFFER_FLUSH(ah); | |
f078f209 LR |
678 | } |
679 | ||
cbe61d8a | 680 | static void ath9k_hw_init_pll(struct ath_hw *ah, |
f1dc5600 | 681 | struct ath9k_channel *chan) |
f078f209 | 682 | { |
64773964 | 683 | u32 pll = ath9k_hw_compute_pll_control(ah, chan); |
f078f209 | 684 | |
d03a66c1 | 685 | REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); |
f078f209 | 686 | |
c75724d1 LR |
687 | /* Switch the core clock for ar9271 to 117Mhz */ |
688 | if (AR_SREV_9271(ah)) { | |
25e2ab17 S |
689 | udelay(500); |
690 | REG_WRITE(ah, 0x50040, 0x304); | |
c75724d1 LR |
691 | } |
692 | ||
f1dc5600 S |
693 | udelay(RTC_PLL_SETTLE_DELAY); |
694 | ||
695 | REG_WRITE(ah, AR_RTC_SLEEP_CLK, AR_RTC_FORCE_DERIVED_CLK); | |
f078f209 LR |
696 | } |
697 | ||
cbe61d8a | 698 | static void ath9k_hw_init_interrupt_masks(struct ath_hw *ah, |
d97809db | 699 | enum nl80211_iftype opmode) |
f078f209 | 700 | { |
152d530d | 701 | u32 imr_reg = AR_IMR_TXERR | |
f1dc5600 S |
702 | AR_IMR_TXURN | |
703 | AR_IMR_RXERR | | |
704 | AR_IMR_RXORN | | |
705 | AR_IMR_BCNMISC; | |
f078f209 | 706 | |
66860240 VT |
707 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
708 | imr_reg |= AR_IMR_RXOK_HP; | |
709 | if (ah->config.rx_intr_mitigation) | |
710 | imr_reg |= AR_IMR_RXINTM | AR_IMR_RXMINTR; | |
711 | else | |
712 | imr_reg |= AR_IMR_RXOK_LP; | |
f078f209 | 713 | |
66860240 VT |
714 | } else { |
715 | if (ah->config.rx_intr_mitigation) | |
716 | imr_reg |= AR_IMR_RXINTM | AR_IMR_RXMINTR; | |
717 | else | |
718 | imr_reg |= AR_IMR_RXOK; | |
719 | } | |
f078f209 | 720 | |
66860240 VT |
721 | if (ah->config.tx_intr_mitigation) |
722 | imr_reg |= AR_IMR_TXINTM | AR_IMR_TXMINTR; | |
723 | else | |
724 | imr_reg |= AR_IMR_TXOK; | |
f078f209 | 725 | |
d97809db | 726 | if (opmode == NL80211_IFTYPE_AP) |
152d530d | 727 | imr_reg |= AR_IMR_MIB; |
f078f209 | 728 | |
7d0d0df0 S |
729 | ENABLE_REGWRITE_BUFFER(ah); |
730 | ||
152d530d | 731 | REG_WRITE(ah, AR_IMR, imr_reg); |
74bad5cb PR |
732 | ah->imrs2_reg |= AR_IMR_S2_GTT; |
733 | REG_WRITE(ah, AR_IMR_S2, ah->imrs2_reg); | |
f078f209 | 734 | |
f1dc5600 S |
735 | if (!AR_SREV_9100(ah)) { |
736 | REG_WRITE(ah, AR_INTR_SYNC_CAUSE, 0xFFFFFFFF); | |
737 | REG_WRITE(ah, AR_INTR_SYNC_ENABLE, AR_INTR_SYNC_DEFAULT); | |
738 | REG_WRITE(ah, AR_INTR_SYNC_MASK, 0); | |
739 | } | |
66860240 | 740 | |
7d0d0df0 | 741 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 742 | |
66860240 VT |
743 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
744 | REG_WRITE(ah, AR_INTR_PRIO_ASYNC_ENABLE, 0); | |
745 | REG_WRITE(ah, AR_INTR_PRIO_ASYNC_MASK, 0); | |
746 | REG_WRITE(ah, AR_INTR_PRIO_SYNC_ENABLE, 0); | |
747 | REG_WRITE(ah, AR_INTR_PRIO_SYNC_MASK, 0); | |
748 | } | |
f078f209 LR |
749 | } |
750 | ||
0005baf4 | 751 | static void ath9k_hw_setslottime(struct ath_hw *ah, u32 us) |
f078f209 | 752 | { |
0005baf4 FF |
753 | u32 val = ath9k_hw_mac_to_clks(ah, us); |
754 | val = min(val, (u32) 0xFFFF); | |
755 | REG_WRITE(ah, AR_D_GBL_IFS_SLOT, val); | |
f078f209 LR |
756 | } |
757 | ||
0005baf4 | 758 | static void ath9k_hw_set_ack_timeout(struct ath_hw *ah, u32 us) |
f078f209 | 759 | { |
0005baf4 FF |
760 | u32 val = ath9k_hw_mac_to_clks(ah, us); |
761 | val = min(val, (u32) MS(0xFFFFFFFF, AR_TIME_OUT_ACK)); | |
762 | REG_RMW_FIELD(ah, AR_TIME_OUT, AR_TIME_OUT_ACK, val); | |
763 | } | |
764 | ||
765 | static void ath9k_hw_set_cts_timeout(struct ath_hw *ah, u32 us) | |
766 | { | |
767 | u32 val = ath9k_hw_mac_to_clks(ah, us); | |
768 | val = min(val, (u32) MS(0xFFFFFFFF, AR_TIME_OUT_CTS)); | |
769 | REG_RMW_FIELD(ah, AR_TIME_OUT, AR_TIME_OUT_CTS, val); | |
f078f209 | 770 | } |
f1dc5600 | 771 | |
cbe61d8a | 772 | static bool ath9k_hw_set_global_txtimeout(struct ath_hw *ah, u32 tu) |
f078f209 | 773 | { |
f078f209 | 774 | if (tu > 0xFFFF) { |
c46917bb LR |
775 | ath_print(ath9k_hw_common(ah), ATH_DBG_XMIT, |
776 | "bad global tx timeout %u\n", tu); | |
2660b81a | 777 | ah->globaltxtimeout = (u32) -1; |
f078f209 LR |
778 | return false; |
779 | } else { | |
780 | REG_RMW_FIELD(ah, AR_GTXTO, AR_GTXTO_TIMEOUT_LIMIT, tu); | |
2660b81a | 781 | ah->globaltxtimeout = tu; |
f078f209 LR |
782 | return true; |
783 | } | |
784 | } | |
785 | ||
0005baf4 | 786 | void ath9k_hw_init_global_settings(struct ath_hw *ah) |
f078f209 | 787 | { |
0005baf4 FF |
788 | struct ieee80211_conf *conf = &ath9k_hw_common(ah)->hw->conf; |
789 | int acktimeout; | |
e239d859 | 790 | int slottime; |
0005baf4 FF |
791 | int sifstime; |
792 | ||
c46917bb LR |
793 | ath_print(ath9k_hw_common(ah), ATH_DBG_RESET, "ah->misc_mode 0x%x\n", |
794 | ah->misc_mode); | |
f078f209 | 795 | |
2660b81a | 796 | if (ah->misc_mode != 0) |
f1dc5600 | 797 | REG_WRITE(ah, AR_PCU_MISC, |
2660b81a | 798 | REG_READ(ah, AR_PCU_MISC) | ah->misc_mode); |
0005baf4 FF |
799 | |
800 | if (conf->channel && conf->channel->band == IEEE80211_BAND_5GHZ) | |
801 | sifstime = 16; | |
802 | else | |
803 | sifstime = 10; | |
804 | ||
e239d859 FF |
805 | /* As defined by IEEE 802.11-2007 17.3.8.6 */ |
806 | slottime = ah->slottime + 3 * ah->coverage_class; | |
807 | acktimeout = slottime + sifstime; | |
42c4568a FF |
808 | |
809 | /* | |
810 | * Workaround for early ACK timeouts, add an offset to match the | |
811 | * initval's 64us ack timeout value. | |
812 | * This was initially only meant to work around an issue with delayed | |
813 | * BA frames in some implementations, but it has been found to fix ACK | |
814 | * timeout issues in other cases as well. | |
815 | */ | |
816 | if (conf->channel && conf->channel->band == IEEE80211_BAND_2GHZ) | |
817 | acktimeout += 64 - sifstime - ah->slottime; | |
818 | ||
e239d859 | 819 | ath9k_hw_setslottime(ah, slottime); |
0005baf4 FF |
820 | ath9k_hw_set_ack_timeout(ah, acktimeout); |
821 | ath9k_hw_set_cts_timeout(ah, acktimeout); | |
2660b81a S |
822 | if (ah->globaltxtimeout != (u32) -1) |
823 | ath9k_hw_set_global_txtimeout(ah, ah->globaltxtimeout); | |
f1dc5600 | 824 | } |
0005baf4 | 825 | EXPORT_SYMBOL(ath9k_hw_init_global_settings); |
f1dc5600 | 826 | |
285f2dda | 827 | void ath9k_hw_deinit(struct ath_hw *ah) |
f1dc5600 | 828 | { |
211f5859 LR |
829 | struct ath_common *common = ath9k_hw_common(ah); |
830 | ||
736b3a27 | 831 | if (common->state < ATH_HW_INITIALIZED) |
211f5859 LR |
832 | goto free_hw; |
833 | ||
9ecdef4b | 834 | ath9k_hw_setpower(ah, ATH9K_PM_FULL_SLEEP); |
211f5859 LR |
835 | |
836 | free_hw: | |
8fe65368 | 837 | ath9k_hw_rf_free_ext_banks(ah); |
f1dc5600 | 838 | } |
285f2dda | 839 | EXPORT_SYMBOL(ath9k_hw_deinit); |
f1dc5600 | 840 | |
f1dc5600 S |
841 | /*******/ |
842 | /* INI */ | |
843 | /*******/ | |
844 | ||
8fe65368 | 845 | u32 ath9k_regd_get_ctl(struct ath_regulatory *reg, struct ath9k_channel *chan) |
3a702e49 BC |
846 | { |
847 | u32 ctl = ath_regd_get_band_ctl(reg, chan->chan->band); | |
848 | ||
849 | if (IS_CHAN_B(chan)) | |
850 | ctl |= CTL_11B; | |
851 | else if (IS_CHAN_G(chan)) | |
852 | ctl |= CTL_11G; | |
853 | else | |
854 | ctl |= CTL_11A; | |
855 | ||
856 | return ctl; | |
857 | } | |
858 | ||
f1dc5600 S |
859 | /****************************************/ |
860 | /* Reset and Channel Switching Routines */ | |
861 | /****************************************/ | |
f1dc5600 | 862 | |
cbe61d8a | 863 | static inline void ath9k_hw_set_dma(struct ath_hw *ah) |
f1dc5600 | 864 | { |
57b32227 | 865 | struct ath_common *common = ath9k_hw_common(ah); |
f1dc5600 S |
866 | u32 regval; |
867 | ||
7d0d0df0 S |
868 | ENABLE_REGWRITE_BUFFER(ah); |
869 | ||
d7e7d229 LR |
870 | /* |
871 | * set AHB_MODE not to do cacheline prefetches | |
872 | */ | |
57b32227 FF |
873 | if (!AR_SREV_9300_20_OR_LATER(ah)) { |
874 | regval = REG_READ(ah, AR_AHB_MODE); | |
875 | REG_WRITE(ah, AR_AHB_MODE, regval | AR_AHB_PREFETCH_RD_EN); | |
876 | } | |
f1dc5600 | 877 | |
d7e7d229 LR |
878 | /* |
879 | * let mac dma reads be in 128 byte chunks | |
880 | */ | |
f1dc5600 S |
881 | regval = REG_READ(ah, AR_TXCFG) & ~AR_TXCFG_DMASZ_MASK; |
882 | REG_WRITE(ah, AR_TXCFG, regval | AR_TXCFG_DMASZ_128B); | |
883 | ||
7d0d0df0 | 884 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 885 | |
d7e7d229 LR |
886 | /* |
887 | * Restore TX Trigger Level to its pre-reset value. | |
888 | * The initial value depends on whether aggregation is enabled, and is | |
889 | * adjusted whenever underruns are detected. | |
890 | */ | |
57b32227 FF |
891 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
892 | REG_RMW_FIELD(ah, AR_TXCFG, AR_FTRIG, ah->tx_trig_level); | |
f1dc5600 | 893 | |
7d0d0df0 | 894 | ENABLE_REGWRITE_BUFFER(ah); |
f1dc5600 | 895 | |
d7e7d229 LR |
896 | /* |
897 | * let mac dma writes be in 128 byte chunks | |
898 | */ | |
f1dc5600 S |
899 | regval = REG_READ(ah, AR_RXCFG) & ~AR_RXCFG_DMASZ_MASK; |
900 | REG_WRITE(ah, AR_RXCFG, regval | AR_RXCFG_DMASZ_128B); | |
901 | ||
d7e7d229 LR |
902 | /* |
903 | * Setup receive FIFO threshold to hold off TX activities | |
904 | */ | |
f1dc5600 S |
905 | REG_WRITE(ah, AR_RXFIFO_CFG, 0x200); |
906 | ||
57b32227 FF |
907 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
908 | REG_RMW_FIELD(ah, AR_RXBP_THRESH, AR_RXBP_THRESH_HP, 0x1); | |
909 | REG_RMW_FIELD(ah, AR_RXBP_THRESH, AR_RXBP_THRESH_LP, 0x1); | |
910 | ||
911 | ath9k_hw_set_rx_bufsize(ah, common->rx_bufsize - | |
912 | ah->caps.rx_status_len); | |
913 | } | |
914 | ||
d7e7d229 LR |
915 | /* |
916 | * reduce the number of usable entries in PCU TXBUF to avoid | |
917 | * wrap around issues. | |
918 | */ | |
f1dc5600 | 919 | if (AR_SREV_9285(ah)) { |
d7e7d229 LR |
920 | /* For AR9285 the number of Fifos are reduced to half. |
921 | * So set the usable tx buf size also to half to | |
922 | * avoid data/delimiter underruns | |
923 | */ | |
f1dc5600 S |
924 | REG_WRITE(ah, AR_PCU_TXBUF_CTRL, |
925 | AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE); | |
d7e7d229 | 926 | } else if (!AR_SREV_9271(ah)) { |
f1dc5600 S |
927 | REG_WRITE(ah, AR_PCU_TXBUF_CTRL, |
928 | AR_PCU_TXBUF_CTRL_USABLE_SIZE); | |
929 | } | |
744d4025 | 930 | |
7d0d0df0 | 931 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 932 | |
744d4025 VT |
933 | if (AR_SREV_9300_20_OR_LATER(ah)) |
934 | ath9k_hw_reset_txstatus_ring(ah); | |
f1dc5600 S |
935 | } |
936 | ||
cbe61d8a | 937 | static void ath9k_hw_set_operating_mode(struct ath_hw *ah, int opmode) |
f1dc5600 S |
938 | { |
939 | u32 val; | |
940 | ||
941 | val = REG_READ(ah, AR_STA_ID1); | |
942 | val &= ~(AR_STA_ID1_STA_AP | AR_STA_ID1_ADHOC); | |
943 | switch (opmode) { | |
d97809db | 944 | case NL80211_IFTYPE_AP: |
f1dc5600 S |
945 | REG_WRITE(ah, AR_STA_ID1, val | AR_STA_ID1_STA_AP |
946 | | AR_STA_ID1_KSRCH_MODE); | |
947 | REG_CLR_BIT(ah, AR_CFG, AR_CFG_AP_ADHOC_INDICATION); | |
f078f209 | 948 | break; |
d97809db | 949 | case NL80211_IFTYPE_ADHOC: |
9cb5412b | 950 | case NL80211_IFTYPE_MESH_POINT: |
f1dc5600 S |
951 | REG_WRITE(ah, AR_STA_ID1, val | AR_STA_ID1_ADHOC |
952 | | AR_STA_ID1_KSRCH_MODE); | |
953 | REG_SET_BIT(ah, AR_CFG, AR_CFG_AP_ADHOC_INDICATION); | |
f078f209 | 954 | break; |
d97809db | 955 | case NL80211_IFTYPE_STATION: |
f1dc5600 | 956 | REG_WRITE(ah, AR_STA_ID1, val | AR_STA_ID1_KSRCH_MODE); |
f078f209 | 957 | break; |
5f841b41 RM |
958 | default: |
959 | if (ah->is_monitoring) | |
960 | REG_WRITE(ah, AR_STA_ID1, val | AR_STA_ID1_KSRCH_MODE); | |
961 | break; | |
f1dc5600 S |
962 | } |
963 | } | |
964 | ||
8fe65368 LR |
965 | void ath9k_hw_get_delta_slope_vals(struct ath_hw *ah, u32 coef_scaled, |
966 | u32 *coef_mantissa, u32 *coef_exponent) | |
f1dc5600 S |
967 | { |
968 | u32 coef_exp, coef_man; | |
969 | ||
970 | for (coef_exp = 31; coef_exp > 0; coef_exp--) | |
971 | if ((coef_scaled >> coef_exp) & 0x1) | |
972 | break; | |
973 | ||
974 | coef_exp = 14 - (coef_exp - COEF_SCALE_S); | |
975 | ||
976 | coef_man = coef_scaled + (1 << (COEF_SCALE_S - coef_exp - 1)); | |
977 | ||
978 | *coef_mantissa = coef_man >> (COEF_SCALE_S - coef_exp); | |
979 | *coef_exponent = coef_exp - 16; | |
980 | } | |
981 | ||
cbe61d8a | 982 | static bool ath9k_hw_set_reset(struct ath_hw *ah, int type) |
f1dc5600 S |
983 | { |
984 | u32 rst_flags; | |
985 | u32 tmpReg; | |
986 | ||
70768496 S |
987 | if (AR_SREV_9100(ah)) { |
988 | u32 val = REG_READ(ah, AR_RTC_DERIVED_CLK); | |
989 | val &= ~AR_RTC_DERIVED_CLK_PERIOD; | |
990 | val |= SM(1, AR_RTC_DERIVED_CLK_PERIOD); | |
991 | REG_WRITE(ah, AR_RTC_DERIVED_CLK, val); | |
992 | (void)REG_READ(ah, AR_RTC_DERIVED_CLK); | |
993 | } | |
994 | ||
7d0d0df0 S |
995 | ENABLE_REGWRITE_BUFFER(ah); |
996 | ||
9a658d2b LR |
997 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
998 | REG_WRITE(ah, AR_WA, ah->WARegVal); | |
999 | udelay(10); | |
1000 | } | |
1001 | ||
f1dc5600 S |
1002 | REG_WRITE(ah, AR_RTC_FORCE_WAKE, AR_RTC_FORCE_WAKE_EN | |
1003 | AR_RTC_FORCE_WAKE_ON_INT); | |
1004 | ||
1005 | if (AR_SREV_9100(ah)) { | |
1006 | rst_flags = AR_RTC_RC_MAC_WARM | AR_RTC_RC_MAC_COLD | | |
1007 | AR_RTC_RC_COLD_RESET | AR_RTC_RC_WARM_RESET; | |
1008 | } else { | |
1009 | tmpReg = REG_READ(ah, AR_INTR_SYNC_CAUSE); | |
1010 | if (tmpReg & | |
1011 | (AR_INTR_SYNC_LOCAL_TIMEOUT | | |
1012 | AR_INTR_SYNC_RADM_CPL_TIMEOUT)) { | |
42d5bc3f | 1013 | u32 val; |
f1dc5600 | 1014 | REG_WRITE(ah, AR_INTR_SYNC_ENABLE, 0); |
42d5bc3f LR |
1015 | |
1016 | val = AR_RC_HOSTIF; | |
1017 | if (!AR_SREV_9300_20_OR_LATER(ah)) | |
1018 | val |= AR_RC_AHB; | |
1019 | REG_WRITE(ah, AR_RC, val); | |
1020 | ||
1021 | } else if (!AR_SREV_9300_20_OR_LATER(ah)) | |
f1dc5600 | 1022 | REG_WRITE(ah, AR_RC, AR_RC_AHB); |
f1dc5600 S |
1023 | |
1024 | rst_flags = AR_RTC_RC_MAC_WARM; | |
1025 | if (type == ATH9K_RESET_COLD) | |
1026 | rst_flags |= AR_RTC_RC_MAC_COLD; | |
1027 | } | |
1028 | ||
d03a66c1 | 1029 | REG_WRITE(ah, AR_RTC_RC, rst_flags); |
7d0d0df0 S |
1030 | |
1031 | REGWRITE_BUFFER_FLUSH(ah); | |
7d0d0df0 | 1032 | |
f1dc5600 S |
1033 | udelay(50); |
1034 | ||
d03a66c1 | 1035 | REG_WRITE(ah, AR_RTC_RC, 0); |
0caa7b14 | 1036 | if (!ath9k_hw_wait(ah, AR_RTC_RC, AR_RTC_RC_M, 0, AH_WAIT_TIMEOUT)) { |
c46917bb LR |
1037 | ath_print(ath9k_hw_common(ah), ATH_DBG_RESET, |
1038 | "RTC stuck in MAC reset\n"); | |
f1dc5600 S |
1039 | return false; |
1040 | } | |
1041 | ||
1042 | if (!AR_SREV_9100(ah)) | |
1043 | REG_WRITE(ah, AR_RC, 0); | |
1044 | ||
f1dc5600 S |
1045 | if (AR_SREV_9100(ah)) |
1046 | udelay(50); | |
1047 | ||
1048 | return true; | |
1049 | } | |
1050 | ||
cbe61d8a | 1051 | static bool ath9k_hw_set_reset_power_on(struct ath_hw *ah) |
f1dc5600 | 1052 | { |
7d0d0df0 S |
1053 | ENABLE_REGWRITE_BUFFER(ah); |
1054 | ||
9a658d2b LR |
1055 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
1056 | REG_WRITE(ah, AR_WA, ah->WARegVal); | |
1057 | udelay(10); | |
1058 | } | |
1059 | ||
f1dc5600 S |
1060 | REG_WRITE(ah, AR_RTC_FORCE_WAKE, AR_RTC_FORCE_WAKE_EN | |
1061 | AR_RTC_FORCE_WAKE_ON_INT); | |
1062 | ||
42d5bc3f | 1063 | if (!AR_SREV_9100(ah) && !AR_SREV_9300_20_OR_LATER(ah)) |
1c29ce67 VT |
1064 | REG_WRITE(ah, AR_RC, AR_RC_AHB); |
1065 | ||
d03a66c1 | 1066 | REG_WRITE(ah, AR_RTC_RESET, 0); |
ee031112 | 1067 | udelay(2); |
1c29ce67 | 1068 | |
7d0d0df0 | 1069 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1070 | |
84e2169b SB |
1071 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
1072 | udelay(2); | |
1073 | ||
1074 | if (!AR_SREV_9100(ah) && !AR_SREV_9300_20_OR_LATER(ah)) | |
1c29ce67 VT |
1075 | REG_WRITE(ah, AR_RC, 0); |
1076 | ||
d03a66c1 | 1077 | REG_WRITE(ah, AR_RTC_RESET, 1); |
f1dc5600 S |
1078 | |
1079 | if (!ath9k_hw_wait(ah, | |
1080 | AR_RTC_STATUS, | |
1081 | AR_RTC_STATUS_M, | |
0caa7b14 S |
1082 | AR_RTC_STATUS_ON, |
1083 | AH_WAIT_TIMEOUT)) { | |
c46917bb LR |
1084 | ath_print(ath9k_hw_common(ah), ATH_DBG_RESET, |
1085 | "RTC not waking up\n"); | |
f1dc5600 | 1086 | return false; |
f078f209 LR |
1087 | } |
1088 | ||
f1dc5600 S |
1089 | ath9k_hw_read_revisions(ah); |
1090 | ||
1091 | return ath9k_hw_set_reset(ah, ATH9K_RESET_WARM); | |
1092 | } | |
1093 | ||
cbe61d8a | 1094 | static bool ath9k_hw_set_reset_reg(struct ath_hw *ah, u32 type) |
f1dc5600 | 1095 | { |
9a658d2b LR |
1096 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
1097 | REG_WRITE(ah, AR_WA, ah->WARegVal); | |
1098 | udelay(10); | |
1099 | } | |
1100 | ||
f1dc5600 S |
1101 | REG_WRITE(ah, AR_RTC_FORCE_WAKE, |
1102 | AR_RTC_FORCE_WAKE_EN | AR_RTC_FORCE_WAKE_ON_INT); | |
1103 | ||
1104 | switch (type) { | |
1105 | case ATH9K_RESET_POWER_ON: | |
1106 | return ath9k_hw_set_reset_power_on(ah); | |
f1dc5600 S |
1107 | case ATH9K_RESET_WARM: |
1108 | case ATH9K_RESET_COLD: | |
1109 | return ath9k_hw_set_reset(ah, type); | |
f1dc5600 S |
1110 | default: |
1111 | return false; | |
1112 | } | |
f078f209 LR |
1113 | } |
1114 | ||
cbe61d8a | 1115 | static bool ath9k_hw_chip_reset(struct ath_hw *ah, |
f1dc5600 | 1116 | struct ath9k_channel *chan) |
f078f209 | 1117 | { |
42abfbee | 1118 | if (AR_SREV_9280(ah) && ah->eep_ops->get_eeprom(ah, EEP_OL_PWRCTRL)) { |
8bd1d07f SB |
1119 | if (!ath9k_hw_set_reset_reg(ah, ATH9K_RESET_POWER_ON)) |
1120 | return false; | |
1121 | } else if (!ath9k_hw_set_reset_reg(ah, ATH9K_RESET_WARM)) | |
f1dc5600 | 1122 | return false; |
f078f209 | 1123 | |
9ecdef4b | 1124 | if (!ath9k_hw_setpower(ah, ATH9K_PM_AWAKE)) |
f1dc5600 | 1125 | return false; |
f078f209 | 1126 | |
2660b81a | 1127 | ah->chip_fullsleep = false; |
f1dc5600 | 1128 | ath9k_hw_init_pll(ah, chan); |
f1dc5600 | 1129 | ath9k_hw_set_rfmode(ah, chan); |
f078f209 | 1130 | |
f1dc5600 | 1131 | return true; |
f078f209 LR |
1132 | } |
1133 | ||
cbe61d8a | 1134 | static bool ath9k_hw_channel_change(struct ath_hw *ah, |
25c56eec | 1135 | struct ath9k_channel *chan) |
f078f209 | 1136 | { |
608b88cb | 1137 | struct ath_regulatory *regulatory = ath9k_hw_regulatory(ah); |
c46917bb | 1138 | struct ath_common *common = ath9k_hw_common(ah); |
5f8e077c | 1139 | struct ieee80211_channel *channel = chan->chan; |
8fe65368 | 1140 | u32 qnum; |
0a3b7bac | 1141 | int r; |
f078f209 LR |
1142 | |
1143 | for (qnum = 0; qnum < AR_NUM_QCU; qnum++) { | |
1144 | if (ath9k_hw_numtxpending(ah, qnum)) { | |
c46917bb LR |
1145 | ath_print(common, ATH_DBG_QUEUE, |
1146 | "Transmit frames pending on " | |
1147 | "queue %d\n", qnum); | |
f078f209 LR |
1148 | return false; |
1149 | } | |
1150 | } | |
1151 | ||
8fe65368 | 1152 | if (!ath9k_hw_rfbus_req(ah)) { |
c46917bb LR |
1153 | ath_print(common, ATH_DBG_FATAL, |
1154 | "Could not kill baseband RX\n"); | |
f078f209 LR |
1155 | return false; |
1156 | } | |
1157 | ||
8fe65368 | 1158 | ath9k_hw_set_channel_regs(ah, chan); |
f078f209 | 1159 | |
8fe65368 | 1160 | r = ath9k_hw_rf_set_freq(ah, chan); |
0a3b7bac LR |
1161 | if (r) { |
1162 | ath_print(common, ATH_DBG_FATAL, | |
1163 | "Failed to set channel\n"); | |
1164 | return false; | |
f078f209 | 1165 | } |
dfdac8ac | 1166 | ath9k_hw_set_clockrate(ah); |
f078f209 | 1167 | |
8fbff4b8 | 1168 | ah->eep_ops->set_txpower(ah, chan, |
608b88cb | 1169 | ath9k_regd_get_ctl(regulatory, chan), |
f74df6fb S |
1170 | channel->max_antenna_gain * 2, |
1171 | channel->max_power * 2, | |
1172 | min((u32) MAX_RATE_POWER, | |
608b88cb | 1173 | (u32) regulatory->power_limit)); |
f078f209 | 1174 | |
8fe65368 | 1175 | ath9k_hw_rfbus_done(ah); |
f078f209 | 1176 | |
f1dc5600 S |
1177 | if (IS_CHAN_OFDM(chan) || IS_CHAN_HT(chan)) |
1178 | ath9k_hw_set_delta_slope(ah, chan); | |
1179 | ||
8fe65368 | 1180 | ath9k_hw_spur_mitigate_freq(ah, chan); |
f1dc5600 | 1181 | |
f1dc5600 S |
1182 | return true; |
1183 | } | |
1184 | ||
c9c99e5e | 1185 | bool ath9k_hw_check_alive(struct ath_hw *ah) |
3b319aae | 1186 | { |
c9c99e5e FF |
1187 | int count = 50; |
1188 | u32 reg; | |
1189 | ||
e17f83ea | 1190 | if (AR_SREV_9285_12_OR_LATER(ah)) |
c9c99e5e FF |
1191 | return true; |
1192 | ||
1193 | do { | |
1194 | reg = REG_READ(ah, AR_OBS_BUS_1); | |
3b319aae | 1195 | |
c9c99e5e FF |
1196 | if ((reg & 0x7E7FFFEF) == 0x00702400) |
1197 | continue; | |
1198 | ||
1199 | switch (reg & 0x7E000B00) { | |
1200 | case 0x1E000000: | |
1201 | case 0x52000B00: | |
1202 | case 0x18000B00: | |
1203 | continue; | |
1204 | default: | |
1205 | return true; | |
1206 | } | |
1207 | } while (count-- > 0); | |
3b319aae | 1208 | |
c9c99e5e | 1209 | return false; |
3b319aae | 1210 | } |
c9c99e5e | 1211 | EXPORT_SYMBOL(ath9k_hw_check_alive); |
3b319aae | 1212 | |
cbe61d8a | 1213 | int ath9k_hw_reset(struct ath_hw *ah, struct ath9k_channel *chan, |
20bd2a09 | 1214 | struct ath9k_hw_cal_data *caldata, bool bChannelChange) |
f078f209 | 1215 | { |
1510718d | 1216 | struct ath_common *common = ath9k_hw_common(ah); |
f078f209 | 1217 | u32 saveLedState; |
2660b81a | 1218 | struct ath9k_channel *curchan = ah->curchan; |
f078f209 LR |
1219 | u32 saveDefAntenna; |
1220 | u32 macStaId1; | |
46fe782c | 1221 | u64 tsf = 0; |
8fe65368 | 1222 | int i, r; |
f078f209 | 1223 | |
43c27613 LR |
1224 | ah->txchainmask = common->tx_chainmask; |
1225 | ah->rxchainmask = common->rx_chainmask; | |
f078f209 | 1226 | |
9b9cc61c VT |
1227 | if (!ah->chip_fullsleep) { |
1228 | ath9k_hw_abortpcurecv(ah); | |
9cc2f3e8 | 1229 | if (!ath9k_hw_stopdmarecv(ah)) { |
9b9cc61c VT |
1230 | ath_print(common, ATH_DBG_XMIT, |
1231 | "Failed to stop receive dma\n"); | |
9cc2f3e8 FF |
1232 | bChannelChange = false; |
1233 | } | |
9b9cc61c VT |
1234 | } |
1235 | ||
9ecdef4b | 1236 | if (!ath9k_hw_setpower(ah, ATH9K_PM_AWAKE)) |
ae8d2858 | 1237 | return -EIO; |
f078f209 | 1238 | |
d9891c78 | 1239 | if (curchan && !ah->chip_fullsleep) |
f078f209 LR |
1240 | ath9k_hw_getnf(ah, curchan); |
1241 | ||
20bd2a09 FF |
1242 | ah->caldata = caldata; |
1243 | if (caldata && | |
1244 | (chan->channel != caldata->channel || | |
1245 | (chan->channelFlags & ~CHANNEL_CW_INT) != | |
1246 | (caldata->channelFlags & ~CHANNEL_CW_INT))) { | |
1247 | /* Operating channel changed, reset channel calibration data */ | |
1248 | memset(caldata, 0, sizeof(*caldata)); | |
1249 | ath9k_init_nfcal_hist_buffer(ah, chan); | |
1250 | } | |
1251 | ||
f078f209 | 1252 | if (bChannelChange && |
2660b81a S |
1253 | (ah->chip_fullsleep != true) && |
1254 | (ah->curchan != NULL) && | |
1255 | (chan->channel != ah->curchan->channel) && | |
f078f209 | 1256 | ((chan->channelFlags & CHANNEL_ALL) == |
2660b81a | 1257 | (ah->curchan->channelFlags & CHANNEL_ALL)) && |
58d7e0f3 | 1258 | (!AR_SREV_9280(ah) || AR_DEVID_7010(ah))) { |
f078f209 | 1259 | |
25c56eec | 1260 | if (ath9k_hw_channel_change(ah, chan)) { |
2660b81a | 1261 | ath9k_hw_loadnf(ah, ah->curchan); |
00c86590 | 1262 | ath9k_hw_start_nfcal(ah, true); |
c2ba3342 RM |
1263 | if (AR_SREV_9271(ah)) |
1264 | ar9002_hw_load_ani_reg(ah, chan); | |
ae8d2858 | 1265 | return 0; |
f078f209 LR |
1266 | } |
1267 | } | |
1268 | ||
1269 | saveDefAntenna = REG_READ(ah, AR_DEF_ANTENNA); | |
1270 | if (saveDefAntenna == 0) | |
1271 | saveDefAntenna = 1; | |
1272 | ||
1273 | macStaId1 = REG_READ(ah, AR_STA_ID1) & AR_STA_ID1_BASE_RATE_11B; | |
1274 | ||
46fe782c | 1275 | /* For chips on which RTC reset is done, save TSF before it gets cleared */ |
f860d526 FF |
1276 | if (AR_SREV_9100(ah) || |
1277 | (AR_SREV_9280(ah) && ah->eep_ops->get_eeprom(ah, EEP_OL_PWRCTRL))) | |
46fe782c S |
1278 | tsf = ath9k_hw_gettsf64(ah); |
1279 | ||
f078f209 LR |
1280 | saveLedState = REG_READ(ah, AR_CFG_LED) & |
1281 | (AR_CFG_LED_ASSOC_CTL | AR_CFG_LED_MODE_SEL | | |
1282 | AR_CFG_LED_BLINK_THRESH_SEL | AR_CFG_LED_BLINK_SLOW); | |
1283 | ||
1284 | ath9k_hw_mark_phy_inactive(ah); | |
1285 | ||
05020d23 | 1286 | /* Only required on the first reset */ |
d7e7d229 LR |
1287 | if (AR_SREV_9271(ah) && ah->htc_reset_init) { |
1288 | REG_WRITE(ah, | |
1289 | AR9271_RESET_POWER_DOWN_CONTROL, | |
1290 | AR9271_RADIO_RF_RST); | |
1291 | udelay(50); | |
1292 | } | |
1293 | ||
f078f209 | 1294 | if (!ath9k_hw_chip_reset(ah, chan)) { |
c46917bb | 1295 | ath_print(common, ATH_DBG_FATAL, "Chip reset failed\n"); |
ae8d2858 | 1296 | return -EINVAL; |
f078f209 LR |
1297 | } |
1298 | ||
05020d23 | 1299 | /* Only required on the first reset */ |
d7e7d229 LR |
1300 | if (AR_SREV_9271(ah) && ah->htc_reset_init) { |
1301 | ah->htc_reset_init = false; | |
1302 | REG_WRITE(ah, | |
1303 | AR9271_RESET_POWER_DOWN_CONTROL, | |
1304 | AR9271_GATE_MAC_CTL); | |
1305 | udelay(50); | |
1306 | } | |
1307 | ||
46fe782c | 1308 | /* Restore TSF */ |
f860d526 | 1309 | if (tsf) |
46fe782c S |
1310 | ath9k_hw_settsf64(ah, tsf); |
1311 | ||
7a37081e | 1312 | if (AR_SREV_9280_20_OR_LATER(ah)) |
369391db | 1313 | REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); |
f078f209 | 1314 | |
e9141f71 S |
1315 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
1316 | ar9002_hw_enable_async_fifo(ah); | |
1317 | ||
25c56eec | 1318 | r = ath9k_hw_process_ini(ah, chan); |
ae8d2858 LR |
1319 | if (r) |
1320 | return r; | |
f078f209 | 1321 | |
f860d526 FF |
1322 | /* |
1323 | * Some AR91xx SoC devices frequently fail to accept TSF writes | |
1324 | * right after the chip reset. When that happens, write a new | |
1325 | * value after the initvals have been applied, with an offset | |
1326 | * based on measured time difference | |
1327 | */ | |
1328 | if (AR_SREV_9100(ah) && (ath9k_hw_gettsf64(ah) < tsf)) { | |
1329 | tsf += 1500; | |
1330 | ath9k_hw_settsf64(ah, tsf); | |
1331 | } | |
1332 | ||
0ced0e17 JM |
1333 | /* Setup MFP options for CCMP */ |
1334 | if (AR_SREV_9280_20_OR_LATER(ah)) { | |
1335 | /* Mask Retry(b11), PwrMgt(b12), MoreData(b13) to 0 in mgmt | |
1336 | * frames when constructing CCMP AAD. */ | |
1337 | REG_RMW_FIELD(ah, AR_AES_MUTE_MASK1, AR_AES_MUTE_MASK1_FC_MGMT, | |
1338 | 0xc7ff); | |
1339 | ah->sw_mgmt_crypto = false; | |
1340 | } else if (AR_SREV_9160_10_OR_LATER(ah)) { | |
1341 | /* Disable hardware crypto for management frames */ | |
1342 | REG_CLR_BIT(ah, AR_PCU_MISC_MODE2, | |
1343 | AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE); | |
1344 | REG_SET_BIT(ah, AR_PCU_MISC_MODE2, | |
1345 | AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT); | |
1346 | ah->sw_mgmt_crypto = true; | |
1347 | } else | |
1348 | ah->sw_mgmt_crypto = true; | |
1349 | ||
f078f209 LR |
1350 | if (IS_CHAN_OFDM(chan) || IS_CHAN_HT(chan)) |
1351 | ath9k_hw_set_delta_slope(ah, chan); | |
1352 | ||
8fe65368 | 1353 | ath9k_hw_spur_mitigate_freq(ah, chan); |
d6509151 | 1354 | ah->eep_ops->set_board_values(ah, chan); |
a7765828 | 1355 | |
6819d57f S |
1356 | ath9k_hw_set_operating_mode(ah, ah->opmode); |
1357 | ||
7d0d0df0 S |
1358 | ENABLE_REGWRITE_BUFFER(ah); |
1359 | ||
1510718d LR |
1360 | REG_WRITE(ah, AR_STA_ID0, get_unaligned_le32(common->macaddr)); |
1361 | REG_WRITE(ah, AR_STA_ID1, get_unaligned_le16(common->macaddr + 4) | |
f078f209 LR |
1362 | | macStaId1 |
1363 | | AR_STA_ID1_RTS_USE_DEF | |
2660b81a | 1364 | | (ah->config. |
60b67f51 | 1365 | ack_6mb ? AR_STA_ID1_ACKCTS_6MB : 0) |
2660b81a | 1366 | | ah->sta_id1_defaults); |
13b81559 | 1367 | ath_hw_setbssidmask(common); |
f078f209 | 1368 | REG_WRITE(ah, AR_DEF_ANTENNA, saveDefAntenna); |
3453ad88 | 1369 | ath9k_hw_write_associd(ah); |
f078f209 | 1370 | REG_WRITE(ah, AR_ISR, ~0); |
f078f209 LR |
1371 | REG_WRITE(ah, AR_RSSI_THR, INIT_RSSI_THR); |
1372 | ||
7d0d0df0 | 1373 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1374 | |
8fe65368 | 1375 | r = ath9k_hw_rf_set_freq(ah, chan); |
0a3b7bac LR |
1376 | if (r) |
1377 | return r; | |
f078f209 | 1378 | |
dfdac8ac FF |
1379 | ath9k_hw_set_clockrate(ah); |
1380 | ||
7d0d0df0 S |
1381 | ENABLE_REGWRITE_BUFFER(ah); |
1382 | ||
f078f209 LR |
1383 | for (i = 0; i < AR_NUM_DCU; i++) |
1384 | REG_WRITE(ah, AR_DQCUMASK(i), 1 << i); | |
1385 | ||
7d0d0df0 | 1386 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1387 | |
2660b81a S |
1388 | ah->intr_txqs = 0; |
1389 | for (i = 0; i < ah->caps.total_queues; i++) | |
f078f209 LR |
1390 | ath9k_hw_resettxqueue(ah, i); |
1391 | ||
2660b81a | 1392 | ath9k_hw_init_interrupt_masks(ah, ah->opmode); |
e36b27af | 1393 | ath9k_hw_ani_cache_ini_regs(ah); |
f078f209 LR |
1394 | ath9k_hw_init_qos(ah); |
1395 | ||
2660b81a | 1396 | if (ah->caps.hw_caps & ATH9K_HW_CAP_RFSILENT) |
500c064d | 1397 | ath9k_enable_rfkill(ah); |
3b319aae | 1398 | |
0005baf4 | 1399 | ath9k_hw_init_global_settings(ah); |
f078f209 | 1400 | |
6c94fdc9 | 1401 | if (!AR_SREV_9300_20_OR_LATER(ah)) { |
e9141f71 | 1402 | ar9002_hw_update_async_fifo(ah); |
6c94fdc9 | 1403 | ar9002_hw_enable_wep_aggregation(ah); |
ac88b6ec VN |
1404 | } |
1405 | ||
f078f209 LR |
1406 | REG_WRITE(ah, AR_STA_ID1, |
1407 | REG_READ(ah, AR_STA_ID1) | AR_STA_ID1_PRESERVE_SEQNUM); | |
1408 | ||
1409 | ath9k_hw_set_dma(ah); | |
1410 | ||
1411 | REG_WRITE(ah, AR_OBS, 8); | |
1412 | ||
0ce024cb | 1413 | if (ah->config.rx_intr_mitigation) { |
f078f209 LR |
1414 | REG_RMW_FIELD(ah, AR_RIMT, AR_RIMT_LAST, 500); |
1415 | REG_RMW_FIELD(ah, AR_RIMT, AR_RIMT_FIRST, 2000); | |
1416 | } | |
1417 | ||
7f62a136 VT |
1418 | if (ah->config.tx_intr_mitigation) { |
1419 | REG_RMW_FIELD(ah, AR_TIMT, AR_TIMT_LAST, 300); | |
1420 | REG_RMW_FIELD(ah, AR_TIMT, AR_TIMT_FIRST, 750); | |
1421 | } | |
1422 | ||
f078f209 LR |
1423 | ath9k_hw_init_bb(ah, chan); |
1424 | ||
ae8d2858 | 1425 | if (!ath9k_hw_init_cal(ah, chan)) |
6badaaf7 | 1426 | return -EIO; |
f078f209 | 1427 | |
7d0d0df0 | 1428 | ENABLE_REGWRITE_BUFFER(ah); |
f078f209 | 1429 | |
8fe65368 | 1430 | ath9k_hw_restore_chainmask(ah); |
f078f209 LR |
1431 | REG_WRITE(ah, AR_CFG_LED, saveLedState | AR_CFG_SCLK_32KHZ); |
1432 | ||
7d0d0df0 | 1433 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1434 | |
d7e7d229 LR |
1435 | /* |
1436 | * For big endian systems turn on swapping for descriptors | |
1437 | */ | |
f078f209 LR |
1438 | if (AR_SREV_9100(ah)) { |
1439 | u32 mask; | |
1440 | mask = REG_READ(ah, AR_CFG); | |
1441 | if (mask & (AR_CFG_SWRB | AR_CFG_SWTB | AR_CFG_SWRG)) { | |
c46917bb | 1442 | ath_print(common, ATH_DBG_RESET, |
04bd4638 | 1443 | "CFG Byte Swap Set 0x%x\n", mask); |
f078f209 LR |
1444 | } else { |
1445 | mask = | |
1446 | INIT_CONFIG_STATUS | AR_CFG_SWRB | AR_CFG_SWTB; | |
1447 | REG_WRITE(ah, AR_CFG, mask); | |
c46917bb | 1448 | ath_print(common, ATH_DBG_RESET, |
04bd4638 | 1449 | "Setting CFG 0x%x\n", REG_READ(ah, AR_CFG)); |
f078f209 LR |
1450 | } |
1451 | } else { | |
cbba8cd1 S |
1452 | if (common->bus_ops->ath_bus_type == ATH_USB) { |
1453 | /* Configure AR9271 target WLAN */ | |
1454 | if (AR_SREV_9271(ah)) | |
1455 | REG_WRITE(ah, AR_CFG, AR_CFG_SWRB | AR_CFG_SWTB); | |
1456 | else | |
1457 | REG_WRITE(ah, AR_CFG, AR_CFG_SWTD | AR_CFG_SWRD); | |
1458 | } | |
f078f209 | 1459 | #ifdef __BIG_ENDIAN |
d7e7d229 LR |
1460 | else |
1461 | REG_WRITE(ah, AR_CFG, AR_CFG_SWTD | AR_CFG_SWRD); | |
f078f209 LR |
1462 | #endif |
1463 | } | |
1464 | ||
766ec4a9 | 1465 | if (ah->btcoex_hw.enabled) |
42cc41ed VT |
1466 | ath9k_hw_btcoex_enable(ah); |
1467 | ||
00c86590 | 1468 | if (AR_SREV_9300_20_OR_LATER(ah)) |
aea702b7 | 1469 | ar9003_hw_bb_watchdog_config(ah); |
d8903a53 | 1470 | |
ae8d2858 | 1471 | return 0; |
f078f209 | 1472 | } |
7322fd19 | 1473 | EXPORT_SYMBOL(ath9k_hw_reset); |
f078f209 | 1474 | |
f1dc5600 S |
1475 | /******************************/ |
1476 | /* Power Management (Chipset) */ | |
1477 | /******************************/ | |
1478 | ||
42d5bc3f LR |
1479 | /* |
1480 | * Notify Power Mgt is disabled in self-generated frames. | |
1481 | * If requested, force chip to sleep. | |
1482 | */ | |
cbe61d8a | 1483 | static void ath9k_set_power_sleep(struct ath_hw *ah, int setChip) |
f078f209 | 1484 | { |
f1dc5600 S |
1485 | REG_SET_BIT(ah, AR_STA_ID1, AR_STA_ID1_PWR_SAV); |
1486 | if (setChip) { | |
42d5bc3f LR |
1487 | /* |
1488 | * Clear the RTC force wake bit to allow the | |
1489 | * mac to go to sleep. | |
1490 | */ | |
f1dc5600 S |
1491 | REG_CLR_BIT(ah, AR_RTC_FORCE_WAKE, |
1492 | AR_RTC_FORCE_WAKE_EN); | |
42d5bc3f | 1493 | if (!AR_SREV_9100(ah) && !AR_SREV_9300_20_OR_LATER(ah)) |
f1dc5600 | 1494 | REG_WRITE(ah, AR_RC, AR_RC_AHB | AR_RC_HOSTIF); |
f078f209 | 1495 | |
42d5bc3f | 1496 | /* Shutdown chip. Active low */ |
14b3af38 | 1497 | if (!AR_SREV_5416(ah) && !AR_SREV_9271(ah)) |
4921be80 S |
1498 | REG_CLR_BIT(ah, (AR_RTC_RESET), |
1499 | AR_RTC_RESET_EN); | |
f1dc5600 | 1500 | } |
9a658d2b LR |
1501 | |
1502 | /* Clear Bit 14 of AR_WA after putting chip into Full Sleep mode. */ | |
1503 | if (AR_SREV_9300_20_OR_LATER(ah)) | |
1504 | REG_WRITE(ah, AR_WA, | |
1505 | ah->WARegVal & ~AR_WA_D3_L1_DISABLE); | |
f078f209 LR |
1506 | } |
1507 | ||
bbd79af5 LR |
1508 | /* |
1509 | * Notify Power Management is enabled in self-generating | |
1510 | * frames. If request, set power mode of chip to | |
1511 | * auto/normal. Duration in units of 128us (1/8 TU). | |
1512 | */ | |
cbe61d8a | 1513 | static void ath9k_set_power_network_sleep(struct ath_hw *ah, int setChip) |
f078f209 | 1514 | { |
f1dc5600 S |
1515 | REG_SET_BIT(ah, AR_STA_ID1, AR_STA_ID1_PWR_SAV); |
1516 | if (setChip) { | |
2660b81a | 1517 | struct ath9k_hw_capabilities *pCap = &ah->caps; |
f078f209 | 1518 | |
f1dc5600 | 1519 | if (!(pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) { |
bbd79af5 | 1520 | /* Set WakeOnInterrupt bit; clear ForceWake bit */ |
f1dc5600 S |
1521 | REG_WRITE(ah, AR_RTC_FORCE_WAKE, |
1522 | AR_RTC_FORCE_WAKE_ON_INT); | |
1523 | } else { | |
bbd79af5 LR |
1524 | /* |
1525 | * Clear the RTC force wake bit to allow the | |
1526 | * mac to go to sleep. | |
1527 | */ | |
f1dc5600 S |
1528 | REG_CLR_BIT(ah, AR_RTC_FORCE_WAKE, |
1529 | AR_RTC_FORCE_WAKE_EN); | |
f078f209 | 1530 | } |
f078f209 | 1531 | } |
9a658d2b LR |
1532 | |
1533 | /* Clear Bit 14 of AR_WA after putting chip into Net Sleep mode. */ | |
1534 | if (AR_SREV_9300_20_OR_LATER(ah)) | |
1535 | REG_WRITE(ah, AR_WA, ah->WARegVal & ~AR_WA_D3_L1_DISABLE); | |
f078f209 LR |
1536 | } |
1537 | ||
cbe61d8a | 1538 | static bool ath9k_hw_set_power_awake(struct ath_hw *ah, int setChip) |
f078f209 | 1539 | { |
f1dc5600 S |
1540 | u32 val; |
1541 | int i; | |
f078f209 | 1542 | |
9a658d2b LR |
1543 | /* Set Bits 14 and 17 of AR_WA before powering on the chip. */ |
1544 | if (AR_SREV_9300_20_OR_LATER(ah)) { | |
1545 | REG_WRITE(ah, AR_WA, ah->WARegVal); | |
1546 | udelay(10); | |
1547 | } | |
1548 | ||
f1dc5600 S |
1549 | if (setChip) { |
1550 | if ((REG_READ(ah, AR_RTC_STATUS) & | |
1551 | AR_RTC_STATUS_M) == AR_RTC_STATUS_SHUTDOWN) { | |
1552 | if (ath9k_hw_set_reset_reg(ah, | |
1553 | ATH9K_RESET_POWER_ON) != true) { | |
1554 | return false; | |
1555 | } | |
e041228f LR |
1556 | if (!AR_SREV_9300_20_OR_LATER(ah)) |
1557 | ath9k_hw_init_pll(ah, NULL); | |
f1dc5600 S |
1558 | } |
1559 | if (AR_SREV_9100(ah)) | |
1560 | REG_SET_BIT(ah, AR_RTC_RESET, | |
1561 | AR_RTC_RESET_EN); | |
f078f209 | 1562 | |
f1dc5600 S |
1563 | REG_SET_BIT(ah, AR_RTC_FORCE_WAKE, |
1564 | AR_RTC_FORCE_WAKE_EN); | |
1565 | udelay(50); | |
f078f209 | 1566 | |
f1dc5600 S |
1567 | for (i = POWER_UP_TIME / 50; i > 0; i--) { |
1568 | val = REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M; | |
1569 | if (val == AR_RTC_STATUS_ON) | |
1570 | break; | |
1571 | udelay(50); | |
1572 | REG_SET_BIT(ah, AR_RTC_FORCE_WAKE, | |
1573 | AR_RTC_FORCE_WAKE_EN); | |
f078f209 | 1574 | } |
f1dc5600 | 1575 | if (i == 0) { |
c46917bb LR |
1576 | ath_print(ath9k_hw_common(ah), ATH_DBG_FATAL, |
1577 | "Failed to wakeup in %uus\n", | |
1578 | POWER_UP_TIME / 20); | |
f1dc5600 | 1579 | return false; |
f078f209 | 1580 | } |
f078f209 LR |
1581 | } |
1582 | ||
f1dc5600 | 1583 | REG_CLR_BIT(ah, AR_STA_ID1, AR_STA_ID1_PWR_SAV); |
f078f209 | 1584 | |
f1dc5600 | 1585 | return true; |
f078f209 LR |
1586 | } |
1587 | ||
9ecdef4b | 1588 | bool ath9k_hw_setpower(struct ath_hw *ah, enum ath9k_power_mode mode) |
f078f209 | 1589 | { |
c46917bb | 1590 | struct ath_common *common = ath9k_hw_common(ah); |
cbe61d8a | 1591 | int status = true, setChip = true; |
f1dc5600 S |
1592 | static const char *modes[] = { |
1593 | "AWAKE", | |
1594 | "FULL-SLEEP", | |
1595 | "NETWORK SLEEP", | |
1596 | "UNDEFINED" | |
1597 | }; | |
f1dc5600 | 1598 | |
cbdec975 GJ |
1599 | if (ah->power_mode == mode) |
1600 | return status; | |
1601 | ||
c46917bb LR |
1602 | ath_print(common, ATH_DBG_RESET, "%s -> %s\n", |
1603 | modes[ah->power_mode], modes[mode]); | |
f1dc5600 S |
1604 | |
1605 | switch (mode) { | |
1606 | case ATH9K_PM_AWAKE: | |
1607 | status = ath9k_hw_set_power_awake(ah, setChip); | |
1608 | break; | |
1609 | case ATH9K_PM_FULL_SLEEP: | |
1610 | ath9k_set_power_sleep(ah, setChip); | |
2660b81a | 1611 | ah->chip_fullsleep = true; |
f1dc5600 S |
1612 | break; |
1613 | case ATH9K_PM_NETWORK_SLEEP: | |
1614 | ath9k_set_power_network_sleep(ah, setChip); | |
1615 | break; | |
f078f209 | 1616 | default: |
c46917bb LR |
1617 | ath_print(common, ATH_DBG_FATAL, |
1618 | "Unknown power mode %u\n", mode); | |
f078f209 LR |
1619 | return false; |
1620 | } | |
2660b81a | 1621 | ah->power_mode = mode; |
f1dc5600 S |
1622 | |
1623 | return status; | |
f078f209 | 1624 | } |
7322fd19 | 1625 | EXPORT_SYMBOL(ath9k_hw_setpower); |
f078f209 | 1626 | |
f1dc5600 S |
1627 | /*******************/ |
1628 | /* Beacon Handling */ | |
1629 | /*******************/ | |
1630 | ||
cbe61d8a | 1631 | void ath9k_hw_beaconinit(struct ath_hw *ah, u32 next_beacon, u32 beacon_period) |
f078f209 | 1632 | { |
f078f209 LR |
1633 | int flags = 0; |
1634 | ||
2660b81a | 1635 | ah->beacon_interval = beacon_period; |
f078f209 | 1636 | |
7d0d0df0 S |
1637 | ENABLE_REGWRITE_BUFFER(ah); |
1638 | ||
2660b81a | 1639 | switch (ah->opmode) { |
d97809db | 1640 | case NL80211_IFTYPE_STATION: |
f078f209 LR |
1641 | REG_WRITE(ah, AR_NEXT_TBTT_TIMER, TU_TO_USEC(next_beacon)); |
1642 | REG_WRITE(ah, AR_NEXT_DMA_BEACON_ALERT, 0xffff); | |
1643 | REG_WRITE(ah, AR_NEXT_SWBA, 0x7ffff); | |
1644 | flags |= AR_TBTT_TIMER_EN; | |
1645 | break; | |
d97809db | 1646 | case NL80211_IFTYPE_ADHOC: |
9cb5412b | 1647 | case NL80211_IFTYPE_MESH_POINT: |
f078f209 LR |
1648 | REG_SET_BIT(ah, AR_TXCFG, |
1649 | AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY); | |
1650 | REG_WRITE(ah, AR_NEXT_NDP_TIMER, | |
1651 | TU_TO_USEC(next_beacon + | |
2660b81a S |
1652 | (ah->atim_window ? ah-> |
1653 | atim_window : 1))); | |
f078f209 | 1654 | flags |= AR_NDP_TIMER_EN; |
d97809db | 1655 | case NL80211_IFTYPE_AP: |
f078f209 LR |
1656 | REG_WRITE(ah, AR_NEXT_TBTT_TIMER, TU_TO_USEC(next_beacon)); |
1657 | REG_WRITE(ah, AR_NEXT_DMA_BEACON_ALERT, | |
1658 | TU_TO_USEC(next_beacon - | |
2660b81a | 1659 | ah->config. |
60b67f51 | 1660 | dma_beacon_response_time)); |
f078f209 LR |
1661 | REG_WRITE(ah, AR_NEXT_SWBA, |
1662 | TU_TO_USEC(next_beacon - | |
2660b81a | 1663 | ah->config. |
60b67f51 | 1664 | sw_beacon_response_time)); |
f078f209 LR |
1665 | flags |= |
1666 | AR_TBTT_TIMER_EN | AR_DBA_TIMER_EN | AR_SWBA_TIMER_EN; | |
1667 | break; | |
d97809db | 1668 | default: |
5f841b41 RM |
1669 | if (ah->is_monitoring) { |
1670 | REG_WRITE(ah, AR_NEXT_TBTT_TIMER, | |
1671 | TU_TO_USEC(next_beacon)); | |
1672 | REG_WRITE(ah, AR_NEXT_DMA_BEACON_ALERT, 0xffff); | |
1673 | REG_WRITE(ah, AR_NEXT_SWBA, 0x7ffff); | |
1674 | flags |= AR_TBTT_TIMER_EN; | |
1675 | break; | |
1676 | } | |
c46917bb LR |
1677 | ath_print(ath9k_hw_common(ah), ATH_DBG_BEACON, |
1678 | "%s: unsupported opmode: %d\n", | |
1679 | __func__, ah->opmode); | |
d97809db CM |
1680 | return; |
1681 | break; | |
f078f209 LR |
1682 | } |
1683 | ||
1684 | REG_WRITE(ah, AR_BEACON_PERIOD, TU_TO_USEC(beacon_period)); | |
1685 | REG_WRITE(ah, AR_DMA_BEACON_PERIOD, TU_TO_USEC(beacon_period)); | |
1686 | REG_WRITE(ah, AR_SWBA_PERIOD, TU_TO_USEC(beacon_period)); | |
1687 | REG_WRITE(ah, AR_NDP_PERIOD, TU_TO_USEC(beacon_period)); | |
1688 | ||
7d0d0df0 | 1689 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1690 | |
f078f209 LR |
1691 | beacon_period &= ~ATH9K_BEACON_ENA; |
1692 | if (beacon_period & ATH9K_BEACON_RESET_TSF) { | |
f078f209 LR |
1693 | ath9k_hw_reset_tsf(ah); |
1694 | } | |
1695 | ||
1696 | REG_SET_BIT(ah, AR_TIMER_MODE, flags); | |
1697 | } | |
7322fd19 | 1698 | EXPORT_SYMBOL(ath9k_hw_beaconinit); |
f078f209 | 1699 | |
cbe61d8a | 1700 | void ath9k_hw_set_sta_beacon_timers(struct ath_hw *ah, |
f1dc5600 | 1701 | const struct ath9k_beacon_state *bs) |
f078f209 LR |
1702 | { |
1703 | u32 nextTbtt, beaconintval, dtimperiod, beacontimeout; | |
2660b81a | 1704 | struct ath9k_hw_capabilities *pCap = &ah->caps; |
c46917bb | 1705 | struct ath_common *common = ath9k_hw_common(ah); |
f078f209 | 1706 | |
7d0d0df0 S |
1707 | ENABLE_REGWRITE_BUFFER(ah); |
1708 | ||
f078f209 LR |
1709 | REG_WRITE(ah, AR_NEXT_TBTT_TIMER, TU_TO_USEC(bs->bs_nexttbtt)); |
1710 | ||
1711 | REG_WRITE(ah, AR_BEACON_PERIOD, | |
1712 | TU_TO_USEC(bs->bs_intval & ATH9K_BEACON_PERIOD)); | |
1713 | REG_WRITE(ah, AR_DMA_BEACON_PERIOD, | |
1714 | TU_TO_USEC(bs->bs_intval & ATH9K_BEACON_PERIOD)); | |
1715 | ||
7d0d0df0 | 1716 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1717 | |
f078f209 LR |
1718 | REG_RMW_FIELD(ah, AR_RSSI_THR, |
1719 | AR_RSSI_THR_BM_THR, bs->bs_bmissthreshold); | |
1720 | ||
1721 | beaconintval = bs->bs_intval & ATH9K_BEACON_PERIOD; | |
1722 | ||
1723 | if (bs->bs_sleepduration > beaconintval) | |
1724 | beaconintval = bs->bs_sleepduration; | |
1725 | ||
1726 | dtimperiod = bs->bs_dtimperiod; | |
1727 | if (bs->bs_sleepduration > dtimperiod) | |
1728 | dtimperiod = bs->bs_sleepduration; | |
1729 | ||
1730 | if (beaconintval == dtimperiod) | |
1731 | nextTbtt = bs->bs_nextdtim; | |
1732 | else | |
1733 | nextTbtt = bs->bs_nexttbtt; | |
1734 | ||
c46917bb LR |
1735 | ath_print(common, ATH_DBG_BEACON, "next DTIM %d\n", bs->bs_nextdtim); |
1736 | ath_print(common, ATH_DBG_BEACON, "next beacon %d\n", nextTbtt); | |
1737 | ath_print(common, ATH_DBG_BEACON, "beacon period %d\n", beaconintval); | |
1738 | ath_print(common, ATH_DBG_BEACON, "DTIM period %d\n", dtimperiod); | |
f078f209 | 1739 | |
7d0d0df0 S |
1740 | ENABLE_REGWRITE_BUFFER(ah); |
1741 | ||
f1dc5600 S |
1742 | REG_WRITE(ah, AR_NEXT_DTIM, |
1743 | TU_TO_USEC(bs->bs_nextdtim - SLEEP_SLOP)); | |
1744 | REG_WRITE(ah, AR_NEXT_TIM, TU_TO_USEC(nextTbtt - SLEEP_SLOP)); | |
f078f209 | 1745 | |
f1dc5600 S |
1746 | REG_WRITE(ah, AR_SLEEP1, |
1747 | SM((CAB_TIMEOUT_VAL << 3), AR_SLEEP1_CAB_TIMEOUT) | |
1748 | | AR_SLEEP1_ASSUME_DTIM); | |
f078f209 | 1749 | |
f1dc5600 S |
1750 | if (pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP) |
1751 | beacontimeout = (BEACON_TIMEOUT_VAL << 3); | |
1752 | else | |
1753 | beacontimeout = MIN_BEACON_TIMEOUT_VAL; | |
f078f209 | 1754 | |
f1dc5600 S |
1755 | REG_WRITE(ah, AR_SLEEP2, |
1756 | SM(beacontimeout, AR_SLEEP2_BEACON_TIMEOUT)); | |
f078f209 | 1757 | |
f1dc5600 S |
1758 | REG_WRITE(ah, AR_TIM_PERIOD, TU_TO_USEC(beaconintval)); |
1759 | REG_WRITE(ah, AR_DTIM_PERIOD, TU_TO_USEC(dtimperiod)); | |
f078f209 | 1760 | |
7d0d0df0 | 1761 | REGWRITE_BUFFER_FLUSH(ah); |
7d0d0df0 | 1762 | |
f1dc5600 S |
1763 | REG_SET_BIT(ah, AR_TIMER_MODE, |
1764 | AR_TBTT_TIMER_EN | AR_TIM_TIMER_EN | | |
1765 | AR_DTIM_TIMER_EN); | |
f078f209 | 1766 | |
4af9cf4f S |
1767 | /* TSF Out of Range Threshold */ |
1768 | REG_WRITE(ah, AR_TSFOOR_THRESHOLD, bs->bs_tsfoor_threshold); | |
f078f209 | 1769 | } |
7322fd19 | 1770 | EXPORT_SYMBOL(ath9k_hw_set_sta_beacon_timers); |
f078f209 | 1771 | |
f1dc5600 S |
1772 | /*******************/ |
1773 | /* HW Capabilities */ | |
1774 | /*******************/ | |
1775 | ||
a9a29ce6 | 1776 | int ath9k_hw_fill_cap_info(struct ath_hw *ah) |
f078f209 | 1777 | { |
2660b81a | 1778 | struct ath9k_hw_capabilities *pCap = &ah->caps; |
608b88cb | 1779 | struct ath_regulatory *regulatory = ath9k_hw_regulatory(ah); |
c46917bb | 1780 | struct ath_common *common = ath9k_hw_common(ah); |
766ec4a9 | 1781 | struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw; |
608b88cb | 1782 | |
f1dc5600 | 1783 | u16 capField = 0, eeval; |
754dc536 | 1784 | u8 ant_div_ctl1; |
f078f209 | 1785 | |
f74df6fb | 1786 | eeval = ah->eep_ops->get_eeprom(ah, EEP_REG_0); |
608b88cb | 1787 | regulatory->current_rd = eeval; |
f078f209 | 1788 | |
f74df6fb | 1789 | eeval = ah->eep_ops->get_eeprom(ah, EEP_REG_1); |
e17f83ea | 1790 | if (AR_SREV_9285_12_OR_LATER(ah)) |
fec0de11 | 1791 | eeval |= AR9285_RDEXT_DEFAULT; |
608b88cb | 1792 | regulatory->current_rd_ext = eeval; |
f078f209 | 1793 | |
f74df6fb | 1794 | capField = ah->eep_ops->get_eeprom(ah, EEP_OP_CAP); |
f1dc5600 | 1795 | |
2660b81a | 1796 | if (ah->opmode != NL80211_IFTYPE_AP && |
d535a42a | 1797 | ah->hw_version.subvendorid == AR_SUBVENDOR_ID_NEW_A) { |
608b88cb LR |
1798 | if (regulatory->current_rd == 0x64 || |
1799 | regulatory->current_rd == 0x65) | |
1800 | regulatory->current_rd += 5; | |
1801 | else if (regulatory->current_rd == 0x41) | |
1802 | regulatory->current_rd = 0x43; | |
c46917bb LR |
1803 | ath_print(common, ATH_DBG_REGULATORY, |
1804 | "regdomain mapped to 0x%x\n", regulatory->current_rd); | |
f1dc5600 | 1805 | } |
f078f209 | 1806 | |
f74df6fb | 1807 | eeval = ah->eep_ops->get_eeprom(ah, EEP_OP_MODE); |
a9a29ce6 GJ |
1808 | if ((eeval & (AR5416_OPFLAGS_11G | AR5416_OPFLAGS_11A)) == 0) { |
1809 | ath_print(common, ATH_DBG_FATAL, | |
1810 | "no band has been marked as supported in EEPROM.\n"); | |
1811 | return -EINVAL; | |
1812 | } | |
1813 | ||
d4659912 FF |
1814 | if (eeval & AR5416_OPFLAGS_11A) |
1815 | pCap->hw_caps |= ATH9K_HW_CAP_5GHZ; | |
f078f209 | 1816 | |
d4659912 FF |
1817 | if (eeval & AR5416_OPFLAGS_11G) |
1818 | pCap->hw_caps |= ATH9K_HW_CAP_2GHZ; | |
f1dc5600 | 1819 | |
f74df6fb | 1820 | pCap->tx_chainmask = ah->eep_ops->get_eeprom(ah, EEP_TX_MASK); |
d7e7d229 LR |
1821 | /* |
1822 | * For AR9271 we will temporarilly uses the rx chainmax as read from | |
1823 | * the EEPROM. | |
1824 | */ | |
8147f5de | 1825 | if ((ah->hw_version.devid == AR5416_DEVID_PCI) && |
d7e7d229 LR |
1826 | !(eeval & AR5416_OPFLAGS_11A) && |
1827 | !(AR_SREV_9271(ah))) | |
1828 | /* CB71: GPIO 0 is pulled down to indicate 3 rx chains */ | |
8147f5de S |
1829 | pCap->rx_chainmask = ath9k_hw_gpio_get(ah, 0) ? 0x5 : 0x7; |
1830 | else | |
d7e7d229 | 1831 | /* Use rx_chainmask from EEPROM. */ |
8147f5de | 1832 | pCap->rx_chainmask = ah->eep_ops->get_eeprom(ah, EEP_RX_MASK); |
f078f209 | 1833 | |
7a37081e | 1834 | ah->misc_mode |= AR_PCU_MIC_NEW_LOC_ENA; |
f078f209 | 1835 | |
f1dc5600 S |
1836 | pCap->low_2ghz_chan = 2312; |
1837 | pCap->high_2ghz_chan = 2732; | |
f078f209 | 1838 | |
f1dc5600 S |
1839 | pCap->low_5ghz_chan = 4920; |
1840 | pCap->high_5ghz_chan = 6100; | |
f078f209 | 1841 | |
ce2220d1 BR |
1842 | common->crypt_caps |= ATH_CRYPT_CAP_CIPHER_AESCCM; |
1843 | ||
2660b81a | 1844 | if (ah->config.ht_enable) |
f1dc5600 S |
1845 | pCap->hw_caps |= ATH9K_HW_CAP_HT; |
1846 | else | |
1847 | pCap->hw_caps &= ~ATH9K_HW_CAP_HT; | |
f078f209 | 1848 | |
f1dc5600 S |
1849 | if (capField & AR_EEPROM_EEPCAP_MAXQCU) |
1850 | pCap->total_queues = | |
1851 | MS(capField, AR_EEPROM_EEPCAP_MAXQCU); | |
1852 | else | |
1853 | pCap->total_queues = ATH9K_NUM_TX_QUEUES; | |
f078f209 | 1854 | |
f1dc5600 S |
1855 | if (capField & AR_EEPROM_EEPCAP_KC_ENTRIES) |
1856 | pCap->keycache_size = | |
1857 | 1 << MS(capField, AR_EEPROM_EEPCAP_KC_ENTRIES); | |
1858 | else | |
1859 | pCap->keycache_size = AR_KEYTABLE_SIZE; | |
f078f209 | 1860 | |
f4709fdf LR |
1861 | if (AR_SREV_9285(ah) || AR_SREV_9271(ah)) |
1862 | pCap->tx_triglevel_max = MAX_TX_FIFO_THRESHOLD >> 1; | |
1863 | else | |
1864 | pCap->tx_triglevel_max = MAX_TX_FIFO_THRESHOLD; | |
f078f209 | 1865 | |
5b5fa355 S |
1866 | if (AR_SREV_9271(ah)) |
1867 | pCap->num_gpio_pins = AR9271_NUM_GPIO; | |
88c1f4f6 S |
1868 | else if (AR_DEVID_7010(ah)) |
1869 | pCap->num_gpio_pins = AR7010_NUM_GPIO; | |
e17f83ea | 1870 | else if (AR_SREV_9285_12_OR_LATER(ah)) |
cb33c412 | 1871 | pCap->num_gpio_pins = AR9285_NUM_GPIO; |
7a37081e | 1872 | else if (AR_SREV_9280_20_OR_LATER(ah)) |
f1dc5600 S |
1873 | pCap->num_gpio_pins = AR928X_NUM_GPIO; |
1874 | else | |
1875 | pCap->num_gpio_pins = AR_NUM_GPIO; | |
f078f209 | 1876 | |
f1dc5600 S |
1877 | if (AR_SREV_9160_10_OR_LATER(ah) || AR_SREV_9100(ah)) { |
1878 | pCap->hw_caps |= ATH9K_HW_CAP_CST; | |
1879 | pCap->rts_aggr_limit = ATH_AMPDU_LIMIT_MAX; | |
1880 | } else { | |
1881 | pCap->rts_aggr_limit = (8 * 1024); | |
f078f209 LR |
1882 | } |
1883 | ||
f1dc5600 S |
1884 | pCap->hw_caps |= ATH9K_HW_CAP_ENHANCEDPM; |
1885 | ||
e97275cb | 1886 | #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE) |
2660b81a S |
1887 | ah->rfsilent = ah->eep_ops->get_eeprom(ah, EEP_RF_SILENT); |
1888 | if (ah->rfsilent & EEP_RFSILENT_ENABLED) { | |
1889 | ah->rfkill_gpio = | |
1890 | MS(ah->rfsilent, EEP_RFSILENT_GPIO_SEL); | |
1891 | ah->rfkill_polarity = | |
1892 | MS(ah->rfsilent, EEP_RFSILENT_POLARITY); | |
f1dc5600 S |
1893 | |
1894 | pCap->hw_caps |= ATH9K_HW_CAP_RFSILENT; | |
f078f209 | 1895 | } |
f1dc5600 | 1896 | #endif |
d5d1154f | 1897 | if (AR_SREV_9271(ah) || AR_SREV_9300_20_OR_LATER(ah)) |
bde748a4 VN |
1898 | pCap->hw_caps |= ATH9K_HW_CAP_AUTOSLEEP; |
1899 | else | |
1900 | pCap->hw_caps &= ~ATH9K_HW_CAP_AUTOSLEEP; | |
f078f209 | 1901 | |
e7594072 | 1902 | if (AR_SREV_9280(ah) || AR_SREV_9285(ah)) |
f1dc5600 S |
1903 | pCap->hw_caps &= ~ATH9K_HW_CAP_4KB_SPLITTRANS; |
1904 | else | |
1905 | pCap->hw_caps |= ATH9K_HW_CAP_4KB_SPLITTRANS; | |
f078f209 | 1906 | |
608b88cb | 1907 | if (regulatory->current_rd_ext & (1 << REG_EXT_JAPAN_MIDBAND)) { |
f1dc5600 S |
1908 | pCap->reg_cap = |
1909 | AR_EEPROM_EEREGCAP_EN_KK_NEW_11A | | |
1910 | AR_EEPROM_EEREGCAP_EN_KK_U1_EVEN | | |
1911 | AR_EEPROM_EEREGCAP_EN_KK_U2 | | |
1912 | AR_EEPROM_EEREGCAP_EN_KK_MIDBAND; | |
f078f209 | 1913 | } else { |
f1dc5600 S |
1914 | pCap->reg_cap = |
1915 | AR_EEPROM_EEREGCAP_EN_KK_NEW_11A | | |
1916 | AR_EEPROM_EEREGCAP_EN_KK_U1_EVEN; | |
f078f209 | 1917 | } |
f078f209 | 1918 | |
ebb90cfc SB |
1919 | /* Advertise midband for AR5416 with FCC midband set in eeprom */ |
1920 | if (regulatory->current_rd_ext & (1 << REG_EXT_FCC_MIDBAND) && | |
1921 | AR_SREV_5416(ah)) | |
1922 | pCap->reg_cap |= AR_EEPROM_EEREGCAP_EN_FCC_MIDBAND; | |
f1dc5600 S |
1923 | |
1924 | pCap->num_antcfg_5ghz = | |
f74df6fb | 1925 | ah->eep_ops->get_num_ant_config(ah, ATH9K_HAL_FREQ_BAND_5GHZ); |
f1dc5600 | 1926 | pCap->num_antcfg_2ghz = |
f74df6fb | 1927 | ah->eep_ops->get_num_ant_config(ah, ATH9K_HAL_FREQ_BAND_2GHZ); |
f078f209 | 1928 | |
7a37081e | 1929 | if (AR_SREV_9280_20_OR_LATER(ah) && |
a36cfbca | 1930 | ath9k_hw_btcoex_supported(ah)) { |
766ec4a9 LR |
1931 | btcoex_hw->btactive_gpio = ATH_BTACTIVE_GPIO; |
1932 | btcoex_hw->wlanactive_gpio = ATH_WLANACTIVE_GPIO; | |
22f25d0d | 1933 | |
8c8f9ba7 | 1934 | if (AR_SREV_9285(ah)) { |
766ec4a9 LR |
1935 | btcoex_hw->scheme = ATH_BTCOEX_CFG_3WIRE; |
1936 | btcoex_hw->btpriority_gpio = ATH_BTPRIORITY_GPIO; | |
8c8f9ba7 | 1937 | } else { |
766ec4a9 | 1938 | btcoex_hw->scheme = ATH_BTCOEX_CFG_2WIRE; |
8c8f9ba7 | 1939 | } |
22f25d0d | 1940 | } else { |
766ec4a9 | 1941 | btcoex_hw->scheme = ATH_BTCOEX_CFG_NONE; |
c97c92d9 | 1942 | } |
a9a29ce6 | 1943 | |
ceb26445 | 1944 | if (AR_SREV_9300_20_OR_LATER(ah)) { |
e5553724 VT |
1945 | pCap->hw_caps |= ATH9K_HW_CAP_EDMA | ATH9K_HW_CAP_LDPC | |
1946 | ATH9K_HW_CAP_FASTCLOCK; | |
ceb26445 VT |
1947 | pCap->rx_hp_qdepth = ATH9K_HW_RX_HP_QDEPTH; |
1948 | pCap->rx_lp_qdepth = ATH9K_HW_RX_LP_QDEPTH; | |
1949 | pCap->rx_status_len = sizeof(struct ar9003_rxs); | |
162c3be3 | 1950 | pCap->tx_desc_len = sizeof(struct ar9003_txc); |
5088c2f1 | 1951 | pCap->txs_len = sizeof(struct ar9003_txs); |
4935250a FF |
1952 | if (ah->eep_ops->get_eeprom(ah, EEP_PAPRD)) |
1953 | pCap->hw_caps |= ATH9K_HW_CAP_PAPRD; | |
162c3be3 VT |
1954 | } else { |
1955 | pCap->tx_desc_len = sizeof(struct ath_desc); | |
6b42e8d0 FF |
1956 | if (AR_SREV_9280_20(ah) && |
1957 | ((ah->eep_ops->get_eeprom(ah, EEP_MINOR_REV) <= | |
1958 | AR5416_EEP_MINOR_VER_16) || | |
1959 | ah->eep_ops->get_eeprom(ah, EEP_FSTCLK_5G))) | |
1960 | pCap->hw_caps |= ATH9K_HW_CAP_FASTCLOCK; | |
ceb26445 | 1961 | } |
1adf02ff | 1962 | |
6c84ce08 VT |
1963 | if (AR_SREV_9300_20_OR_LATER(ah)) |
1964 | pCap->hw_caps |= ATH9K_HW_CAP_RAC_SUPPORTED; | |
1965 | ||
a42acef0 | 1966 | if (AR_SREV_9287_11_OR_LATER(ah) || AR_SREV_9271(ah)) |
6473d24d VT |
1967 | pCap->hw_caps |= ATH9K_HW_CAP_SGI_20; |
1968 | ||
754dc536 VT |
1969 | if (AR_SREV_9285(ah)) |
1970 | if (ah->eep_ops->get_eeprom(ah, EEP_MODAL_VER) >= 3) { | |
1971 | ant_div_ctl1 = | |
1972 | ah->eep_ops->get_eeprom(ah, EEP_ANT_DIV_CTL1); | |
1973 | if ((ant_div_ctl1 & 0x1) && ((ant_div_ctl1 >> 3) & 0x1)) | |
1974 | pCap->hw_caps |= ATH9K_HW_CAP_ANT_DIV_COMB; | |
1975 | } | |
1976 | ||
a9a29ce6 | 1977 | return 0; |
f078f209 LR |
1978 | } |
1979 | ||
f1dc5600 S |
1980 | /****************************/ |
1981 | /* GPIO / RFKILL / Antennae */ | |
1982 | /****************************/ | |
f078f209 | 1983 | |
cbe61d8a | 1984 | static void ath9k_hw_gpio_cfg_output_mux(struct ath_hw *ah, |
f1dc5600 S |
1985 | u32 gpio, u32 type) |
1986 | { | |
1987 | int addr; | |
1988 | u32 gpio_shift, tmp; | |
f078f209 | 1989 | |
f1dc5600 S |
1990 | if (gpio > 11) |
1991 | addr = AR_GPIO_OUTPUT_MUX3; | |
1992 | else if (gpio > 5) | |
1993 | addr = AR_GPIO_OUTPUT_MUX2; | |
1994 | else | |
1995 | addr = AR_GPIO_OUTPUT_MUX1; | |
f078f209 | 1996 | |
f1dc5600 | 1997 | gpio_shift = (gpio % 6) * 5; |
f078f209 | 1998 | |
f1dc5600 S |
1999 | if (AR_SREV_9280_20_OR_LATER(ah) |
2000 | || (addr != AR_GPIO_OUTPUT_MUX1)) { | |
2001 | REG_RMW(ah, addr, (type << gpio_shift), | |
2002 | (0x1f << gpio_shift)); | |
f078f209 | 2003 | } else { |
f1dc5600 S |
2004 | tmp = REG_READ(ah, addr); |
2005 | tmp = ((tmp & 0x1F0) << 1) | (tmp & ~0x1F0); | |
2006 | tmp &= ~(0x1f << gpio_shift); | |
2007 | tmp |= (type << gpio_shift); | |
2008 | REG_WRITE(ah, addr, tmp); | |
f078f209 | 2009 | } |
f078f209 LR |
2010 | } |
2011 | ||
cbe61d8a | 2012 | void ath9k_hw_cfg_gpio_input(struct ath_hw *ah, u32 gpio) |
f078f209 | 2013 | { |
f1dc5600 | 2014 | u32 gpio_shift; |
f078f209 | 2015 | |
9680e8a3 | 2016 | BUG_ON(gpio >= ah->caps.num_gpio_pins); |
f078f209 | 2017 | |
88c1f4f6 S |
2018 | if (AR_DEVID_7010(ah)) { |
2019 | gpio_shift = gpio; | |
2020 | REG_RMW(ah, AR7010_GPIO_OE, | |
2021 | (AR7010_GPIO_OE_AS_INPUT << gpio_shift), | |
2022 | (AR7010_GPIO_OE_MASK << gpio_shift)); | |
2023 | return; | |
2024 | } | |
f078f209 | 2025 | |
88c1f4f6 | 2026 | gpio_shift = gpio << 1; |
f1dc5600 S |
2027 | REG_RMW(ah, |
2028 | AR_GPIO_OE_OUT, | |
2029 | (AR_GPIO_OE_OUT_DRV_NO << gpio_shift), | |
2030 | (AR_GPIO_OE_OUT_DRV << gpio_shift)); | |
f078f209 | 2031 | } |
7322fd19 | 2032 | EXPORT_SYMBOL(ath9k_hw_cfg_gpio_input); |
f078f209 | 2033 | |
cbe61d8a | 2034 | u32 ath9k_hw_gpio_get(struct ath_hw *ah, u32 gpio) |
f078f209 | 2035 | { |
cb33c412 SB |
2036 | #define MS_REG_READ(x, y) \ |
2037 | (MS(REG_READ(ah, AR_GPIO_IN_OUT), x##_GPIO_IN_VAL) & (AR_GPIO_BIT(y))) | |
2038 | ||
2660b81a | 2039 | if (gpio >= ah->caps.num_gpio_pins) |
f1dc5600 | 2040 | return 0xffffffff; |
f078f209 | 2041 | |
88c1f4f6 S |
2042 | if (AR_DEVID_7010(ah)) { |
2043 | u32 val; | |
2044 | val = REG_READ(ah, AR7010_GPIO_IN); | |
2045 | return (MS(val, AR7010_GPIO_IN_VAL) & AR_GPIO_BIT(gpio)) == 0; | |
2046 | } else if (AR_SREV_9300_20_OR_LATER(ah)) | |
9306990a VT |
2047 | return (MS(REG_READ(ah, AR_GPIO_IN), AR9300_GPIO_IN_VAL) & |
2048 | AR_GPIO_BIT(gpio)) != 0; | |
783dfca1 | 2049 | else if (AR_SREV_9271(ah)) |
5b5fa355 | 2050 | return MS_REG_READ(AR9271, gpio) != 0; |
a42acef0 | 2051 | else if (AR_SREV_9287_11_OR_LATER(ah)) |
ac88b6ec | 2052 | return MS_REG_READ(AR9287, gpio) != 0; |
e17f83ea | 2053 | else if (AR_SREV_9285_12_OR_LATER(ah)) |
cb33c412 | 2054 | return MS_REG_READ(AR9285, gpio) != 0; |
7a37081e | 2055 | else if (AR_SREV_9280_20_OR_LATER(ah)) |
cb33c412 SB |
2056 | return MS_REG_READ(AR928X, gpio) != 0; |
2057 | else | |
2058 | return MS_REG_READ(AR, gpio) != 0; | |
f078f209 | 2059 | } |
7322fd19 | 2060 | EXPORT_SYMBOL(ath9k_hw_gpio_get); |
f078f209 | 2061 | |
cbe61d8a | 2062 | void ath9k_hw_cfg_output(struct ath_hw *ah, u32 gpio, |
f1dc5600 | 2063 | u32 ah_signal_type) |
f078f209 | 2064 | { |
f1dc5600 | 2065 | u32 gpio_shift; |
f078f209 | 2066 | |
88c1f4f6 S |
2067 | if (AR_DEVID_7010(ah)) { |
2068 | gpio_shift = gpio; | |
2069 | REG_RMW(ah, AR7010_GPIO_OE, | |
2070 | (AR7010_GPIO_OE_AS_OUTPUT << gpio_shift), | |
2071 | (AR7010_GPIO_OE_MASK << gpio_shift)); | |
2072 | return; | |
2073 | } | |
f078f209 | 2074 | |
88c1f4f6 | 2075 | ath9k_hw_gpio_cfg_output_mux(ah, gpio, ah_signal_type); |
f1dc5600 | 2076 | gpio_shift = 2 * gpio; |
f1dc5600 S |
2077 | REG_RMW(ah, |
2078 | AR_GPIO_OE_OUT, | |
2079 | (AR_GPIO_OE_OUT_DRV_ALL << gpio_shift), | |
2080 | (AR_GPIO_OE_OUT_DRV << gpio_shift)); | |
f078f209 | 2081 | } |
7322fd19 | 2082 | EXPORT_SYMBOL(ath9k_hw_cfg_output); |
f078f209 | 2083 | |
cbe61d8a | 2084 | void ath9k_hw_set_gpio(struct ath_hw *ah, u32 gpio, u32 val) |
f078f209 | 2085 | { |
88c1f4f6 S |
2086 | if (AR_DEVID_7010(ah)) { |
2087 | val = val ? 0 : 1; | |
2088 | REG_RMW(ah, AR7010_GPIO_OUT, ((val&1) << gpio), | |
2089 | AR_GPIO_BIT(gpio)); | |
2090 | return; | |
2091 | } | |
2092 | ||
5b5fa355 S |
2093 | if (AR_SREV_9271(ah)) |
2094 | val = ~val; | |
2095 | ||
f1dc5600 S |
2096 | REG_RMW(ah, AR_GPIO_IN_OUT, ((val & 1) << gpio), |
2097 | AR_GPIO_BIT(gpio)); | |
f078f209 | 2098 | } |
7322fd19 | 2099 | EXPORT_SYMBOL(ath9k_hw_set_gpio); |
f078f209 | 2100 | |
cbe61d8a | 2101 | u32 ath9k_hw_getdefantenna(struct ath_hw *ah) |
f078f209 | 2102 | { |
f1dc5600 | 2103 | return REG_READ(ah, AR_DEF_ANTENNA) & 0x7; |
f078f209 | 2104 | } |
7322fd19 | 2105 | EXPORT_SYMBOL(ath9k_hw_getdefantenna); |
f078f209 | 2106 | |
cbe61d8a | 2107 | void ath9k_hw_setantenna(struct ath_hw *ah, u32 antenna) |
f078f209 | 2108 | { |
f1dc5600 | 2109 | REG_WRITE(ah, AR_DEF_ANTENNA, (antenna & 0x7)); |
f078f209 | 2110 | } |
7322fd19 | 2111 | EXPORT_SYMBOL(ath9k_hw_setantenna); |
f078f209 | 2112 | |
f1dc5600 S |
2113 | /*********************/ |
2114 | /* General Operation */ | |
2115 | /*********************/ | |
2116 | ||
cbe61d8a | 2117 | u32 ath9k_hw_getrxfilter(struct ath_hw *ah) |
f078f209 | 2118 | { |
f1dc5600 S |
2119 | u32 bits = REG_READ(ah, AR_RX_FILTER); |
2120 | u32 phybits = REG_READ(ah, AR_PHY_ERR); | |
f078f209 | 2121 | |
f1dc5600 S |
2122 | if (phybits & AR_PHY_ERR_RADAR) |
2123 | bits |= ATH9K_RX_FILTER_PHYRADAR; | |
2124 | if (phybits & (AR_PHY_ERR_OFDM_TIMING | AR_PHY_ERR_CCK_TIMING)) | |
2125 | bits |= ATH9K_RX_FILTER_PHYERR; | |
dc2222a8 | 2126 | |
f1dc5600 | 2127 | return bits; |
f078f209 | 2128 | } |
7322fd19 | 2129 | EXPORT_SYMBOL(ath9k_hw_getrxfilter); |
f078f209 | 2130 | |
cbe61d8a | 2131 | void ath9k_hw_setrxfilter(struct ath_hw *ah, u32 bits) |
f078f209 | 2132 | { |
f1dc5600 | 2133 | u32 phybits; |
f078f209 | 2134 | |
7d0d0df0 S |
2135 | ENABLE_REGWRITE_BUFFER(ah); |
2136 | ||
7ea310be S |
2137 | REG_WRITE(ah, AR_RX_FILTER, bits); |
2138 | ||
f1dc5600 S |
2139 | phybits = 0; |
2140 | if (bits & ATH9K_RX_FILTER_PHYRADAR) | |
2141 | phybits |= AR_PHY_ERR_RADAR; | |
2142 | if (bits & ATH9K_RX_FILTER_PHYERR) | |
2143 | phybits |= AR_PHY_ERR_OFDM_TIMING | AR_PHY_ERR_CCK_TIMING; | |
2144 | REG_WRITE(ah, AR_PHY_ERR, phybits); | |
f078f209 | 2145 | |
f1dc5600 S |
2146 | if (phybits) |
2147 | REG_WRITE(ah, AR_RXCFG, | |
2148 | REG_READ(ah, AR_RXCFG) | AR_RXCFG_ZLFDMA); | |
2149 | else | |
2150 | REG_WRITE(ah, AR_RXCFG, | |
2151 | REG_READ(ah, AR_RXCFG) & ~AR_RXCFG_ZLFDMA); | |
7d0d0df0 S |
2152 | |
2153 | REGWRITE_BUFFER_FLUSH(ah); | |
f1dc5600 | 2154 | } |
7322fd19 | 2155 | EXPORT_SYMBOL(ath9k_hw_setrxfilter); |
f078f209 | 2156 | |
cbe61d8a | 2157 | bool ath9k_hw_phy_disable(struct ath_hw *ah) |
f1dc5600 | 2158 | { |
63a75b91 SB |
2159 | if (!ath9k_hw_set_reset_reg(ah, ATH9K_RESET_WARM)) |
2160 | return false; | |
2161 | ||
2162 | ath9k_hw_init_pll(ah, NULL); | |
2163 | return true; | |
f1dc5600 | 2164 | } |
7322fd19 | 2165 | EXPORT_SYMBOL(ath9k_hw_phy_disable); |
f078f209 | 2166 | |
cbe61d8a | 2167 | bool ath9k_hw_disable(struct ath_hw *ah) |
f1dc5600 | 2168 | { |
9ecdef4b | 2169 | if (!ath9k_hw_setpower(ah, ATH9K_PM_AWAKE)) |
f1dc5600 | 2170 | return false; |
f078f209 | 2171 | |
63a75b91 SB |
2172 | if (!ath9k_hw_set_reset_reg(ah, ATH9K_RESET_COLD)) |
2173 | return false; | |
2174 | ||
2175 | ath9k_hw_init_pll(ah, NULL); | |
2176 | return true; | |
f078f209 | 2177 | } |
7322fd19 | 2178 | EXPORT_SYMBOL(ath9k_hw_disable); |
f078f209 | 2179 | |
8fbff4b8 | 2180 | void ath9k_hw_set_txpowerlimit(struct ath_hw *ah, u32 limit) |
f078f209 | 2181 | { |
608b88cb | 2182 | struct ath_regulatory *regulatory = ath9k_hw_regulatory(ah); |
2660b81a | 2183 | struct ath9k_channel *chan = ah->curchan; |
5f8e077c | 2184 | struct ieee80211_channel *channel = chan->chan; |
f078f209 | 2185 | |
608b88cb | 2186 | regulatory->power_limit = min(limit, (u32) MAX_RATE_POWER); |
6f255425 | 2187 | |
8fbff4b8 | 2188 | ah->eep_ops->set_txpower(ah, chan, |
608b88cb | 2189 | ath9k_regd_get_ctl(regulatory, chan), |
8fbff4b8 VT |
2190 | channel->max_antenna_gain * 2, |
2191 | channel->max_power * 2, | |
2192 | min((u32) MAX_RATE_POWER, | |
608b88cb | 2193 | (u32) regulatory->power_limit)); |
6f255425 | 2194 | } |
7322fd19 | 2195 | EXPORT_SYMBOL(ath9k_hw_set_txpowerlimit); |
6f255425 | 2196 | |
cbe61d8a | 2197 | void ath9k_hw_setopmode(struct ath_hw *ah) |
f078f209 | 2198 | { |
2660b81a | 2199 | ath9k_hw_set_operating_mode(ah, ah->opmode); |
f078f209 | 2200 | } |
7322fd19 | 2201 | EXPORT_SYMBOL(ath9k_hw_setopmode); |
f078f209 | 2202 | |
cbe61d8a | 2203 | void ath9k_hw_setmcastfilter(struct ath_hw *ah, u32 filter0, u32 filter1) |
f078f209 | 2204 | { |
f1dc5600 S |
2205 | REG_WRITE(ah, AR_MCAST_FIL0, filter0); |
2206 | REG_WRITE(ah, AR_MCAST_FIL1, filter1); | |
f078f209 | 2207 | } |
7322fd19 | 2208 | EXPORT_SYMBOL(ath9k_hw_setmcastfilter); |
f078f209 | 2209 | |
f2b2143e | 2210 | void ath9k_hw_write_associd(struct ath_hw *ah) |
f078f209 | 2211 | { |
1510718d LR |
2212 | struct ath_common *common = ath9k_hw_common(ah); |
2213 | ||
2214 | REG_WRITE(ah, AR_BSS_ID0, get_unaligned_le32(common->curbssid)); | |
2215 | REG_WRITE(ah, AR_BSS_ID1, get_unaligned_le16(common->curbssid + 4) | | |
2216 | ((common->curaid & 0x3fff) << AR_BSS_ID1_AID_S)); | |
f078f209 | 2217 | } |
7322fd19 | 2218 | EXPORT_SYMBOL(ath9k_hw_write_associd); |
f078f209 | 2219 | |
1c0fc65e BP |
2220 | #define ATH9K_MAX_TSF_READ 10 |
2221 | ||
cbe61d8a | 2222 | u64 ath9k_hw_gettsf64(struct ath_hw *ah) |
f078f209 | 2223 | { |
1c0fc65e BP |
2224 | u32 tsf_lower, tsf_upper1, tsf_upper2; |
2225 | int i; | |
2226 | ||
2227 | tsf_upper1 = REG_READ(ah, AR_TSF_U32); | |
2228 | for (i = 0; i < ATH9K_MAX_TSF_READ; i++) { | |
2229 | tsf_lower = REG_READ(ah, AR_TSF_L32); | |
2230 | tsf_upper2 = REG_READ(ah, AR_TSF_U32); | |
2231 | if (tsf_upper2 == tsf_upper1) | |
2232 | break; | |
2233 | tsf_upper1 = tsf_upper2; | |
2234 | } | |
f078f209 | 2235 | |
1c0fc65e | 2236 | WARN_ON( i == ATH9K_MAX_TSF_READ ); |
f078f209 | 2237 | |
1c0fc65e | 2238 | return (((u64)tsf_upper1 << 32) | tsf_lower); |
f1dc5600 | 2239 | } |
7322fd19 | 2240 | EXPORT_SYMBOL(ath9k_hw_gettsf64); |
f078f209 | 2241 | |
cbe61d8a | 2242 | void ath9k_hw_settsf64(struct ath_hw *ah, u64 tsf64) |
27abe060 | 2243 | { |
27abe060 | 2244 | REG_WRITE(ah, AR_TSF_L32, tsf64 & 0xffffffff); |
b9a16197 | 2245 | REG_WRITE(ah, AR_TSF_U32, (tsf64 >> 32) & 0xffffffff); |
27abe060 | 2246 | } |
7322fd19 | 2247 | EXPORT_SYMBOL(ath9k_hw_settsf64); |
27abe060 | 2248 | |
cbe61d8a | 2249 | void ath9k_hw_reset_tsf(struct ath_hw *ah) |
f1dc5600 | 2250 | { |
f9b604f6 GJ |
2251 | if (!ath9k_hw_wait(ah, AR_SLP32_MODE, AR_SLP32_TSF_WRITE_STATUS, 0, |
2252 | AH_TSF_WRITE_TIMEOUT)) | |
c46917bb LR |
2253 | ath_print(ath9k_hw_common(ah), ATH_DBG_RESET, |
2254 | "AR_SLP32_TSF_WRITE_STATUS limit exceeded\n"); | |
f9b604f6 | 2255 | |
f1dc5600 S |
2256 | REG_WRITE(ah, AR_RESET_TSF, AR_RESET_TSF_ONCE); |
2257 | } | |
7322fd19 | 2258 | EXPORT_SYMBOL(ath9k_hw_reset_tsf); |
f078f209 | 2259 | |
54e4cec6 | 2260 | void ath9k_hw_set_tsfadjust(struct ath_hw *ah, u32 setting) |
f1dc5600 | 2261 | { |
f1dc5600 | 2262 | if (setting) |
2660b81a | 2263 | ah->misc_mode |= AR_PCU_TX_ADD_TSF; |
f1dc5600 | 2264 | else |
2660b81a | 2265 | ah->misc_mode &= ~AR_PCU_TX_ADD_TSF; |
f1dc5600 | 2266 | } |
7322fd19 | 2267 | EXPORT_SYMBOL(ath9k_hw_set_tsfadjust); |
f078f209 | 2268 | |
25c56eec | 2269 | void ath9k_hw_set11nmac2040(struct ath_hw *ah) |
f1dc5600 | 2270 | { |
25c56eec | 2271 | struct ieee80211_conf *conf = &ath9k_hw_common(ah)->hw->conf; |
f1dc5600 S |
2272 | u32 macmode; |
2273 | ||
25c56eec | 2274 | if (conf_is_ht40(conf) && !ah->config.cwm_ignore_extcca) |
f1dc5600 S |
2275 | macmode = AR_2040_JOINED_RX_CLEAR; |
2276 | else | |
2277 | macmode = 0; | |
f078f209 | 2278 | |
f1dc5600 | 2279 | REG_WRITE(ah, AR_2040_MODE, macmode); |
f078f209 | 2280 | } |
ff155a45 VT |
2281 | |
2282 | /* HW Generic timers configuration */ | |
2283 | ||
2284 | static const struct ath_gen_timer_configuration gen_tmr_configuration[] = | |
2285 | { | |
2286 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2287 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2288 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2289 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2290 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2291 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2292 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2293 | {AR_NEXT_NDP_TIMER, AR_NDP_PERIOD, AR_TIMER_MODE, 0x0080}, | |
2294 | {AR_NEXT_NDP2_TIMER, AR_NDP2_PERIOD, AR_NDP2_TIMER_MODE, 0x0001}, | |
2295 | {AR_NEXT_NDP2_TIMER + 1*4, AR_NDP2_PERIOD + 1*4, | |
2296 | AR_NDP2_TIMER_MODE, 0x0002}, | |
2297 | {AR_NEXT_NDP2_TIMER + 2*4, AR_NDP2_PERIOD + 2*4, | |
2298 | AR_NDP2_TIMER_MODE, 0x0004}, | |
2299 | {AR_NEXT_NDP2_TIMER + 3*4, AR_NDP2_PERIOD + 3*4, | |
2300 | AR_NDP2_TIMER_MODE, 0x0008}, | |
2301 | {AR_NEXT_NDP2_TIMER + 4*4, AR_NDP2_PERIOD + 4*4, | |
2302 | AR_NDP2_TIMER_MODE, 0x0010}, | |
2303 | {AR_NEXT_NDP2_TIMER + 5*4, AR_NDP2_PERIOD + 5*4, | |
2304 | AR_NDP2_TIMER_MODE, 0x0020}, | |
2305 | {AR_NEXT_NDP2_TIMER + 6*4, AR_NDP2_PERIOD + 6*4, | |
2306 | AR_NDP2_TIMER_MODE, 0x0040}, | |
2307 | {AR_NEXT_NDP2_TIMER + 7*4, AR_NDP2_PERIOD + 7*4, | |
2308 | AR_NDP2_TIMER_MODE, 0x0080} | |
2309 | }; | |
2310 | ||
2311 | /* HW generic timer primitives */ | |
2312 | ||
2313 | /* compute and clear index of rightmost 1 */ | |
2314 | static u32 rightmost_index(struct ath_gen_timer_table *timer_table, u32 *mask) | |
2315 | { | |
2316 | u32 b; | |
2317 | ||
2318 | b = *mask; | |
2319 | b &= (0-b); | |
2320 | *mask &= ~b; | |
2321 | b *= debruijn32; | |
2322 | b >>= 27; | |
2323 | ||
2324 | return timer_table->gen_timer_index[b]; | |
2325 | } | |
2326 | ||
1773912b | 2327 | u32 ath9k_hw_gettsf32(struct ath_hw *ah) |
ff155a45 VT |
2328 | { |
2329 | return REG_READ(ah, AR_TSF_L32); | |
2330 | } | |
7322fd19 | 2331 | EXPORT_SYMBOL(ath9k_hw_gettsf32); |
ff155a45 VT |
2332 | |
2333 | struct ath_gen_timer *ath_gen_timer_alloc(struct ath_hw *ah, | |
2334 | void (*trigger)(void *), | |
2335 | void (*overflow)(void *), | |
2336 | void *arg, | |
2337 | u8 timer_index) | |
2338 | { | |
2339 | struct ath_gen_timer_table *timer_table = &ah->hw_gen_timers; | |
2340 | struct ath_gen_timer *timer; | |
2341 | ||
2342 | timer = kzalloc(sizeof(struct ath_gen_timer), GFP_KERNEL); | |
2343 | ||
2344 | if (timer == NULL) { | |
c46917bb LR |
2345 | ath_print(ath9k_hw_common(ah), ATH_DBG_FATAL, |
2346 | "Failed to allocate memory" | |
2347 | "for hw timer[%d]\n", timer_index); | |
ff155a45 VT |
2348 | return NULL; |
2349 | } | |
2350 | ||
2351 | /* allocate a hardware generic timer slot */ | |
2352 | timer_table->timers[timer_index] = timer; | |
2353 | timer->index = timer_index; | |
2354 | timer->trigger = trigger; | |
2355 | timer->overflow = overflow; | |
2356 | timer->arg = arg; | |
2357 | ||
2358 | return timer; | |
2359 | } | |
7322fd19 | 2360 | EXPORT_SYMBOL(ath_gen_timer_alloc); |
ff155a45 | 2361 | |
cd9bf689 LR |
2362 | void ath9k_hw_gen_timer_start(struct ath_hw *ah, |
2363 | struct ath_gen_timer *timer, | |
2364 | u32 timer_next, | |
2365 | u32 timer_period) | |
ff155a45 VT |
2366 | { |
2367 | struct ath_gen_timer_table *timer_table = &ah->hw_gen_timers; | |
2368 | u32 tsf; | |
2369 | ||
2370 | BUG_ON(!timer_period); | |
2371 | ||
2372 | set_bit(timer->index, &timer_table->timer_mask.timer_bits); | |
2373 | ||
2374 | tsf = ath9k_hw_gettsf32(ah); | |
2375 | ||
c46917bb LR |
2376 | ath_print(ath9k_hw_common(ah), ATH_DBG_HWTIMER, |
2377 | "curent tsf %x period %x" | |
2378 | "timer_next %x\n", tsf, timer_period, timer_next); | |
ff155a45 VT |
2379 | |
2380 | /* | |
2381 | * Pull timer_next forward if the current TSF already passed it | |
2382 | * because of software latency | |
2383 | */ | |
2384 | if (timer_next < tsf) | |
2385 | timer_next = tsf + timer_period; | |
2386 | ||
2387 | /* | |
2388 | * Program generic timer registers | |
2389 | */ | |
2390 | REG_WRITE(ah, gen_tmr_configuration[timer->index].next_addr, | |
2391 | timer_next); | |
2392 | REG_WRITE(ah, gen_tmr_configuration[timer->index].period_addr, | |
2393 | timer_period); | |
2394 | REG_SET_BIT(ah, gen_tmr_configuration[timer->index].mode_addr, | |
2395 | gen_tmr_configuration[timer->index].mode_mask); | |
2396 | ||
2397 | /* Enable both trigger and thresh interrupt masks */ | |
2398 | REG_SET_BIT(ah, AR_IMR_S5, | |
2399 | (SM(AR_GENTMR_BIT(timer->index), AR_IMR_S5_GENTIMER_THRESH) | | |
2400 | SM(AR_GENTMR_BIT(timer->index), AR_IMR_S5_GENTIMER_TRIG))); | |
ff155a45 | 2401 | } |
7322fd19 | 2402 | EXPORT_SYMBOL(ath9k_hw_gen_timer_start); |
ff155a45 | 2403 | |
cd9bf689 | 2404 | void ath9k_hw_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer) |
ff155a45 VT |
2405 | { |
2406 | struct ath_gen_timer_table *timer_table = &ah->hw_gen_timers; | |
2407 | ||
2408 | if ((timer->index < AR_FIRST_NDP_TIMER) || | |
2409 | (timer->index >= ATH_MAX_GEN_TIMER)) { | |
2410 | return; | |
2411 | } | |
2412 | ||
2413 | /* Clear generic timer enable bits. */ | |
2414 | REG_CLR_BIT(ah, gen_tmr_configuration[timer->index].mode_addr, | |
2415 | gen_tmr_configuration[timer->index].mode_mask); | |
2416 | ||
2417 | /* Disable both trigger and thresh interrupt masks */ | |
2418 | REG_CLR_BIT(ah, AR_IMR_S5, | |
2419 | (SM(AR_GENTMR_BIT(timer->index), AR_IMR_S5_GENTIMER_THRESH) | | |
2420 | SM(AR_GENTMR_BIT(timer->index), AR_IMR_S5_GENTIMER_TRIG))); | |
2421 | ||
2422 | clear_bit(timer->index, &timer_table->timer_mask.timer_bits); | |
ff155a45 | 2423 | } |
7322fd19 | 2424 | EXPORT_SYMBOL(ath9k_hw_gen_timer_stop); |
ff155a45 VT |
2425 | |
2426 | void ath_gen_timer_free(struct ath_hw *ah, struct ath_gen_timer *timer) | |
2427 | { | |
2428 | struct ath_gen_timer_table *timer_table = &ah->hw_gen_timers; | |
2429 | ||
2430 | /* free the hardware generic timer slot */ | |
2431 | timer_table->timers[timer->index] = NULL; | |
2432 | kfree(timer); | |
2433 | } | |
7322fd19 | 2434 | EXPORT_SYMBOL(ath_gen_timer_free); |
ff155a45 VT |
2435 | |
2436 | /* | |
2437 | * Generic Timer Interrupts handling | |
2438 | */ | |
2439 | void ath_gen_timer_isr(struct ath_hw *ah) | |
2440 | { | |
2441 | struct ath_gen_timer_table *timer_table = &ah->hw_gen_timers; | |
2442 | struct ath_gen_timer *timer; | |
c46917bb | 2443 | struct ath_common *common = ath9k_hw_common(ah); |
ff155a45 VT |
2444 | u32 trigger_mask, thresh_mask, index; |
2445 | ||
2446 | /* get hardware generic timer interrupt status */ | |
2447 | trigger_mask = ah->intr_gen_timer_trigger; | |
2448 | thresh_mask = ah->intr_gen_timer_thresh; | |
2449 | trigger_mask &= timer_table->timer_mask.val; | |
2450 | thresh_mask &= timer_table->timer_mask.val; | |
2451 | ||
2452 | trigger_mask &= ~thresh_mask; | |
2453 | ||
2454 | while (thresh_mask) { | |
2455 | index = rightmost_index(timer_table, &thresh_mask); | |
2456 | timer = timer_table->timers[index]; | |
2457 | BUG_ON(!timer); | |
c46917bb LR |
2458 | ath_print(common, ATH_DBG_HWTIMER, |
2459 | "TSF overflow for Gen timer %d\n", index); | |
ff155a45 VT |
2460 | timer->overflow(timer->arg); |
2461 | } | |
2462 | ||
2463 | while (trigger_mask) { | |
2464 | index = rightmost_index(timer_table, &trigger_mask); | |
2465 | timer = timer_table->timers[index]; | |
2466 | BUG_ON(!timer); | |
c46917bb LR |
2467 | ath_print(common, ATH_DBG_HWTIMER, |
2468 | "Gen timer[%d] trigger\n", index); | |
ff155a45 VT |
2469 | timer->trigger(timer->arg); |
2470 | } | |
2471 | } | |
7322fd19 | 2472 | EXPORT_SYMBOL(ath_gen_timer_isr); |
2da4f01a | 2473 | |
05020d23 S |
2474 | /********/ |
2475 | /* HTC */ | |
2476 | /********/ | |
2477 | ||
2478 | void ath9k_hw_htc_resetinit(struct ath_hw *ah) | |
2479 | { | |
2480 | ah->htc_reset_init = true; | |
2481 | } | |
2482 | EXPORT_SYMBOL(ath9k_hw_htc_resetinit); | |
2483 | ||
2da4f01a LR |
2484 | static struct { |
2485 | u32 version; | |
2486 | const char * name; | |
2487 | } ath_mac_bb_names[] = { | |
2488 | /* Devices with external radios */ | |
2489 | { AR_SREV_VERSION_5416_PCI, "5416" }, | |
2490 | { AR_SREV_VERSION_5416_PCIE, "5418" }, | |
2491 | { AR_SREV_VERSION_9100, "9100" }, | |
2492 | { AR_SREV_VERSION_9160, "9160" }, | |
2493 | /* Single-chip solutions */ | |
2494 | { AR_SREV_VERSION_9280, "9280" }, | |
2495 | { AR_SREV_VERSION_9285, "9285" }, | |
11158472 LR |
2496 | { AR_SREV_VERSION_9287, "9287" }, |
2497 | { AR_SREV_VERSION_9271, "9271" }, | |
ec83903e | 2498 | { AR_SREV_VERSION_9300, "9300" }, |
2da4f01a LR |
2499 | }; |
2500 | ||
2501 | /* For devices with external radios */ | |
2502 | static struct { | |
2503 | u16 version; | |
2504 | const char * name; | |
2505 | } ath_rf_names[] = { | |
2506 | { 0, "5133" }, | |
2507 | { AR_RAD5133_SREV_MAJOR, "5133" }, | |
2508 | { AR_RAD5122_SREV_MAJOR, "5122" }, | |
2509 | { AR_RAD2133_SREV_MAJOR, "2133" }, | |
2510 | { AR_RAD2122_SREV_MAJOR, "2122" } | |
2511 | }; | |
2512 | ||
2513 | /* | |
2514 | * Return the MAC/BB name. "????" is returned if the MAC/BB is unknown. | |
2515 | */ | |
f934c4d9 | 2516 | static const char *ath9k_hw_mac_bb_name(u32 mac_bb_version) |
2da4f01a LR |
2517 | { |
2518 | int i; | |
2519 | ||
2520 | for (i=0; i<ARRAY_SIZE(ath_mac_bb_names); i++) { | |
2521 | if (ath_mac_bb_names[i].version == mac_bb_version) { | |
2522 | return ath_mac_bb_names[i].name; | |
2523 | } | |
2524 | } | |
2525 | ||
2526 | return "????"; | |
2527 | } | |
2da4f01a LR |
2528 | |
2529 | /* | |
2530 | * Return the RF name. "????" is returned if the RF is unknown. | |
2531 | * Used for devices with external radios. | |
2532 | */ | |
f934c4d9 | 2533 | static const char *ath9k_hw_rf_name(u16 rf_version) |
2da4f01a LR |
2534 | { |
2535 | int i; | |
2536 | ||
2537 | for (i=0; i<ARRAY_SIZE(ath_rf_names); i++) { | |
2538 | if (ath_rf_names[i].version == rf_version) { | |
2539 | return ath_rf_names[i].name; | |
2540 | } | |
2541 | } | |
2542 | ||
2543 | return "????"; | |
2544 | } | |
f934c4d9 LR |
2545 | |
2546 | void ath9k_hw_name(struct ath_hw *ah, char *hw_name, size_t len) | |
2547 | { | |
2548 | int used; | |
2549 | ||
2550 | /* chipsets >= AR9280 are single-chip */ | |
7a37081e | 2551 | if (AR_SREV_9280_20_OR_LATER(ah)) { |
f934c4d9 LR |
2552 | used = snprintf(hw_name, len, |
2553 | "Atheros AR%s Rev:%x", | |
2554 | ath9k_hw_mac_bb_name(ah->hw_version.macVersion), | |
2555 | ah->hw_version.macRev); | |
2556 | } | |
2557 | else { | |
2558 | used = snprintf(hw_name, len, | |
2559 | "Atheros AR%s MAC/BB Rev:%x AR%s RF Rev:%x", | |
2560 | ath9k_hw_mac_bb_name(ah->hw_version.macVersion), | |
2561 | ah->hw_version.macRev, | |
2562 | ath9k_hw_rf_name((ah->hw_version.analog5GhzRev & | |
2563 | AR_RADIO_SREV_MAJOR)), | |
2564 | ah->hw_version.phyRev); | |
2565 | } | |
2566 | ||
2567 | hw_name[used] = '\0'; | |
2568 | } | |
2569 | EXPORT_SYMBOL(ath9k_hw_name); |