]>
Commit | Line | Data |
---|---|---|
6baff7f9 | 1 | /* |
cee075a2 | 2 | * Copyright (c) 2008-2009 Atheros Communications Inc. |
6baff7f9 GJ |
3 | * |
4 | * Permission to use, copy, modify, and/or distribute this software for any | |
5 | * purpose with or without fee is hereby granted, provided that the above | |
6 | * copyright notice and this permission notice appear in all copies. | |
7 | * | |
8 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
9 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
10 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR | |
11 | * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
12 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN | |
13 | * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF | |
14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
15 | */ | |
16 | ||
17 | #include <linux/nl80211.h> | |
18 | #include <linux/pci.h> | |
394cf0a1 | 19 | #include "ath9k.h" |
6baff7f9 | 20 | |
a3aa1884 | 21 | static DEFINE_PCI_DEVICE_TABLE(ath_pci_id_table) = { |
6baff7f9 GJ |
22 | { PCI_VDEVICE(ATHEROS, 0x0023) }, /* PCI */ |
23 | { PCI_VDEVICE(ATHEROS, 0x0024) }, /* PCI-E */ | |
24 | { PCI_VDEVICE(ATHEROS, 0x0027) }, /* PCI */ | |
25 | { PCI_VDEVICE(ATHEROS, 0x0029) }, /* PCI */ | |
26 | { PCI_VDEVICE(ATHEROS, 0x002A) }, /* PCI-E */ | |
27 | { PCI_VDEVICE(ATHEROS, 0x002B) }, /* PCI-E */ | |
5ffaf8a3 | 28 | { PCI_VDEVICE(ATHEROS, 0x002C) }, /* PCI-E 802.11n bonded out */ |
ac88b6ec VN |
29 | { PCI_VDEVICE(ATHEROS, 0x002D) }, /* PCI */ |
30 | { PCI_VDEVICE(ATHEROS, 0x002E) }, /* PCI-E */ | |
6baff7f9 GJ |
31 | { 0 } |
32 | }; | |
33 | ||
34 | /* return bus cachesize in 4B word units */ | |
5bb12791 | 35 | static void ath_pci_read_cachesize(struct ath_common *common, int *csz) |
6baff7f9 | 36 | { |
bc974f4a | 37 | struct ath_softc *sc = (struct ath_softc *) common->priv; |
6baff7f9 GJ |
38 | u8 u8tmp; |
39 | ||
f020979d | 40 | pci_read_config_byte(to_pci_dev(sc->dev), PCI_CACHE_LINE_SIZE, &u8tmp); |
6baff7f9 GJ |
41 | *csz = (int)u8tmp; |
42 | ||
43 | /* | |
44 | * This check was put in to avoid "unplesant" consequences if | |
45 | * the bootrom has not fully initialized all PCI devices. | |
46 | * Sometimes the cache line size register is not set | |
47 | */ | |
48 | ||
49 | if (*csz == 0) | |
50 | *csz = DEFAULT_CACHELINE >> 2; /* Use the default size */ | |
51 | } | |
52 | ||
5bb12791 | 53 | static bool ath_pci_eeprom_read(struct ath_common *common, u32 off, u16 *data) |
9dbeb91a | 54 | { |
5bb12791 LR |
55 | struct ath_hw *ah = (struct ath_hw *) common->ah; |
56 | ||
475a6e4d | 57 | common->ops->read(ah, AR5416_EEPROM_OFFSET + (off << AR5416_EEPROM_S)); |
9dbeb91a GJ |
58 | |
59 | if (!ath9k_hw_wait(ah, | |
60 | AR_EEPROM_STATUS_DATA, | |
61 | AR_EEPROM_STATUS_DATA_BUSY | | |
0caa7b14 S |
62 | AR_EEPROM_STATUS_DATA_PROT_ACCESS, 0, |
63 | AH_WAIT_TIMEOUT)) { | |
9dbeb91a GJ |
64 | return false; |
65 | } | |
66 | ||
475a6e4d | 67 | *data = MS(common->ops->read(ah, AR_EEPROM_STATUS_DATA), |
9dbeb91a GJ |
68 | AR_EEPROM_STATUS_DATA_VAL); |
69 | ||
70 | return true; | |
71 | } | |
72 | ||
867633f0 LR |
73 | /* |
74 | * Bluetooth coexistance requires disabling ASPM. | |
75 | */ | |
5bb12791 | 76 | static void ath_pci_bt_coex_prep(struct ath_common *common) |
867633f0 | 77 | { |
bc974f4a | 78 | struct ath_softc *sc = (struct ath_softc *) common->priv; |
867633f0 LR |
79 | struct pci_dev *pdev = to_pci_dev(sc->dev); |
80 | u8 aspm; | |
81 | ||
82 | if (!pdev->is_pcie) | |
83 | return; | |
84 | ||
85 | pci_read_config_byte(pdev, ATH_PCIE_CAP_LINK_CTRL, &aspm); | |
86 | aspm &= ~(ATH_PCIE_CAP_LINK_L0S | ATH_PCIE_CAP_LINK_L1); | |
87 | pci_write_config_byte(pdev, ATH_PCIE_CAP_LINK_CTRL, aspm); | |
88 | } | |
89 | ||
83bd11a0 | 90 | static const struct ath_bus_ops ath_pci_bus_ops = { |
6baff7f9 | 91 | .read_cachesize = ath_pci_read_cachesize, |
9dbeb91a | 92 | .eeprom_read = ath_pci_eeprom_read, |
867633f0 | 93 | .bt_coex_prep = ath_pci_bt_coex_prep, |
6baff7f9 GJ |
94 | }; |
95 | ||
96 | static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id) | |
97 | { | |
98 | void __iomem *mem; | |
bce048d7 | 99 | struct ath_wiphy *aphy; |
6baff7f9 GJ |
100 | struct ath_softc *sc; |
101 | struct ieee80211_hw *hw; | |
102 | u8 csz; | |
aeac355d | 103 | u16 subsysid; |
f0214843 | 104 | u32 val; |
6baff7f9 | 105 | int ret = 0; |
f934c4d9 | 106 | char hw_name[64]; |
6baff7f9 GJ |
107 | |
108 | if (pci_enable_device(pdev)) | |
109 | return -EIO; | |
110 | ||
e930438c | 111 | ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
6baff7f9 GJ |
112 | if (ret) { |
113 | printk(KERN_ERR "ath9k: 32-bit DMA not available\n"); | |
285f2dda | 114 | goto err_dma; |
6baff7f9 GJ |
115 | } |
116 | ||
e930438c | 117 | ret = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
6baff7f9 GJ |
118 | if (ret) { |
119 | printk(KERN_ERR "ath9k: 32-bit DMA consistent " | |
120 | "DMA enable failed\n"); | |
285f2dda | 121 | goto err_dma; |
6baff7f9 GJ |
122 | } |
123 | ||
124 | /* | |
125 | * Cache line size is used to size and align various | |
126 | * structures used to communicate with the hardware. | |
127 | */ | |
128 | pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &csz); | |
129 | if (csz == 0) { | |
130 | /* | |
131 | * Linux 2.4.18 (at least) writes the cache line size | |
132 | * register as a 16-bit wide register which is wrong. | |
133 | * We must have this setup properly for rx buffer | |
134 | * DMA to work so force a reasonable value here if it | |
135 | * comes up zero. | |
136 | */ | |
137 | csz = L1_CACHE_BYTES / sizeof(u32); | |
138 | pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, csz); | |
139 | } | |
140 | /* | |
141 | * The default setting of latency timer yields poor results, | |
142 | * set it to the value used by other systems. It may be worth | |
143 | * tweaking this setting more. | |
144 | */ | |
145 | pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0xa8); | |
146 | ||
147 | pci_set_master(pdev); | |
148 | ||
f0214843 JM |
149 | /* |
150 | * Disable the RETRY_TIMEOUT register (0x41) to keep | |
151 | * PCI Tx retries from interfering with C3 CPU state. | |
152 | */ | |
153 | pci_read_config_dword(pdev, 0x40, &val); | |
154 | if ((val & 0x0000ff00) != 0) | |
155 | pci_write_config_dword(pdev, 0x40, val & 0xffff00ff); | |
156 | ||
6baff7f9 GJ |
157 | ret = pci_request_region(pdev, 0, "ath9k"); |
158 | if (ret) { | |
159 | dev_err(&pdev->dev, "PCI memory region reserve error\n"); | |
160 | ret = -ENODEV; | |
285f2dda | 161 | goto err_region; |
6baff7f9 GJ |
162 | } |
163 | ||
164 | mem = pci_iomap(pdev, 0, 0); | |
165 | if (!mem) { | |
166 | printk(KERN_ERR "PCI memory map error\n") ; | |
167 | ret = -EIO; | |
285f2dda | 168 | goto err_iomap; |
6baff7f9 GJ |
169 | } |
170 | ||
bce048d7 JM |
171 | hw = ieee80211_alloc_hw(sizeof(struct ath_wiphy) + |
172 | sizeof(struct ath_softc), &ath9k_ops); | |
db6be53c | 173 | if (!hw) { |
285f2dda | 174 | dev_err(&pdev->dev, "No memory for ieee80211_hw\n"); |
db6be53c | 175 | ret = -ENOMEM; |
285f2dda | 176 | goto err_alloc_hw; |
6baff7f9 GJ |
177 | } |
178 | ||
179 | SET_IEEE80211_DEV(hw, &pdev->dev); | |
180 | pci_set_drvdata(pdev, hw); | |
181 | ||
bce048d7 JM |
182 | aphy = hw->priv; |
183 | sc = (struct ath_softc *) (aphy + 1); | |
184 | aphy->sc = sc; | |
185 | aphy->hw = hw; | |
186 | sc->pri_wiphy = aphy; | |
6baff7f9 GJ |
187 | sc->hw = hw; |
188 | sc->dev = &pdev->dev; | |
189 | sc->mem = mem; | |
6baff7f9 | 190 | |
5e4ea1f0 S |
191 | /* Will be cleared in ath9k_start() */ |
192 | sc->sc_flags |= SC_OP_INVALID; | |
6baff7f9 | 193 | |
fc548af8 | 194 | ret = request_irq(pdev->irq, ath_isr, IRQF_SHARED, "ath9k", sc); |
580171f7 LR |
195 | if (ret) { |
196 | dev_err(&pdev->dev, "request_irq failed\n"); | |
285f2dda | 197 | goto err_irq; |
6baff7f9 GJ |
198 | } |
199 | ||
200 | sc->irq = pdev->irq; | |
201 | ||
285f2dda S |
202 | pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &subsysid); |
203 | ret = ath9k_init_device(id->device, sc, subsysid, &ath_pci_bus_ops); | |
204 | if (ret) { | |
205 | dev_err(&pdev->dev, "Failed to initialize device\n"); | |
206 | goto err_init; | |
207 | } | |
208 | ||
209 | ath9k_hw_name(sc->sc_ah, hw_name, sizeof(hw_name)); | |
6baff7f9 | 210 | printk(KERN_INFO |
f934c4d9 | 211 | "%s: %s mem=0x%lx, irq=%d\n", |
6baff7f9 | 212 | wiphy_name(hw->wiphy), |
f934c4d9 | 213 | hw_name, |
6baff7f9 GJ |
214 | (unsigned long)mem, pdev->irq); |
215 | ||
216 | return 0; | |
285f2dda S |
217 | |
218 | err_init: | |
219 | free_irq(sc->irq, sc); | |
220 | err_irq: | |
6baff7f9 | 221 | ieee80211_free_hw(hw); |
285f2dda | 222 | err_alloc_hw: |
6baff7f9 | 223 | pci_iounmap(pdev, mem); |
285f2dda | 224 | err_iomap: |
6baff7f9 | 225 | pci_release_region(pdev, 0); |
285f2dda S |
226 | err_region: |
227 | /* Nothing */ | |
228 | err_dma: | |
6baff7f9 GJ |
229 | pci_disable_device(pdev); |
230 | return ret; | |
231 | } | |
232 | ||
233 | static void ath_pci_remove(struct pci_dev *pdev) | |
234 | { | |
235 | struct ieee80211_hw *hw = pci_get_drvdata(pdev); | |
bce048d7 JM |
236 | struct ath_wiphy *aphy = hw->priv; |
237 | struct ath_softc *sc = aphy->sc; | |
ab5132a2 | 238 | void __iomem *mem = sc->mem; |
6baff7f9 | 239 | |
285f2dda S |
240 | ath9k_deinit_device(sc); |
241 | free_irq(sc->irq, sc); | |
242 | ieee80211_free_hw(sc->hw); | |
ab5132a2 PR |
243 | |
244 | pci_iounmap(pdev, mem); | |
245 | pci_disable_device(pdev); | |
246 | pci_release_region(pdev, 0); | |
6baff7f9 GJ |
247 | } |
248 | ||
249 | #ifdef CONFIG_PM | |
250 | ||
251 | static int ath_pci_suspend(struct pci_dev *pdev, pm_message_t state) | |
252 | { | |
253 | struct ieee80211_hw *hw = pci_get_drvdata(pdev); | |
bce048d7 JM |
254 | struct ath_wiphy *aphy = hw->priv; |
255 | struct ath_softc *sc = aphy->sc; | |
6baff7f9 | 256 | |
08fc5c1b | 257 | ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1); |
6baff7f9 | 258 | |
6baff7f9 GJ |
259 | pci_save_state(pdev); |
260 | pci_disable_device(pdev); | |
261 | pci_set_power_state(pdev, PCI_D3hot); | |
262 | ||
263 | return 0; | |
264 | } | |
265 | ||
266 | static int ath_pci_resume(struct pci_dev *pdev) | |
267 | { | |
268 | struct ieee80211_hw *hw = pci_get_drvdata(pdev); | |
bce048d7 JM |
269 | struct ath_wiphy *aphy = hw->priv; |
270 | struct ath_softc *sc = aphy->sc; | |
f0214843 | 271 | u32 val; |
6baff7f9 GJ |
272 | int err; |
273 | ||
523c36fc S |
274 | pci_restore_state(pdev); |
275 | ||
6baff7f9 GJ |
276 | err = pci_enable_device(pdev); |
277 | if (err) | |
278 | return err; | |
523c36fc | 279 | |
f0214843 JM |
280 | /* |
281 | * Suspend/Resume resets the PCI configuration space, so we have to | |
282 | * re-disable the RETRY_TIMEOUT register (0x41) to keep | |
283 | * PCI Tx retries from interfering with C3 CPU state | |
284 | */ | |
285 | pci_read_config_dword(pdev, 0x40, &val); | |
286 | if ((val & 0x0000ff00) != 0) | |
287 | pci_write_config_dword(pdev, 0x40, val & 0xffff00ff); | |
6baff7f9 GJ |
288 | |
289 | /* Enable LED */ | |
08fc5c1b | 290 | ath9k_hw_cfg_output(sc->sc_ah, sc->sc_ah->led_pin, |
6baff7f9 | 291 | AR_GPIO_OUTPUT_MUX_AS_OUTPUT); |
08fc5c1b | 292 | ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1); |
6baff7f9 | 293 | |
6baff7f9 GJ |
294 | return 0; |
295 | } | |
296 | ||
297 | #endif /* CONFIG_PM */ | |
298 | ||
299 | MODULE_DEVICE_TABLE(pci, ath_pci_id_table); | |
300 | ||
301 | static struct pci_driver ath_pci_driver = { | |
302 | .name = "ath9k", | |
303 | .id_table = ath_pci_id_table, | |
304 | .probe = ath_pci_probe, | |
305 | .remove = ath_pci_remove, | |
306 | #ifdef CONFIG_PM | |
307 | .suspend = ath_pci_suspend, | |
308 | .resume = ath_pci_resume, | |
309 | #endif /* CONFIG_PM */ | |
310 | }; | |
311 | ||
db0f41f5 | 312 | int ath_pci_init(void) |
6baff7f9 GJ |
313 | { |
314 | return pci_register_driver(&ath_pci_driver); | |
315 | } | |
316 | ||
317 | void ath_pci_exit(void) | |
318 | { | |
319 | pci_unregister_driver(&ath_pci_driver); | |
320 | } |