]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/wireless/ath/wil6210/txrx.c
wil6210: RX high threshold interrupt configuration
[mirror_ubuntu-artful-kernel.git] / drivers / net / wireless / ath / wil6210 / txrx.c
CommitLineData
2be7d22f 1/*
02525a79 2 * Copyright (c) 2012-2014 Qualcomm Atheros, Inc.
2be7d22f
VK
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
2be7d22f 17#include <linux/etherdevice.h>
2be7d22f
VK
18#include <net/ieee80211_radiotap.h>
19#include <linux/if_arp.h>
20#include <linux/moduleparam.h>
504937d4
KE
21#include <linux/ip.h>
22#include <linux/ipv6.h>
23#include <net/ipv6.h>
0786dc4e 24#include <linux/prefetch.h>
2be7d22f
VK
25
26#include "wil6210.h"
27#include "wmi.h"
28#include "txrx.h"
98658095 29#include "trace.h"
2be7d22f
VK
30
31static bool rtap_include_phy_info;
32module_param(rtap_include_phy_info, bool, S_IRUGO);
33MODULE_PARM_DESC(rtap_include_phy_info,
34 " Include PHY info in the radiotap header, default - no");
35
36static inline int wil_vring_is_empty(struct vring *vring)
37{
38 return vring->swhead == vring->swtail;
39}
40
41static inline u32 wil_vring_next_tail(struct vring *vring)
42{
43 return (vring->swtail + 1) % vring->size;
44}
45
46static inline void wil_vring_advance_head(struct vring *vring, int n)
47{
48 vring->swhead = (vring->swhead + n) % vring->size;
49}
50
51static inline int wil_vring_is_full(struct vring *vring)
52{
53 return wil_vring_next_tail(vring) == vring->swhead;
54}
8fe59627 55
2be7d22f
VK
56/*
57 * Available space in Tx Vring
58 */
59static inline int wil_vring_avail_tx(struct vring *vring)
60{
61 u32 swhead = vring->swhead;
62 u32 swtail = vring->swtail;
63 int used = (vring->size + swhead - swtail) % vring->size;
64
65 return vring->size - used - 1;
66}
67
5bb6423e
VK
68/**
69 * wil_vring_wmark_low - low watermark for available descriptor space
70 */
71static inline int wil_vring_wmark_low(struct vring *vring)
72{
73 return vring->size/8;
74}
75
76/**
77 * wil_vring_wmark_high - high watermark for available descriptor space
78 */
79static inline int wil_vring_wmark_high(struct vring *vring)
80{
81 return vring->size/4;
82}
83
2be7d22f
VK
84static int wil_vring_alloc(struct wil6210_priv *wil, struct vring *vring)
85{
86 struct device *dev = wil_to_dev(wil);
87 size_t sz = vring->size * sizeof(vring->va[0]);
88 uint i;
89
9cf10d62
VK
90 wil_dbg_misc(wil, "%s()\n", __func__);
91
2be7d22f
VK
92 BUILD_BUG_ON(sizeof(vring->va[0]) != 32);
93
94 vring->swhead = 0;
95 vring->swtail = 0;
f88f113a 96 vring->ctx = kcalloc(vring->size, sizeof(vring->ctx[0]), GFP_KERNEL);
2be7d22f 97 if (!vring->ctx) {
2be7d22f
VK
98 vring->va = NULL;
99 return -ENOMEM;
100 }
101 /*
102 * vring->va should be aligned on its size rounded up to power of 2
103 * This is granted by the dma_alloc_coherent
104 */
105 vring->va = dma_alloc_coherent(dev, sz, &vring->pa, GFP_KERNEL);
106 if (!vring->va) {
2be7d22f
VK
107 kfree(vring->ctx);
108 vring->ctx = NULL;
109 return -ENOMEM;
110 }
111 /* initially, all descriptors are SW owned
112 * For Tx and Rx, ownership bit is at the same location, thus
113 * we can use any
114 */
115 for (i = 0; i < vring->size; i++) {
8fe59627
VK
116 volatile struct vring_tx_desc *_d = &vring->va[i].tx;
117
68ada71e 118 _d->dma.status = TX_DMA_STATUS_DU;
2be7d22f
VK
119 }
120
39c52ee8
VK
121 wil_dbg_misc(wil, "vring[%d] 0x%p:%pad 0x%p\n", vring->size,
122 vring->va, &vring->pa, vring->ctx);
2be7d22f
VK
123
124 return 0;
125}
126
2232abd5
VK
127static void wil_txdesc_unmap(struct device *dev, struct vring_tx_desc *d,
128 struct wil_ctx *ctx)
129{
130 dma_addr_t pa = wil_desc_addr(&d->dma.addr);
131 u16 dmalen = le16_to_cpu(d->dma.length);
8fe59627 132
2232abd5
VK
133 switch (ctx->mapped_as) {
134 case wil_mapped_as_single:
135 dma_unmap_single(dev, pa, dmalen, DMA_TO_DEVICE);
136 break;
137 case wil_mapped_as_page:
138 dma_unmap_page(dev, pa, dmalen, DMA_TO_DEVICE);
139 break;
140 default:
141 break;
142 }
143}
144
2be7d22f
VK
145static void wil_vring_free(struct wil6210_priv *wil, struct vring *vring,
146 int tx)
147{
148 struct device *dev = wil_to_dev(wil);
149 size_t sz = vring->size * sizeof(vring->va[0]);
150
ef77285f
VK
151 if (tx) {
152 int vring_index = vring - wil->vring_tx;
153
154 wil_dbg_misc(wil, "free Tx vring %d [%d] 0x%p:%pad 0x%p\n",
155 vring_index, vring->size, vring->va,
156 &vring->pa, vring->ctx);
157 } else {
158 wil_dbg_misc(wil, "free Rx vring [%d] 0x%p:%pad 0x%p\n",
159 vring->size, vring->va,
160 &vring->pa, vring->ctx);
161 }
162
2be7d22f 163 while (!wil_vring_is_empty(vring)) {
68ada71e 164 dma_addr_t pa;
7e594444 165 u16 dmalen;
f88f113a 166 struct wil_ctx *ctx;
68ada71e 167
2be7d22f 168 if (tx) {
68ada71e
VK
169 struct vring_tx_desc dd, *d = &dd;
170 volatile struct vring_tx_desc *_d =
2be7d22f 171 &vring->va[vring->swtail].tx;
68ada71e 172
f88f113a 173 ctx = &vring->ctx[vring->swtail];
68ada71e 174 *d = *_d;
2232abd5 175 wil_txdesc_unmap(dev, d, ctx);
f88f113a
VK
176 if (ctx->skb)
177 dev_kfree_skb_any(ctx->skb);
2be7d22f
VK
178 vring->swtail = wil_vring_next_tail(vring);
179 } else { /* rx */
68ada71e
VK
180 struct vring_rx_desc dd, *d = &dd;
181 volatile struct vring_rx_desc *_d =
4d1ac072 182 &vring->va[vring->swhead].rx;
68ada71e 183
f88f113a 184 ctx = &vring->ctx[vring->swhead];
68ada71e
VK
185 *d = *_d;
186 pa = wil_desc_addr(&d->dma.addr);
7e594444
VK
187 dmalen = le16_to_cpu(d->dma.length);
188 dma_unmap_single(dev, pa, dmalen, DMA_FROM_DEVICE);
f88f113a 189 kfree_skb(ctx->skb);
2be7d22f
VK
190 wil_vring_advance_head(vring, 1);
191 }
192 }
193 dma_free_coherent(dev, sz, (void *)vring->va, vring->pa);
194 kfree(vring->ctx);
195 vring->pa = 0;
196 vring->va = NULL;
197 vring->ctx = NULL;
198}
199
200/**
201 * Allocate one skb for Rx VRING
202 *
203 * Safe to call from IRQ
204 */
205static int wil_vring_alloc_skb(struct wil6210_priv *wil, struct vring *vring,
206 u32 i, int headroom)
207{
208 struct device *dev = wil_to_dev(wil);
9a06bec9 209 unsigned int sz = mtu_max + ETH_HLEN;
68ada71e 210 struct vring_rx_desc dd, *d = &dd;
8fe59627 211 volatile struct vring_rx_desc *_d = &vring->va[i].rx;
2be7d22f 212 dma_addr_t pa;
2be7d22f 213 struct sk_buff *skb = dev_alloc_skb(sz + headroom);
8fe59627 214
2be7d22f
VK
215 if (unlikely(!skb))
216 return -ENOMEM;
217
218 skb_reserve(skb, headroom);
219 skb_put(skb, sz);
220
221 pa = dma_map_single(dev, skb->data, skb->len, DMA_FROM_DEVICE);
222 if (unlikely(dma_mapping_error(dev, pa))) {
223 kfree_skb(skb);
224 return -ENOMEM;
225 }
226
227 d->dma.d0 = BIT(9) | RX_DMA_D0_CMD_DMA_IT;
68ada71e 228 wil_desc_addr_set(&d->dma.addr, pa);
2be7d22f
VK
229 /* ip_length don't care */
230 /* b11 don't care */
231 /* error don't care */
232 d->dma.status = 0; /* BIT(0) should be 0 for HW_OWNED */
7e594444 233 d->dma.length = cpu_to_le16(sz);
68ada71e 234 *_d = *d;
f88f113a 235 vring->ctx[i].skb = skb;
2be7d22f
VK
236
237 return 0;
238}
239
240/**
241 * Adds radiotap header
242 *
243 * Any error indicated as "Bad FCS"
244 *
245 * Vendor data for 04:ce:14-1 (Wilocity-1) consists of:
246 * - Rx descriptor: 32 bytes
247 * - Phy info
248 */
249static void wil_rx_add_radiotap_header(struct wil6210_priv *wil,
33e61169 250 struct sk_buff *skb)
2be7d22f
VK
251{
252 struct wireless_dev *wdev = wil->wdev;
253 struct wil6210_rtap {
254 struct ieee80211_radiotap_header rthdr;
255 /* fields should be in the order of bits in rthdr.it_present */
256 /* flags */
257 u8 flags;
258 /* channel */
259 __le16 chnl_freq __aligned(2);
260 __le16 chnl_flags;
261 /* MCS */
262 u8 mcs_present;
263 u8 mcs_flags;
264 u8 mcs_index;
265 } __packed;
266 struct wil6210_rtap_vendor {
267 struct wil6210_rtap rtap;
268 /* vendor */
269 u8 vendor_oui[3] __aligned(2);
270 u8 vendor_ns;
271 __le16 vendor_skip;
272 u8 vendor_data[0];
273 } __packed;
33e61169 274 struct vring_rx_desc *d = wil_skb_rxdesc(skb);
2be7d22f
VK
275 struct wil6210_rtap_vendor *rtap_vendor;
276 int rtap_len = sizeof(struct wil6210_rtap);
277 int phy_length = 0; /* phy info header size, bytes */
278 static char phy_data[128];
279 struct ieee80211_channel *ch = wdev->preset_chandef.chan;
280
281 if (rtap_include_phy_info) {
282 rtap_len = sizeof(*rtap_vendor) + sizeof(*d);
283 /* calculate additional length */
284 if (d->dma.status & RX_DMA_STATUS_PHY_INFO) {
285 /**
286 * PHY info starts from 8-byte boundary
287 * there are 8-byte lines, last line may be partially
288 * written (HW bug), thus FW configures for last line
289 * to be excessive. Driver skips this last line.
290 */
291 int len = min_t(int, 8 + sizeof(phy_data),
292 wil_rxdesc_phy_length(d));
8fe59627 293
2be7d22f
VK
294 if (len > 8) {
295 void *p = skb_tail_pointer(skb);
296 void *pa = PTR_ALIGN(p, 8);
8fe59627 297
2be7d22f
VK
298 if (skb_tailroom(skb) >= len + (pa - p)) {
299 phy_length = len - 8;
300 memcpy(phy_data, pa, phy_length);
301 }
302 }
303 }
304 rtap_len += phy_length;
305 }
306
307 if (skb_headroom(skb) < rtap_len &&
308 pskb_expand_head(skb, rtap_len, 0, GFP_ATOMIC)) {
309 wil_err(wil, "Unable to expand headrom to %d\n", rtap_len);
310 return;
311 }
312
313 rtap_vendor = (void *)skb_push(skb, rtap_len);
314 memset(rtap_vendor, 0, rtap_len);
315
316 rtap_vendor->rtap.rthdr.it_version = PKTHDR_RADIOTAP_VERSION;
317 rtap_vendor->rtap.rthdr.it_len = cpu_to_le16(rtap_len);
318 rtap_vendor->rtap.rthdr.it_present = cpu_to_le32(
319 (1 << IEEE80211_RADIOTAP_FLAGS) |
320 (1 << IEEE80211_RADIOTAP_CHANNEL) |
321 (1 << IEEE80211_RADIOTAP_MCS));
322 if (d->dma.status & RX_DMA_STATUS_ERROR)
323 rtap_vendor->rtap.flags |= IEEE80211_RADIOTAP_F_BADFCS;
324
325 rtap_vendor->rtap.chnl_freq = cpu_to_le16(ch ? ch->center_freq : 58320);
326 rtap_vendor->rtap.chnl_flags = cpu_to_le16(0);
327
328 rtap_vendor->rtap.mcs_present = IEEE80211_RADIOTAP_MCS_HAVE_MCS;
329 rtap_vendor->rtap.mcs_flags = 0;
330 rtap_vendor->rtap.mcs_index = wil_rxdesc_mcs(d);
331
332 if (rtap_include_phy_info) {
333 rtap_vendor->rtap.rthdr.it_present |= cpu_to_le32(1 <<
334 IEEE80211_RADIOTAP_VENDOR_NAMESPACE);
335 /* OUI for Wilocity 04:ce:14 */
336 rtap_vendor->vendor_oui[0] = 0x04;
337 rtap_vendor->vendor_oui[1] = 0xce;
338 rtap_vendor->vendor_oui[2] = 0x14;
339 rtap_vendor->vendor_ns = 1;
340 /* Rx descriptor + PHY data */
341 rtap_vendor->vendor_skip = cpu_to_le16(sizeof(*d) +
342 phy_length);
343 memcpy(rtap_vendor->vendor_data, (void *)d, sizeof(*d));
344 memcpy(rtap_vendor->vendor_data + sizeof(*d), phy_data,
345 phy_length);
346 }
347}
348
349/*
350 * Fast swap in place between 2 registers
351 */
352static void wil_swap_u16(u16 *a, u16 *b)
353{
354 *a ^= *b;
355 *b ^= *a;
356 *a ^= *b;
357}
358
359static void wil_swap_ethaddr(void *data)
360{
361 struct ethhdr *eth = data;
362 u16 *s = (u16 *)eth->h_source;
363 u16 *d = (u16 *)eth->h_dest;
364
365 wil_swap_u16(s++, d++);
366 wil_swap_u16(s++, d++);
367 wil_swap_u16(s, d);
368}
369
370/**
371 * reap 1 frame from @swhead
372 *
33e61169
VK
373 * Rx descriptor copied to skb->cb
374 *
2be7d22f
VK
375 * Safe to call from IRQ
376 */
377static struct sk_buff *wil_vring_reap_rx(struct wil6210_priv *wil,
378 struct vring *vring)
379{
380 struct device *dev = wil_to_dev(wil);
381 struct net_device *ndev = wil_to_ndev(wil);
68ada71e
VK
382 volatile struct vring_rx_desc *_d;
383 struct vring_rx_desc *d;
2be7d22f
VK
384 struct sk_buff *skb;
385 dma_addr_t pa;
9a06bec9 386 unsigned int sz = mtu_max + ETH_HLEN;
7e594444 387 u16 dmalen;
2be7d22f
VK
388 u8 ftype;
389 u8 ds_bits;
c8b78b5f
VK
390 int cid;
391 struct wil_net_stats *stats;
392
33e61169
VK
393 BUILD_BUG_ON(sizeof(struct vring_rx_desc) > sizeof(skb->cb));
394
2be7d22f
VK
395 if (wil_vring_is_empty(vring))
396 return NULL;
397
8fe59627 398 _d = &vring->va[vring->swhead].rx;
68ada71e 399 if (!(_d->dma.status & RX_DMA_STATUS_DU)) {
2be7d22f
VK
400 /* it is not error, we just reached end of Rx done area */
401 return NULL;
402 }
403
f88f113a 404 skb = vring->ctx[vring->swhead].skb;
68ada71e
VK
405 d = wil_skb_rxdesc(skb);
406 *d = *_d;
407 pa = wil_desc_addr(&d->dma.addr);
f88f113a 408 vring->ctx[vring->swhead].skb = NULL;
68ada71e
VK
409 wil_vring_advance_head(vring, 1);
410
2be7d22f 411 dma_unmap_single(dev, pa, sz, DMA_FROM_DEVICE);
68ada71e
VK
412 dmalen = le16_to_cpu(d->dma.length);
413
414 trace_wil6210_rx(vring->swhead, d);
415 wil_dbg_txrx(wil, "Rx[%3d] : %d bytes\n", vring->swhead, dmalen);
416 wil_hex_dump_txrx("Rx ", DUMP_PREFIX_NONE, 32, 4,
417 (const void *)d, sizeof(*d), false);
2be7d22f 418
e270045b
VK
419 if (dmalen > sz) {
420 wil_err(wil, "Rx size too large: %d bytes!\n", dmalen);
110dea00 421 kfree_skb(skb);
e270045b
VK
422 return NULL;
423 }
7e594444 424 skb_trim(skb, dmalen);
33e61169 425
1cbbcb08
VK
426 prefetch(skb->data);
427
c0d37713
VK
428 wil_hex_dump_txrx("Rx ", DUMP_PREFIX_OFFSET, 16, 1,
429 skb->data, skb_headlen(skb), false);
430
c8b78b5f
VK
431 cid = wil_rxdesc_cid(d);
432 stats = &wil->sta[cid].stats;
433 stats->last_mcs_rx = wil_rxdesc_mcs(d);
2be7d22f
VK
434
435 /* use radiotap header only if required */
436 if (ndev->type == ARPHRD_IEEE80211_RADIOTAP)
33e61169 437 wil_rx_add_radiotap_header(wil, skb);
2be7d22f 438
2be7d22f
VK
439 /* no extra checks if in sniffer mode */
440 if (ndev->type != ARPHRD_ETHER)
441 return skb;
442 /*
443 * Non-data frames may be delivered through Rx DMA channel (ex: BAR)
444 * Driver should recognize it by frame type, that is found
445 * in Rx descriptor. If type is not data, it is 802.11 frame as is
446 */
68ada71e 447 ftype = wil_rxdesc_ftype(d) << 2;
2be7d22f 448 if (ftype != IEEE80211_FTYPE_DATA) {
7743882d 449 wil_dbg_txrx(wil, "Non-data frame ftype 0x%08x\n", ftype);
2be7d22f
VK
450 /* TODO: process it */
451 kfree_skb(skb);
452 return NULL;
453 }
454
455 if (skb->len < ETH_HLEN) {
456 wil_err(wil, "Short frame, len = %d\n", skb->len);
457 /* TODO: process it (i.e. BAR) */
458 kfree_skb(skb);
459 return NULL;
460 }
461
504937d4
KE
462 /* L4 IDENT is on when HW calculated checksum, check status
463 * and in case of error drop the packet
464 * higher stack layers will handle retransmission (if required)
465 */
466 if (d->dma.status & RX_DMA_STATUS_L4_IDENT) {
467 /* L4 protocol identified, csum calculated */
4a68ab10 468 if ((d->dma.error & RX_DMA_ERROR_L4_ERR) == 0)
504937d4 469 skb->ip_summed = CHECKSUM_UNNECESSARY;
4a68ab10
VK
470 /* If HW reports bad checksum, let IP stack re-check it
471 * For example, HW don't understand Microsoft IP stack that
472 * mis-calculates TCP checksum - if it should be 0x0,
473 * it writes 0xffff in violation of RFC 1624
474 */
504937d4
KE
475 }
476
68ada71e 477 ds_bits = wil_rxdesc_ds_bits(d);
2be7d22f
VK
478 if (ds_bits == 1) {
479 /*
480 * HW bug - in ToDS mode, i.e. Rx on AP side,
481 * addresses get swapped
482 */
483 wil_swap_ethaddr(skb->data);
484 }
485
486 return skb;
487}
488
489/**
490 * allocate and fill up to @count buffers in rx ring
491 * buffers posted at @swtail
492 */
493static int wil_rx_refill(struct wil6210_priv *wil, int count)
494{
495 struct net_device *ndev = wil_to_ndev(wil);
496 struct vring *v = &wil->vring_rx;
497 u32 next_tail;
498 int rc = 0;
499 int headroom = ndev->type == ARPHRD_IEEE80211_RADIOTAP ?
500 WIL6210_RTAP_SIZE : 0;
501
502 for (; next_tail = wil_vring_next_tail(v),
503 (next_tail != v->swhead) && (count-- > 0);
504 v->swtail = next_tail) {
505 rc = wil_vring_alloc_skb(wil, v, v->swtail, headroom);
506 if (rc) {
507 wil_err(wil, "Error %d in wil_rx_refill[%d]\n",
508 rc, v->swtail);
509 break;
510 }
511 }
512 iowrite32(v->swtail, wil->csr + HOSTADDR(v->hwtail));
513
514 return rc;
515}
516
517/*
518 * Pass Rx packet to the netif. Update statistics.
e0287c4a 519 * Called in softirq context (NAPI poll).
2be7d22f 520 */
b4490f42 521void wil_netif_rx_any(struct sk_buff *skb, struct net_device *ndev)
2be7d22f 522{
b5998e6a 523 gro_result_t rc;
c8b78b5f 524 struct wil6210_priv *wil = ndev_to_wil(ndev);
2be7d22f 525 unsigned int len = skb->len;
c8b78b5f
VK
526 struct vring_rx_desc *d = wil_skb_rxdesc(skb);
527 int cid = wil_rxdesc_cid(d);
528 struct wil_net_stats *stats = &wil->sta[cid].stats;
2be7d22f 529
241804cb
VK
530 skb_orphan(skb);
531
b5998e6a 532 rc = napi_gro_receive(&wil->napi_rx, skb);
2be7d22f 533
b5998e6a
VK
534 if (unlikely(rc == GRO_DROP)) {
535 ndev->stats.rx_dropped++;
536 stats->rx_dropped++;
537 wil_dbg_txrx(wil, "Rx drop %d bytes\n", len);
538 } else {
2be7d22f 539 ndev->stats.rx_packets++;
c8b78b5f 540 stats->rx_packets++;
2be7d22f 541 ndev->stats.rx_bytes += len;
c8b78b5f 542 stats->rx_bytes += len;
2be7d22f 543 }
194b482b
VK
544 {
545 static const char * const gro_res_str[] = {
546 [GRO_MERGED] = "GRO_MERGED",
547 [GRO_MERGED_FREE] = "GRO_MERGED_FREE",
548 [GRO_HELD] = "GRO_HELD",
549 [GRO_NORMAL] = "GRO_NORMAL",
550 [GRO_DROP] = "GRO_DROP",
551 };
8fe59627 552 wil_dbg_txrx(wil, "Rx complete %d bytes => %s\n",
194b482b
VK
553 len, gro_res_str[rc]);
554 }
2be7d22f
VK
555}
556
557/**
558 * Proceed all completed skb's from Rx VRING
559 *
e0287c4a 560 * Safe to call from NAPI poll, i.e. softirq with interrupts enabled
2be7d22f 561 */
e0287c4a 562void wil_rx_handle(struct wil6210_priv *wil, int *quota)
2be7d22f
VK
563{
564 struct net_device *ndev = wil_to_ndev(wil);
565 struct vring *v = &wil->vring_rx;
566 struct sk_buff *skb;
567
568 if (!v->va) {
569 wil_err(wil, "Rx IRQ while Rx not yet initialized\n");
570 return;
571 }
7743882d 572 wil_dbg_txrx(wil, "%s()\n", __func__);
e0287c4a
VK
573 while ((*quota > 0) && (NULL != (skb = wil_vring_reap_rx(wil, v)))) {
574 (*quota)--;
2be7d22f 575
2be7d22f
VK
576 if (wil->wdev->iftype == NL80211_IFTYPE_MONITOR) {
577 skb->dev = ndev;
578 skb_reset_mac_header(skb);
579 skb->ip_summed = CHECKSUM_UNNECESSARY;
580 skb->pkt_type = PACKET_OTHERHOST;
581 skb->protocol = htons(ETH_P_802_2);
b4490f42 582 wil_netif_rx_any(skb, ndev);
2be7d22f 583 } else {
0bbc4ade
VK
584 struct ethhdr *eth = (void *)skb->data;
585
2be7d22f 586 skb->protocol = eth_type_trans(skb, ndev);
0bbc4ade
VK
587
588 if (is_unicast_ether_addr(eth->h_dest))
589 wil_rx_reorder(wil, skb);
590 else
591 wil_netif_rx_any(skb, ndev);
2be7d22f 592 }
2be7d22f
VK
593 }
594 wil_rx_refill(wil, v->size);
595}
596
d3762b40 597int wil_rx_init(struct wil6210_priv *wil, u16 size)
2be7d22f 598{
2be7d22f
VK
599 struct vring *vring = &wil->vring_rx;
600 int rc;
2be7d22f 601
9cf10d62
VK
602 wil_dbg_misc(wil, "%s()\n", __func__);
603
8bf6adb9
VK
604 if (vring->va) {
605 wil_err(wil, "Rx ring already allocated\n");
606 return -EINVAL;
607 }
608
d3762b40 609 vring->size = size;
2be7d22f
VK
610 rc = wil_vring_alloc(wil, vring);
611 if (rc)
612 return rc;
613
47e19af9 614 rc = wmi_rx_chain_add(wil, vring);
2be7d22f
VK
615 if (rc)
616 goto err_free;
617
2be7d22f
VK
618 rc = wil_rx_refill(wil, vring->size);
619 if (rc)
620 goto err_free;
621
622 return 0;
623 err_free:
624 wil_vring_free(wil, vring, 0);
625
626 return rc;
627}
628
629void wil_rx_fini(struct wil6210_priv *wil)
630{
631 struct vring *vring = &wil->vring_rx;
632
9cf10d62
VK
633 wil_dbg_misc(wil, "%s()\n", __func__);
634
2acb4220 635 if (vring->va)
2be7d22f 636 wil_vring_free(wil, vring, 0);
2be7d22f
VK
637}
638
639int wil_vring_init_tx(struct wil6210_priv *wil, int id, int size,
640 int cid, int tid)
641{
642 int rc;
643 struct wmi_vring_cfg_cmd cmd = {
644 .action = cpu_to_le32(WMI_VRING_CMD_ADD),
645 .vring_cfg = {
646 .tx_sw_ring = {
9a06bec9 647 .max_mpdu_size =
c44690a1 648 cpu_to_le16(wil_mtu2macbuf(mtu_max)),
b5d98e9d 649 .ring_size = cpu_to_le16(size),
2be7d22f
VK
650 },
651 .ringid = id,
a70abea5 652 .cidxtid = mk_cidxtid(cid, tid),
2be7d22f
VK
653 .encap_trans_type = WMI_VRING_ENC_TYPE_802_3,
654 .mac_ctrl = 0,
655 .to_resolution = 0,
3277213f 656 .agg_max_wsize = 0,
2be7d22f
VK
657 .schd_params = {
658 .priority = cpu_to_le16(0),
659 .timeslot_us = cpu_to_le16(0xfff),
660 },
661 },
662 };
663 struct {
664 struct wil6210_mbox_hdr_wmi wmi;
665 struct wmi_vring_cfg_done_event cmd;
666 } __packed reply;
667 struct vring *vring = &wil->vring_tx[id];
097638a0 668 struct vring_tx_data *txdata = &wil->vring_tx_data[id];
2be7d22f 669
e0106ada
VK
670 wil_dbg_misc(wil, "%s() max_mpdu_size %d\n", __func__,
671 cmd.vring_cfg.tx_sw_ring.max_mpdu_size);
9cf10d62 672
2be7d22f
VK
673 if (vring->va) {
674 wil_err(wil, "Tx ring [%d] already allocated\n", id);
675 rc = -EINVAL;
676 goto out;
677 }
678
097638a0 679 memset(txdata, 0, sizeof(*txdata));
2be7d22f
VK
680 vring->size = size;
681 rc = wil_vring_alloc(wil, vring);
682 if (rc)
683 goto out;
684
93ae6d49
VK
685 wil->vring2cid_tid[id][0] = cid;
686 wil->vring2cid_tid[id][1] = tid;
687
2be7d22f 688 cmd.vring_cfg.tx_sw_ring.ring_mem_base = cpu_to_le64(vring->pa);
2be7d22f
VK
689
690 rc = wmi_call(wil, WMI_VRING_CFG_CMDID, &cmd, sizeof(cmd),
691 WMI_VRING_CFG_DONE_EVENTID, &reply, sizeof(reply), 100);
692 if (rc)
693 goto out_free;
694
b8023177 695 if (reply.cmd.status != WMI_FW_STATUS_SUCCESS) {
2be7d22f
VK
696 wil_err(wil, "Tx config failed, status 0x%02x\n",
697 reply.cmd.status);
c331997b 698 rc = -EINVAL;
2be7d22f
VK
699 goto out_free;
700 }
701 vring->hwtail = le32_to_cpu(reply.cmd.tx_vring_tail_ptr);
702
097638a0 703 txdata->enabled = 1;
3a3def8d
VK
704 if (wil->sta[cid].data_port_open && (agg_wsize >= 0))
705 wil_addba_tx_request(wil, id, agg_wsize);
097638a0 706
2be7d22f
VK
707 return 0;
708 out_free:
709 wil_vring_free(wil, vring, 1);
710 out:
711
712 return rc;
713}
714
715void wil_vring_fini_tx(struct wil6210_priv *wil, int id)
716{
717 struct vring *vring = &wil->vring_tx[id];
3a124ed6 718 struct vring_tx_data *txdata = &wil->vring_tx_data[id];
2be7d22f 719
097638a0
VK
720 WARN_ON(!mutex_is_locked(&wil->mutex));
721
2be7d22f
VK
722 if (!vring->va)
723 return;
724
9cf10d62
VK
725 wil_dbg_misc(wil, "%s() id=%d\n", __func__, id);
726
097638a0
VK
727 /* make sure NAPI won't touch this vring */
728 wil->vring_tx_data[id].enabled = 0;
9419b6a2 729 if (test_bit(wil_status_napi_en, wil->status))
097638a0
VK
730 napi_synchronize(&wil->napi_tx);
731
2be7d22f 732 wil_vring_free(wil, vring, 1);
3a124ed6 733 memset(txdata, 0, sizeof(*txdata));
2be7d22f
VK
734}
735
736static struct vring *wil_find_tx_vring(struct wil6210_priv *wil,
737 struct sk_buff *skb)
738{
3df2cd36
VK
739 int i;
740 struct ethhdr *eth = (void *)skb->data;
741 int cid = wil_find_cid(wil, eth->h_dest);
742
743 if (cid < 0)
744 return NULL;
2be7d22f 745
e58c9f70
VK
746 if (!wil->sta[cid].data_port_open &&
747 (skb->protocol != cpu_to_be16(ETH_P_PAE)))
748 return NULL;
749
3df2cd36
VK
750 /* TODO: fix for multiple TID */
751 for (i = 0; i < ARRAY_SIZE(wil->vring2cid_tid); i++) {
752 if (wil->vring2cid_tid[i][0] == cid) {
753 struct vring *v = &wil->vring_tx[i];
8fe59627 754
3df2cd36
VK
755 wil_dbg_txrx(wil, "%s(%pM) -> [%d]\n",
756 __func__, eth->h_dest, i);
757 if (v->va) {
758 return v;
759 } else {
760 wil_dbg_txrx(wil, "vring[%d] not valid\n", i);
761 return NULL;
762 }
763 }
764 }
2be7d22f
VK
765
766 return NULL;
767}
768
fb3cac57
VK
769static void wil_set_da_for_vring(struct wil6210_priv *wil,
770 struct sk_buff *skb, int vring_index)
771{
772 struct ethhdr *eth = (void *)skb->data;
773 int cid = wil->vring2cid_tid[vring_index][0];
8fe59627 774
fb3cac57
VK
775 memcpy(eth->h_dest, wil->sta[cid].addr, ETH_ALEN);
776}
777
778static int wil_tx_vring(struct wil6210_priv *wil, struct vring *vring,
779 struct sk_buff *skb);
54ed90a8
VK
780
781static struct vring *wil_find_tx_vring_sta(struct wil6210_priv *wil,
782 struct sk_buff *skb)
783{
784 struct vring *v;
785 int i;
786 u8 cid;
787
788 /* In the STA mode, it is expected to have only 1 VRING
789 * for the AP we connected to.
790 * find 1-st vring and see whether it is eligible for data
791 */
792 for (i = 0; i < WIL6210_MAX_TX_RINGS; i++) {
793 v = &wil->vring_tx[i];
794 if (!v->va)
795 continue;
796
797 cid = wil->vring2cid_tid[i][0];
798 if (!wil->sta[cid].data_port_open &&
799 (skb->protocol != cpu_to_be16(ETH_P_PAE)))
800 break;
801
802 wil_dbg_txrx(wil, "Tx -> ring %d\n", i);
803
804 return v;
805 }
806
807 wil_dbg_txrx(wil, "Tx while no vrings active?\n");
808
809 return NULL;
810}
811
fb3cac57
VK
812/*
813 * Find 1-st vring and return it; set dest address for this vring in skb
814 * duplicate skb and send it to other active vrings
815 */
816static struct vring *wil_tx_bcast(struct wil6210_priv *wil,
8fe59627 817 struct sk_buff *skb)
fb3cac57
VK
818{
819 struct vring *v, *v2;
820 struct sk_buff *skb2;
821 int i;
e58c9f70 822 u8 cid;
fb3cac57 823
e58c9f70 824 /* find 1-st vring eligible for data */
fb3cac57
VK
825 for (i = 0; i < WIL6210_MAX_TX_RINGS; i++) {
826 v = &wil->vring_tx[i];
e58c9f70
VK
827 if (!v->va)
828 continue;
829
830 cid = wil->vring2cid_tid[i][0];
831 if (!wil->sta[cid].data_port_open)
832 continue;
833
834 goto found;
fb3cac57
VK
835 }
836
5aed1393 837 wil_dbg_txrx(wil, "Tx while no vrings active?\n");
fb3cac57
VK
838
839 return NULL;
840
841found:
842 wil_dbg_txrx(wil, "BCAST -> ring %d\n", i);
843 wil_set_da_for_vring(wil, skb, i);
844
845 /* find other active vrings and duplicate skb for each */
846 for (i++; i < WIL6210_MAX_TX_RINGS; i++) {
847 v2 = &wil->vring_tx[i];
848 if (!v2->va)
849 continue;
e58c9f70
VK
850 cid = wil->vring2cid_tid[i][0];
851 if (!wil->sta[cid].data_port_open)
852 continue;
853
fb3cac57
VK
854 skb2 = skb_copy(skb, GFP_ATOMIC);
855 if (skb2) {
856 wil_dbg_txrx(wil, "BCAST DUP -> ring %d\n", i);
857 wil_set_da_for_vring(wil, skb2, i);
858 wil_tx_vring(wil, v2, skb2);
859 } else {
860 wil_err(wil, "skb_copy failed\n");
861 }
862 }
863
864 return v;
865}
866
99b55bd2
KE
867static int wil_tx_desc_map(struct vring_tx_desc *d, dma_addr_t pa, u32 len,
868 int vring_index)
2be7d22f 869{
68ada71e 870 wil_desc_addr_set(&d->dma.addr, pa);
2be7d22f
VK
871 d->dma.ip_length = 0;
872 /* 0..6: mac_length; 7:ip_version 0-IP6 1-IP4*/
873 d->dma.b11 = 0/*14 | BIT(7)*/;
874 d->dma.error = 0;
875 d->dma.status = 0; /* BIT(0) should be 0 for HW_OWNED */
7e594444 876 d->dma.length = cpu_to_le16((u16)len);
99b55bd2 877 d->dma.d0 = (vring_index << DMA_CFG_DESC_TX_0_QID_POS);
2be7d22f
VK
878 d->mac.d[0] = 0;
879 d->mac.d[1] = 0;
880 d->mac.d[2] = 0;
881 d->mac.ucode_cmd = 0;
882 /* use dst index 0 */
883 d->mac.d[1] |= BIT(MAC_CFG_DESC_TX_1_DST_INDEX_EN_POS) |
884 (0 << MAC_CFG_DESC_TX_1_DST_INDEX_POS);
885 /* translation type: 0 - bypass; 1 - 802.3; 2 - native wifi */
886 d->mac.d[2] = BIT(MAC_CFG_DESC_TX_2_SNAP_HDR_INSERTION_EN_POS) |
887 (1 << MAC_CFG_DESC_TX_2_L2_TRANSLATION_TYPE_POS);
888
889 return 0;
890}
891
c236658f
VK
892static inline
893void wil_tx_desc_set_nr_frags(struct vring_tx_desc *d, int nr_frags)
894{
895 d->mac.d[2] |= ((nr_frags + 1) <<
896 MAC_CFG_DESC_TX_2_NUM_OF_DESCRIPTORS_POS);
897}
898
504937d4 899static int wil_tx_desc_offload_cksum_set(struct wil6210_priv *wil,
8fe59627
VK
900 struct vring_tx_desc *d,
901 struct sk_buff *skb)
504937d4
KE
902{
903 int protocol;
904
905 if (skb->ip_summed != CHECKSUM_PARTIAL)
906 return 0;
907
df2d08ee
VK
908 d->dma.b11 = ETH_HLEN; /* MAC header length */
909
504937d4
KE
910 switch (skb->protocol) {
911 case cpu_to_be16(ETH_P_IP):
912 protocol = ip_hdr(skb)->protocol;
df2d08ee 913 d->dma.b11 |= BIT(DMA_CFG_DESC_TX_OFFLOAD_CFG_L3T_IPV4_POS);
504937d4
KE
914 break;
915 case cpu_to_be16(ETH_P_IPV6):
916 protocol = ipv6_hdr(skb)->nexthdr;
917 break;
918 default:
919 return -EINVAL;
920 }
921
922 switch (protocol) {
923 case IPPROTO_TCP:
924 d->dma.d0 |= (2 << DMA_CFG_DESC_TX_0_L4_TYPE_POS);
925 /* L4 header len: TCP header length */
926 d->dma.d0 |=
927 (tcp_hdrlen(skb) & DMA_CFG_DESC_TX_0_L4_LENGTH_MSK);
928 break;
929 case IPPROTO_UDP:
930 /* L4 header len: UDP header length */
931 d->dma.d0 |=
932 (sizeof(struct udphdr) & DMA_CFG_DESC_TX_0_L4_LENGTH_MSK);
933 break;
934 default:
935 return -EINVAL;
936 }
937
938 d->dma.ip_length = skb_network_header_len(skb);
504937d4
KE
939 /* Enable TCP/UDP checksum */
940 d->dma.d0 |= BIT(DMA_CFG_DESC_TX_0_TCP_UDP_CHECKSUM_EN_POS);
941 /* Calculate pseudo-header */
942 d->dma.d0 |= BIT(DMA_CFG_DESC_TX_0_PSEUDO_HEADER_CALC_EN_POS);
943
944 return 0;
945}
946
2be7d22f
VK
947static int wil_tx_vring(struct wil6210_priv *wil, struct vring *vring,
948 struct sk_buff *skb)
949{
950 struct device *dev = wil_to_dev(wil);
68ada71e
VK
951 struct vring_tx_desc dd, *d = &dd;
952 volatile struct vring_tx_desc *_d;
2be7d22f
VK
953 u32 swhead = vring->swhead;
954 int avail = wil_vring_avail_tx(vring);
955 int nr_frags = skb_shinfo(skb)->nr_frags;
504937d4 956 uint f = 0;
2be7d22f 957 int vring_index = vring - wil->vring_tx;
7c0acf86 958 struct vring_tx_data *txdata = &wil->vring_tx_data[vring_index];
2be7d22f
VK
959 uint i = swhead;
960 dma_addr_t pa;
961
7743882d 962 wil_dbg_txrx(wil, "%s()\n", __func__);
2be7d22f 963
2be7d22f 964 if (avail < 1 + nr_frags) {
70801e1b
VK
965 wil_err_ratelimited(wil,
966 "Tx ring full. No space for %d fragments\n",
967 1 + nr_frags);
2be7d22f
VK
968 return -ENOMEM;
969 }
8fe59627 970 _d = &vring->va[i].tx;
2be7d22f 971
8fe59627 972 pa = dma_map_single(dev, skb->data, skb_headlen(skb), DMA_TO_DEVICE);
2be7d22f 973
39c52ee8
VK
974 wil_dbg_txrx(wil, "Tx skb %d bytes 0x%p -> %pad\n", skb_headlen(skb),
975 skb->data, &pa);
7743882d 976 wil_hex_dump_txrx("Tx ", DUMP_PREFIX_OFFSET, 16, 1,
2be7d22f
VK
977 skb->data, skb_headlen(skb), false);
978
979 if (unlikely(dma_mapping_error(dev, pa)))
980 return -EINVAL;
2232abd5 981 vring->ctx[i].mapped_as = wil_mapped_as_single;
2be7d22f 982 /* 1-st segment */
99b55bd2 983 wil_tx_desc_map(d, pa, skb_headlen(skb), vring_index);
504937d4
KE
984 /* Process TCP/UDP checksum offloading */
985 if (wil_tx_desc_offload_cksum_set(wil, d, skb)) {
986 wil_err(wil, "VRING #%d Failed to set cksum, drop packet\n",
987 vring_index);
988 goto dma_error;
989 }
990
c236658f
VK
991 vring->ctx[i].nr_frags = nr_frags;
992 wil_tx_desc_set_nr_frags(d, nr_frags);
68ada71e
VK
993 if (nr_frags)
994 *_d = *d;
995
2be7d22f 996 /* middle segments */
504937d4 997 for (; f < nr_frags; f++) {
2be7d22f
VK
998 const struct skb_frag_struct *frag =
999 &skb_shinfo(skb)->frags[f];
1000 int len = skb_frag_size(frag);
8fe59627 1001
2be7d22f 1002 i = (swhead + f + 1) % vring->size;
8fe59627 1003 _d = &vring->va[i].tx;
2be7d22f 1004 pa = skb_frag_dma_map(dev, frag, 0, skb_frag_size(frag),
8fe59627 1005 DMA_TO_DEVICE);
2be7d22f
VK
1006 if (unlikely(dma_mapping_error(dev, pa)))
1007 goto dma_error;
2232abd5 1008 vring->ctx[i].mapped_as = wil_mapped_as_page;
99b55bd2 1009 wil_tx_desc_map(d, pa, len, vring_index);
c236658f
VK
1010 /* no need to check return code -
1011 * if it succeeded for 1-st descriptor,
1012 * it will succeed here too
1013 */
1014 wil_tx_desc_offload_cksum_set(wil, d, skb);
68ada71e 1015 *_d = *d;
2be7d22f
VK
1016 }
1017 /* for the last seg only */
1018 d->dma.d0 |= BIT(DMA_CFG_DESC_TX_0_CMD_EOP_POS);
668b2bbd 1019 d->dma.d0 |= BIT(DMA_CFG_DESC_TX_0_CMD_MARK_WB_POS);
2be7d22f 1020 d->dma.d0 |= BIT(DMA_CFG_DESC_TX_0_CMD_DMA_IT_POS);
68ada71e 1021 *_d = *d;
2be7d22f 1022
6cdadd4d
VK
1023 /* hold reference to skb
1024 * to prevent skb release before accounting
1025 * in case of immediate "tx done"
1026 */
1027 vring->ctx[i].skb = skb_get(skb);
1028
7743882d 1029 wil_hex_dump_txrx("Tx ", DUMP_PREFIX_NONE, 32, 4,
2be7d22f
VK
1030 (const void *)d, sizeof(*d), false);
1031
7c0acf86
VK
1032 if (wil_vring_is_empty(vring)) /* performance monitoring */
1033 txdata->idle += get_cycles() - txdata->last_idle;
1034
2be7d22f
VK
1035 /* advance swhead */
1036 wil_vring_advance_head(vring, nr_frags + 1);
7743882d 1037 wil_dbg_txrx(wil, "Tx swhead %d -> %d\n", swhead, vring->swhead);
98658095 1038 trace_wil6210_tx(vring_index, swhead, skb->len, nr_frags);
2be7d22f 1039 iowrite32(vring->swhead, wil->csr + HOSTADDR(vring->hwtail));
2be7d22f
VK
1040
1041 return 0;
1042 dma_error:
1043 /* unmap what we have mapped */
c2a146f6
VK
1044 nr_frags = f + 1; /* frags mapped + one for skb head */
1045 for (f = 0; f < nr_frags; f++) {
c2a146f6 1046 struct wil_ctx *ctx;
7e594444 1047
2be7d22f 1048 i = (swhead + f) % vring->size;
c2a146f6 1049 ctx = &vring->ctx[i];
8fe59627 1050 _d = &vring->va[i].tx;
68ada71e
VK
1051 *d = *_d;
1052 _d->dma.status = TX_DMA_STATUS_DU;
2232abd5 1053 wil_txdesc_unmap(dev, d, ctx);
f88f113a
VK
1054
1055 if (ctx->skb)
1056 dev_kfree_skb_any(ctx->skb);
1057
1058 memset(ctx, 0, sizeof(*ctx));
2be7d22f
VK
1059 }
1060
1061 return -EINVAL;
1062}
1063
2be7d22f
VK
1064netdev_tx_t wil_start_xmit(struct sk_buff *skb, struct net_device *ndev)
1065{
1066 struct wil6210_priv *wil = ndev_to_wil(ndev);
3df2cd36 1067 struct ethhdr *eth = (void *)skb->data;
2be7d22f 1068 struct vring *vring;
aa27deaa 1069 static bool pr_once_fw;
2be7d22f
VK
1070 int rc;
1071
7743882d 1072 wil_dbg_txrx(wil, "%s()\n", __func__);
9419b6a2 1073 if (!test_bit(wil_status_fwready, wil->status)) {
aa27deaa
VK
1074 if (!pr_once_fw) {
1075 wil_err(wil, "FW not ready\n");
1076 pr_once_fw = true;
1077 }
2be7d22f
VK
1078 goto drop;
1079 }
9419b6a2 1080 if (!test_bit(wil_status_fwconnected, wil->status)) {
2be7d22f
VK
1081 wil_err(wil, "FW not connected\n");
1082 goto drop;
1083 }
1084 if (wil->wdev->iftype == NL80211_IFTYPE_MONITOR) {
1085 wil_err(wil, "Xmit in monitor mode not supported\n");
1086 goto drop;
1087 }
aa27deaa 1088 pr_once_fw = false;
d58db4e4
VK
1089
1090 /* find vring */
54ed90a8
VK
1091 if (wil->wdev->iftype == NL80211_IFTYPE_STATION) {
1092 /* in STA mode (ESS), all to same VRING */
1093 vring = wil_find_tx_vring_sta(wil, skb);
1094 } else { /* direct communication, find matching VRING */
1095 if (is_unicast_ether_addr(eth->h_dest))
1096 vring = wil_find_tx_vring(wil, skb);
1097 else
1098 vring = wil_tx_bcast(wil, skb);
1099 }
d58db4e4 1100 if (!vring) {
5aed1393 1101 wil_dbg_txrx(wil, "No Tx VRING found for %pM\n", eth->h_dest);
d58db4e4 1102 goto drop;
2be7d22f 1103 }
d58db4e4
VK
1104 /* set up vring entry */
1105 rc = wil_tx_vring(wil, vring, skb);
1106
2232abd5 1107 /* do we still have enough room in the vring? */
55f8f680 1108 if (wil_vring_avail_tx(vring) < wil_vring_wmark_low(vring)) {
2232abd5 1109 netif_tx_stop_all_queues(wil_to_ndev(wil));
55f8f680
VK
1110 wil_dbg_txrx(wil, "netif_tx_stop : ring full\n");
1111 }
2232abd5 1112
2be7d22f
VK
1113 switch (rc) {
1114 case 0:
795ce734 1115 /* statistics will be updated on the tx_complete */
2be7d22f
VK
1116 dev_kfree_skb_any(skb);
1117 return NETDEV_TX_OK;
1118 case -ENOMEM:
1119 return NETDEV_TX_BUSY;
1120 default:
afda8bb5 1121 break; /* goto drop; */
2be7d22f
VK
1122 }
1123 drop:
2be7d22f
VK
1124 ndev->stats.tx_dropped++;
1125 dev_kfree_skb_any(skb);
1126
1127 return NET_XMIT_DROP;
1128}
1129
1130/**
1131 * Clean up transmitted skb's from the Tx VRING
1132 *
e0287c4a
VK
1133 * Return number of descriptors cleared
1134 *
2be7d22f
VK
1135 * Safe to call from IRQ
1136 */
e0287c4a 1137int wil_tx_complete(struct wil6210_priv *wil, int ringid)
2be7d22f 1138{
795ce734 1139 struct net_device *ndev = wil_to_ndev(wil);
2be7d22f
VK
1140 struct device *dev = wil_to_dev(wil);
1141 struct vring *vring = &wil->vring_tx[ringid];
097638a0 1142 struct vring_tx_data *txdata = &wil->vring_tx_data[ringid];
e0287c4a 1143 int done = 0;
c8b78b5f
VK
1144 int cid = wil->vring2cid_tid[ringid][0];
1145 struct wil_net_stats *stats = &wil->sta[cid].stats;
c236658f 1146 volatile struct vring_tx_desc *_d;
2be7d22f
VK
1147
1148 if (!vring->va) {
1149 wil_err(wil, "Tx irq[%d]: vring not initialized\n", ringid);
e0287c4a 1150 return 0;
2be7d22f
VK
1151 }
1152
097638a0
VK
1153 if (!txdata->enabled) {
1154 wil_info(wil, "Tx irq[%d]: vring disabled\n", ringid);
1155 return 0;
1156 }
1157
7743882d 1158 wil_dbg_txrx(wil, "%s(%d)\n", __func__, ringid);
2be7d22f
VK
1159
1160 while (!wil_vring_is_empty(vring)) {
c236658f 1161 int new_swtail;
f88f113a 1162 struct wil_ctx *ctx = &vring->ctx[vring->swtail];
c236658f
VK
1163 /**
1164 * For the fragmented skb, HW will set DU bit only for the
1165 * last fragment. look for it
1166 */
1167 int lf = (vring->swtail + ctx->nr_frags) % vring->size;
1168 /* TODO: check we are not past head */
4de41bef 1169
c236658f
VK
1170 _d = &vring->va[lf].tx;
1171 if (!(_d->dma.status & TX_DMA_STATUS_DU))
2be7d22f
VK
1172 break;
1173
c236658f
VK
1174 new_swtail = (lf + 1) % vring->size;
1175 while (vring->swtail != new_swtail) {
1176 struct vring_tx_desc dd, *d = &dd;
c236658f 1177 u16 dmalen;
76dfa4b7
VK
1178 struct sk_buff *skb;
1179
1180 ctx = &vring->ctx[vring->swtail];
1181 skb = ctx->skb;
c236658f 1182 _d = &vring->va[vring->swtail].tx;
2be7d22f 1183
c236658f 1184 *d = *_d;
f88f113a 1185
c236658f
VK
1186 dmalen = le16_to_cpu(d->dma.length);
1187 trace_wil6210_tx_done(ringid, vring->swtail, dmalen,
1188 d->dma.error);
1189 wil_dbg_txrx(wil,
1190 "Tx[%3d] : %d bytes, status 0x%02x err 0x%02x\n",
1191 vring->swtail, dmalen, d->dma.status,
1192 d->dma.error);
1193 wil_hex_dump_txrx("TxC ", DUMP_PREFIX_NONE, 32, 4,
1194 (const void *)d, sizeof(*d), false);
795ce734 1195
2232abd5 1196 wil_txdesc_unmap(dev, d, ctx);
c236658f
VK
1197
1198 if (skb) {
1199 if (d->dma.error == 0) {
1200 ndev->stats.tx_packets++;
1201 stats->tx_packets++;
1202 ndev->stats.tx_bytes += skb->len;
1203 stats->tx_bytes += skb->len;
1204 } else {
1205 ndev->stats.tx_errors++;
1206 stats->tx_errors++;
1207 }
1208
1209 dev_kfree_skb_any(skb);
1210 }
1211 memset(ctx, 0, sizeof(*ctx));
1212 /* There is no need to touch HW descriptor:
1213 * - ststus bit TX_DMA_STATUS_DU is set by design,
1214 * so hardware will not try to process this desc.,
1215 * - rest of descriptor will be initialized on Tx.
1216 */
1217 vring->swtail = wil_vring_next_tail(vring);
1218 done++;
2be7d22f 1219 }
2be7d22f 1220 }
67c3e1b4 1221
7c0acf86 1222 if (wil_vring_is_empty(vring)) { /* performance monitoring */
67c3e1b4 1223 wil_dbg_txrx(wil, "Ring[%2d] empty\n", ringid);
7c0acf86
VK
1224 txdata->last_idle = get_cycles();
1225 }
67c3e1b4 1226
55f8f680
VK
1227 if (wil_vring_avail_tx(vring) > wil_vring_wmark_high(vring)) {
1228 wil_dbg_txrx(wil, "netif_tx_wake : ring not full\n");
2be7d22f 1229 netif_tx_wake_all_queues(wil_to_ndev(wil));
55f8f680 1230 }
e0287c4a
VK
1231
1232 return done;
2be7d22f 1233}