]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/wireless/intel/iwlwifi/iwl-fw-file.h
mwifiex: apply radar flag
[mirror_ubuntu-artful-kernel.git] / drivers / net / wireless / intel / iwlwifi / iwl-fw-file.h
CommitLineData
edf38334
DF
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2008 - 2014 Intel Corporation. All rights reserved.
96c285da 9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
6fa52430 10 * Copyright(c) 2016 Intel Deutschland GmbH
edf38334
DF
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24 * USA
25 *
26 * The full GNU General Public License is included in this distribution
410dc5aa 27 * in the file called COPYING.
edf38334
DF
28 *
29 * Contact Information:
cb2f8277 30 * Intel Linux Wireless <linuxwifi@intel.com>
edf38334
DF
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
32 *
33 * BSD LICENSE
34 *
51368bf7 35 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
96c285da 36 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
6fa52430 37 * Copyright(c) 2016 Intel Deutschland GmbH
edf38334
DF
38 * All rights reserved.
39 *
40 * Redistribution and use in source and binary forms, with or without
41 * modification, are permitted provided that the following conditions
42 * are met:
43 *
44 * * Redistributions of source code must retain the above copyright
45 * notice, this list of conditions and the following disclaimer.
46 * * Redistributions in binary form must reproduce the above copyright
47 * notice, this list of conditions and the following disclaimer in
48 * the documentation and/or other materials provided with the
49 * distribution.
50 * * Neither the name Intel Corporation nor the names of its
51 * contributors may be used to endorse or promote products derived
52 * from this software without specific prior written permission.
53 *
54 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
55 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
56 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
57 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
58 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
59 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
60 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
61 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
62 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
63 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
64 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
65 *****************************************************************************/
66
3995deaf
JB
67#ifndef __iwl_fw_file_h__
68#define __iwl_fw_file_h__
edf38334 69
b1c23d9e 70#include <linux/netdevice.h>
d2709ad7 71#include <linux/nl80211.h>
b1c23d9e 72
edf38334
DF
73/* v1/v2 uCode file layout */
74struct iwl_ucode_header {
75 __le32 ver; /* major/minor/API/serial */
76 union {
77 struct {
78 __le32 inst_size; /* bytes of runtime code */
79 __le32 data_size; /* bytes of runtime data */
80 __le32 init_size; /* bytes of init code */
81 __le32 init_data_size; /* bytes of init data */
82 __le32 boot_size; /* bytes of bootstrap code */
83 u8 data[0]; /* in same order as sizes */
84 } v1;
85 struct {
86 __le32 build; /* build number */
87 __le32 inst_size; /* bytes of runtime code */
88 __le32 data_size; /* bytes of runtime data */
89 __le32 init_size; /* bytes of init code */
90 __le32 init_data_size; /* bytes of init data */
91 __le32 boot_size; /* bytes of bootstrap code */
92 u8 data[0]; /* in same order as sizes */
93 } v2;
94 } u;
95};
96
97/*
98 * new TLV uCode file layout
99 *
100 * The new TLV file format contains TLVs, that each specify
0479c19d 101 * some piece of data.
edf38334
DF
102 */
103
104enum iwl_ucode_tlv_type {
105 IWL_UCODE_TLV_INVALID = 0, /* unused */
106 IWL_UCODE_TLV_INST = 1,
107 IWL_UCODE_TLV_DATA = 2,
108 IWL_UCODE_TLV_INIT = 3,
109 IWL_UCODE_TLV_INIT_DATA = 4,
110 IWL_UCODE_TLV_BOOT = 5,
111 IWL_UCODE_TLV_PROBE_MAX_LEN = 6, /* a u32 value */
112 IWL_UCODE_TLV_PAN = 7,
113 IWL_UCODE_TLV_RUNT_EVTLOG_PTR = 8,
114 IWL_UCODE_TLV_RUNT_EVTLOG_SIZE = 9,
115 IWL_UCODE_TLV_RUNT_ERRLOG_PTR = 10,
116 IWL_UCODE_TLV_INIT_EVTLOG_PTR = 11,
117 IWL_UCODE_TLV_INIT_EVTLOG_SIZE = 12,
118 IWL_UCODE_TLV_INIT_ERRLOG_PTR = 13,
119 IWL_UCODE_TLV_ENHANCE_SENS_TBL = 14,
120 IWL_UCODE_TLV_PHY_CALIBRATION_SIZE = 15,
121 IWL_UCODE_TLV_WOWLAN_INST = 16,
122 IWL_UCODE_TLV_WOWLAN_DATA = 17,
123 IWL_UCODE_TLV_FLAGS = 18,
ed8c8365
DS
124 IWL_UCODE_TLV_SEC_RT = 19,
125 IWL_UCODE_TLV_SEC_INIT = 20,
126 IWL_UCODE_TLV_SEC_WOWLAN = 21,
127 IWL_UCODE_TLV_DEF_CALIB = 22,
128 IWL_UCODE_TLV_PHY_SKU = 23,
e2d6f4e7
EH
129 IWL_UCODE_TLV_SECURE_SEC_RT = 24,
130 IWL_UCODE_TLV_SECURE_SEC_INIT = 25,
131 IWL_UCODE_TLV_SECURE_SEC_WOWLAN = 26,
132 IWL_UCODE_TLV_NUM_OF_CPU = 27,
e36e5433 133 IWL_UCODE_TLV_CSCHEME = 28,
a2978b11
EH
134 IWL_UCODE_TLV_API_CHANGES_SET = 29,
135 IWL_UCODE_TLV_ENABLED_CAPABILITIES = 30,
762533ba 136 IWL_UCODE_TLV_N_SCAN_CHANNELS = 31,
a6c4fb44 137 IWL_UCODE_TLV_PAGING = 32,
61df750c 138 IWL_UCODE_TLV_SEC_RT_USNIFFER = 34,
b4821767 139 IWL_UCODE_TLV_SDIO_ADMA_ADDR = 35,
7e1223b5 140 IWL_UCODE_TLV_FW_VERSION = 36,
490fefeb
LK
141 IWL_UCODE_TLV_FW_DBG_DEST = 38,
142 IWL_UCODE_TLV_FW_DBG_CONF = 39,
d2709ad7 143 IWL_UCODE_TLV_FW_DBG_TRIGGER = 40,
17564dde 144 IWL_UCODE_TLV_FW_GSCAN_CAPA = 50,
a6017b90 145 IWL_UCODE_TLV_FW_MEM_SEG = 51,
edf38334
DF
146};
147
edf38334 148struct iwl_ucode_tlv {
0479c19d 149 __le32 type; /* see above */
edf38334
DF
150 __le32 length; /* not including type/length fields */
151 u8 data[0];
152};
153
06ddbf5a
EG
154#define IWL_TLV_UCODE_MAGIC 0x0a4c5749
155#define FW_VER_HUMAN_READABLE_SZ 64
edf38334
DF
156
157struct iwl_tlv_ucode_header {
158 /*
159 * The TLV style ucode header is distinguished from
160 * the v1/v2 style header by first four bytes being
161 * zero, as such is an invalid combination of
162 * major/minor/API/serial versions.
163 */
164 __le32 zero;
165 __le32 magic;
06ddbf5a 166 u8 human_readable[FW_VER_HUMAN_READABLE_SZ];
7e1223b5
EG
167 /* major/minor/API/serial or major in new format */
168 __le32 ver;
edf38334 169 __le32 build;
0479c19d 170 __le64 ignore;
edf38334
DF
171 /*
172 * The data contained herein has a TLV layout,
173 * see above for the TLV header and types.
174 * Note that each TLV is padded to a length
175 * that is a multiple of 4 for alignment.
176 */
177 u8 data[0];
178};
179
a2978b11
EH
180/*
181 * ucode TLVs
182 *
183 * ability to get extension for: flags & capabilities from ucode binaries files
184 */
185struct iwl_ucode_api {
186 __le32 api_index;
187 __le32 api_flags;
188} __packed;
189
190struct iwl_ucode_capa {
191 __le32 api_index;
192 __le32 api_capa;
193} __packed;
194
a52703b2
JB
195/**
196 * enum iwl_ucode_tlv_flag - ucode API flags
197 * @IWL_UCODE_TLV_FLAGS_PAN: This is PAN capable microcode; this previously
198 * was a separate TLV but moved here to save space.
0d365ae5 199 * @IWL_UCODE_TLV_FLAGS_NEWSCAN: new uCode scan behavior on hidden SSID,
a52703b2
JB
200 * treats good CRC threshold as a boolean
201 * @IWL_UCODE_TLV_FLAGS_MFP: This uCode image supports MFP (802.11w).
a52703b2
JB
202 * @IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT: This uCode image supports uAPSD
203 * @IWL_UCODE_TLV_FLAGS_SHORT_BL: 16 entries of black list instead of 64 in scan
204 * offload profile config command.
205 * @IWL_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS: D3 image supports up to six
206 * (rather than two) IPv6 addresses
207 * @IWL_UCODE_TLV_FLAGS_NO_BASIC_SSID: not sending a probe with the SSID element
208 * from the probe request template.
209 * @IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL: new NS offload (small version)
210 * @IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE: new NS offload (large version)
a52703b2
JB
211 * @IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT: General support for uAPSD
212 * @IWL_UCODE_TLV_FLAGS_P2P_PS_UAPSD: P2P client supports uAPSD power save
213 * @IWL_UCODE_TLV_FLAGS_BCAST_FILTERING: uCode supports broadcast filtering.
a52703b2
JB
214 * @IWL_UCODE_TLV_FLAGS_EBS_SUPPORT: this uCode image supports EBS.
215 */
216enum iwl_ucode_tlv_flag {
217 IWL_UCODE_TLV_FLAGS_PAN = BIT(0),
218 IWL_UCODE_TLV_FLAGS_NEWSCAN = BIT(1),
219 IWL_UCODE_TLV_FLAGS_MFP = BIT(2),
a52703b2
JB
220 IWL_UCODE_TLV_FLAGS_SHORT_BL = BIT(7),
221 IWL_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS = BIT(10),
222 IWL_UCODE_TLV_FLAGS_NO_BASIC_SSID = BIT(12),
223 IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL = BIT(15),
224 IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE = BIT(16),
a52703b2
JB
225 IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT = BIT(24),
226 IWL_UCODE_TLV_FLAGS_EBS_SUPPORT = BIT(25),
227 IWL_UCODE_TLV_FLAGS_P2P_PS_UAPSD = BIT(26),
228 IWL_UCODE_TLV_FLAGS_BCAST_FILTERING = BIT(29),
a52703b2
JB
229};
230
9efeccac 231typedef unsigned int __bitwise iwl_ucode_tlv_api_t;
859d914c 232
a52703b2
JB
233/**
234 * enum iwl_ucode_tlv_api - ucode api
a52703b2
JB
235 * @IWL_UCODE_TLV_API_FRAGMENTED_SCAN: This ucode supports active dwell time
236 * longer than the passive one, which is essential for fragmented scan.
8ba2d7a1 237 * @IWL_UCODE_TLV_API_WIFI_MCC_UPDATE: ucode supports MCC updates with source.
c5d679a5 238 * @IWL_UCODE_TLV_API_LQ_SS_PARAMS: Configure STBC/BFER via LQ CMD ss_params
f0d8f38c 239 * @IWL_UCODE_TLV_API_NEW_VERSION: new versioning format
aacf8f18
AS
240 * @IWL_UCODE_TLV_API_SCAN_TSF_REPORT: Scan start time reported in scan
241 * iteration complete notification, and the timestamp reported for RX
242 * received during scan, are reported in TSF of the mac specified in the
243 * scan request.
d3f555f4
JB
244 *
245 * @NUM_IWL_UCODE_TLV_API: number of bits used
a52703b2
JB
246 */
247enum iwl_ucode_tlv_api {
859d914c
JB
248 IWL_UCODE_TLV_API_FRAGMENTED_SCAN = (__force iwl_ucode_tlv_api_t)8,
249 IWL_UCODE_TLV_API_WIFI_MCC_UPDATE = (__force iwl_ucode_tlv_api_t)9,
859d914c 250 IWL_UCODE_TLV_API_LQ_SS_PARAMS = (__force iwl_ucode_tlv_api_t)18,
4b87e5af 251 IWL_UCODE_TLV_API_NEW_VERSION = (__force iwl_ucode_tlv_api_t)20,
aacf8f18 252 IWL_UCODE_TLV_API_SCAN_TSF_REPORT = (__force iwl_ucode_tlv_api_t)28,
d3f555f4
JB
253
254 NUM_IWL_UCODE_TLV_API
255#ifdef __CHECKER__
256 /* sparse says it cannot increment the previous enum member */
257 = 128
258#endif
a52703b2
JB
259};
260
9efeccac 261typedef unsigned int __bitwise iwl_ucode_tlv_capa_t;
859d914c 262
a52703b2
JB
263/**
264 * enum iwl_ucode_tlv_capa - ucode capabilities
265 * @IWL_UCODE_TLV_CAPA_D0I3_SUPPORT: supports D0i3
266 * @IWL_UCODE_TLV_CAPA_LAR_SUPPORT: supports Location Aware Regulatory
267 * @IWL_UCODE_TLV_CAPA_UMAC_SCAN: supports UMAC scan.
3d44eebf 268 * @IWL_UCODE_TLV_CAPA_BEAMFORMER: supports Beamformer
ce792918 269 * @IWL_UCODE_TLV_CAPA_TOF_SUPPORT: supports Time of Flight (802.11mc FTM)
a52703b2
JB
270 * @IWL_UCODE_TLV_CAPA_TDLS_SUPPORT: support basic TDLS functionality
271 * @IWL_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT: supports insertion of current
272 * tx power value into TPC Report action frame and Link Measurement Report
273 * action frame
274 * @IWL_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT: supports updating current
275 * channel in DS parameter set element in probe requests.
276 * @IWL_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT: supports adding TPC Report IE in
277 * probe requests.
278 * @IWL_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT: supports Quiet Period requests
279 * @IWL_UCODE_TLV_CAPA_DQA_SUPPORT: supports dynamic queue allocation (DQA),
280 * which also implies support for the scheduler configuration command
281 * @IWL_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH: supports TDLS channel switching
23ae6128 282 * @IWL_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG: Consolidated D3-D0 image
a52703b2 283 * @IWL_UCODE_TLV_CAPA_HOTSPOT_SUPPORT: supports Hot Spot Command
0becb377 284 * @IWL_UCODE_TLV_CAPA_DC2DC_SUPPORT: supports DC2DC Command
93190fb0 285 * @IWL_UCODE_TLV_CAPA_CSUM_SUPPORT: supports TCP Checksum Offload
91a8bcde 286 * @IWL_UCODE_TLV_CAPA_RADIO_BEACON_STATS: support radio and beacon statistics
c5241b0c
AS
287 * @IWL_UCODE_TLV_CAPA_P2P_SCM_UAPSD: supports U-APSD on p2p interface when it
288 * is standalone or with a BSS station interface in the same binding.
0522588d 289 * @IWL_UCODE_TLV_CAPA_BT_COEX_PLCR: enabled BT Coex packet level co-running
4d165d12
AN
290 * @IWL_UCODE_TLV_CAPA_LAR_MULTI_MCC: ucode supports LAR updates with different
291 * sources for the MCC. This TLV bit is a future replacement to
292 * IWL_UCODE_TLV_API_WIFI_MCC_UPDATE. When either is set, multi-source LAR
293 * is supported.
70e90992 294 * @IWL_UCODE_TLV_CAPA_BT_COEX_RRC: supports BT Coex RRC
17564dde 295 * @IWL_UCODE_TLV_CAPA_GSCAN_SUPPORT: supports gscan
65e25482 296 * @IWL_UCODE_TLV_CAPA_STA_PM_NOTIF: firmware will send STA PM notification
78efc702 297 * @IWL_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE: extended DTS measurement
b08dbed7 298 * @IWL_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS: supports short PM timeouts
e7c2e1fd 299 * @IWL_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT: supports bt-coex Multi-priority LUT
d3a108a4
AO
300 * @IWL_UCODE_TLV_CAPA_CSA_AND_TBTT_OFFLOAD: the firmware supports CSA
301 * countdown offloading. Beacon notifications are not sent to the host.
302 * The fw also offloads TBTT alignment.
1e3c3c35
EG
303 * @IWL_UCODE_TLV_CAPA_BEACON_ANT_SELECTION: firmware will decide on what
304 * antenna the beacon should be transmitted
0db056d3
SS
305 * @IWL_UCODE_TLV_CAPA_BEACON_STORING: firmware will store the latest beacon
306 * from AP and will send it upon d0i3 exit.
6fa52430 307 * @IWL_UCODE_TLV_CAPA_LAR_SUPPORT_V2: support LAR API V2
0a3b7119
CRI
308 * @IWL_UCODE_TLV_CAPA_CT_KILL_BY_FW: firmware responsible for CT-kill
309 * @IWL_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT: supports temperature
310 * thresholds reporting
5c89e7bc 311 * @IWL_UCODE_TLV_CAPA_CTDP_SUPPORT: supports cTDP command
3d2d4422
GBA
312 * @IWL_UCODE_TLV_CAPA_USNIFFER_UNIFIED: supports usniffer enabled in
313 * regular image.
5b086414
GBA
314 * @IWL_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG: support getting more shared
315 * memory addresses from the firmware.
03098268 316 * @IWL_UCODE_TLV_CAPA_LQM_SUPPORT: supports Link Quality Measurement
55bfa4b9
LC
317 * @IWL_UCODE_TLV_CAPA_TX_POWER_ACK: reduced TX power API has larger
318 * command size (command version 4) that supports toggling ACK TX
319 * power reduction.
d3f555f4
JB
320 *
321 * @NUM_IWL_UCODE_TLV_CAPA: number of bits used
a52703b2
JB
322 */
323enum iwl_ucode_tlv_capa {
859d914c
JB
324 IWL_UCODE_TLV_CAPA_D0I3_SUPPORT = (__force iwl_ucode_tlv_capa_t)0,
325 IWL_UCODE_TLV_CAPA_LAR_SUPPORT = (__force iwl_ucode_tlv_capa_t)1,
326 IWL_UCODE_TLV_CAPA_UMAC_SCAN = (__force iwl_ucode_tlv_capa_t)2,
327 IWL_UCODE_TLV_CAPA_BEAMFORMER = (__force iwl_ucode_tlv_capa_t)3,
ce792918 328 IWL_UCODE_TLV_CAPA_TOF_SUPPORT = (__force iwl_ucode_tlv_capa_t)5,
859d914c
JB
329 IWL_UCODE_TLV_CAPA_TDLS_SUPPORT = (__force iwl_ucode_tlv_capa_t)6,
330 IWL_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT = (__force iwl_ucode_tlv_capa_t)8,
331 IWL_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT = (__force iwl_ucode_tlv_capa_t)9,
332 IWL_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT = (__force iwl_ucode_tlv_capa_t)10,
333 IWL_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT = (__force iwl_ucode_tlv_capa_t)11,
334 IWL_UCODE_TLV_CAPA_DQA_SUPPORT = (__force iwl_ucode_tlv_capa_t)12,
335 IWL_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH = (__force iwl_ucode_tlv_capa_t)13,
23ae6128 336 IWL_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG = (__force iwl_ucode_tlv_capa_t)17,
859d914c 337 IWL_UCODE_TLV_CAPA_HOTSPOT_SUPPORT = (__force iwl_ucode_tlv_capa_t)18,
0becb377 338 IWL_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT = (__force iwl_ucode_tlv_capa_t)19,
93190fb0 339 IWL_UCODE_TLV_CAPA_CSUM_SUPPORT = (__force iwl_ucode_tlv_capa_t)21,
859d914c 340 IWL_UCODE_TLV_CAPA_RADIO_BEACON_STATS = (__force iwl_ucode_tlv_capa_t)22,
c5241b0c 341 IWL_UCODE_TLV_CAPA_P2P_SCM_UAPSD = (__force iwl_ucode_tlv_capa_t)26,
859d914c
JB
342 IWL_UCODE_TLV_CAPA_BT_COEX_PLCR = (__force iwl_ucode_tlv_capa_t)28,
343 IWL_UCODE_TLV_CAPA_LAR_MULTI_MCC = (__force iwl_ucode_tlv_capa_t)29,
344 IWL_UCODE_TLV_CAPA_BT_COEX_RRC = (__force iwl_ucode_tlv_capa_t)30,
17564dde 345 IWL_UCODE_TLV_CAPA_GSCAN_SUPPORT = (__force iwl_ucode_tlv_capa_t)31,
65e25482 346 IWL_UCODE_TLV_CAPA_STA_PM_NOTIF = (__force iwl_ucode_tlv_capa_t)38,
78efc702 347 IWL_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE = (__force iwl_ucode_tlv_capa_t)64,
b08dbed7 348 IWL_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS = (__force iwl_ucode_tlv_capa_t)65,
e7c2e1fd 349 IWL_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT = (__force iwl_ucode_tlv_capa_t)67,
81f02ba3 350 IWL_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT = (__force iwl_ucode_tlv_capa_t)68,
d3a108a4 351 IWL_UCODE_TLV_CAPA_CSA_AND_TBTT_OFFLOAD = (__force iwl_ucode_tlv_capa_t)70,
1e3c3c35 352 IWL_UCODE_TLV_CAPA_BEACON_ANT_SELECTION = (__force iwl_ucode_tlv_capa_t)71,
0db056d3 353 IWL_UCODE_TLV_CAPA_BEACON_STORING = (__force iwl_ucode_tlv_capa_t)72,
6fa52430 354 IWL_UCODE_TLV_CAPA_LAR_SUPPORT_V2 = (__force iwl_ucode_tlv_capa_t)73,
0a3b7119
CRI
355 IWL_UCODE_TLV_CAPA_CT_KILL_BY_FW = (__force iwl_ucode_tlv_capa_t)74,
356 IWL_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT = (__force iwl_ucode_tlv_capa_t)75,
5c89e7bc 357 IWL_UCODE_TLV_CAPA_CTDP_SUPPORT = (__force iwl_ucode_tlv_capa_t)76,
3d2d4422 358 IWL_UCODE_TLV_CAPA_USNIFFER_UNIFIED = (__force iwl_ucode_tlv_capa_t)77,
5b086414 359 IWL_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG = (__force iwl_ucode_tlv_capa_t)80,
03098268 360 IWL_UCODE_TLV_CAPA_LQM_SUPPORT = (__force iwl_ucode_tlv_capa_t)81,
55bfa4b9 361 IWL_UCODE_TLV_CAPA_TX_POWER_ACK = (__force iwl_ucode_tlv_capa_t)84,
d3f555f4
JB
362
363 NUM_IWL_UCODE_TLV_CAPA
364#ifdef __CHECKER__
365 /* sparse says it cannot increment the previous enum member */
366 = 128
367#endif
a52703b2
JB
368};
369
370/* The default calibrate table size if not specified by firmware file */
371#define IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE 18
372#define IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE 19
373#define IWL_MAX_PHY_CALIBRATE_TBL_SIZE 253
374
375/* The default max probe length if not specified by the firmware file */
376#define IWL_DEFAULT_MAX_PROBE_LENGTH 200
377
378/*
379 * For 16.0 uCode and above, there is no differentiation between sections,
380 * just an offset to the HW address.
381 */
a52703b2 382#define CPU1_CPU2_SEPARATOR_SECTION 0xFFFFCCCC
a6c4fb44 383#define PAGING_SEPARATOR_SECTION 0xAAAABBBB
a52703b2
JB
384
385/* uCode version contains 4 values: Major/Minor/API/Serial */
386#define IWL_UCODE_MAJOR(ver) (((ver) & 0xFF000000) >> 24)
387#define IWL_UCODE_MINOR(ver) (((ver) & 0x00FF0000) >> 16)
388#define IWL_UCODE_API(ver) (((ver) & 0x0000FF00) >> 8)
389#define IWL_UCODE_SERIAL(ver) ((ver) & 0x000000FF)
390
391/*
392 * Calibration control struct.
393 * Sent as part of the phy configuration command.
394 * @flow_trigger: bitmap for which calibrations to perform according to
395 * flow triggers.
396 * @event_trigger: bitmap for which calibrations to perform according to
397 * event triggers.
398 */
399struct iwl_tlv_calib_ctrl {
400 __le32 flow_trigger;
401 __le32 event_trigger;
402} __packed;
403
404enum iwl_fw_phy_cfg {
405 FW_PHY_CFG_RADIO_TYPE_POS = 0,
406 FW_PHY_CFG_RADIO_TYPE = 0x3 << FW_PHY_CFG_RADIO_TYPE_POS,
407 FW_PHY_CFG_RADIO_STEP_POS = 2,
408 FW_PHY_CFG_RADIO_STEP = 0x3 << FW_PHY_CFG_RADIO_STEP_POS,
409 FW_PHY_CFG_RADIO_DASH_POS = 4,
410 FW_PHY_CFG_RADIO_DASH = 0x3 << FW_PHY_CFG_RADIO_DASH_POS,
411 FW_PHY_CFG_TX_CHAIN_POS = 16,
412 FW_PHY_CFG_TX_CHAIN = 0xf << FW_PHY_CFG_TX_CHAIN_POS,
413 FW_PHY_CFG_RX_CHAIN_POS = 20,
414 FW_PHY_CFG_RX_CHAIN = 0xf << FW_PHY_CFG_RX_CHAIN_POS,
415};
416
417#define IWL_UCODE_MAX_CS 1
418
419/**
420 * struct iwl_fw_cipher_scheme - a cipher scheme supported by FW.
421 * @cipher: a cipher suite selector
422 * @flags: cipher scheme flags (currently reserved for a future use)
423 * @hdr_len: a size of MPDU security header
424 * @pn_len: a size of PN
425 * @pn_off: an offset of pn from the beginning of the security header
426 * @key_idx_off: an offset of key index byte in the security header
427 * @key_idx_mask: a bit mask of key_idx bits
428 * @key_idx_shift: bit shift needed to get key_idx
429 * @mic_len: mic length in bytes
430 * @hw_cipher: a HW cipher index used in host commands
431 */
432struct iwl_fw_cipher_scheme {
433 __le32 cipher;
434 u8 flags;
435 u8 hdr_len;
436 u8 pn_len;
437 u8 pn_off;
438 u8 key_idx_off;
439 u8 key_idx_mask;
440 u8 key_idx_shift;
441 u8 mic_len;
442 u8 hw_cipher;
443} __packed;
444
490fefeb
LK
445enum iwl_fw_dbg_reg_operator {
446 CSR_ASSIGN,
447 CSR_SETBIT,
448 CSR_CLEARBIT,
449
450 PRPH_ASSIGN,
451 PRPH_SETBIT,
452 PRPH_CLEARBIT,
869f3b15
HD
453
454 INDIRECT_ASSIGN,
455 INDIRECT_SETBIT,
456 INDIRECT_CLEARBIT,
457
458 PRPH_BLOCKBIT,
490fefeb
LK
459};
460
461/**
462 * struct iwl_fw_dbg_reg_op - an operation on a register
463 *
464 * @op: %enum iwl_fw_dbg_reg_operator
465 * @addr: offset of the register
466 * @val: value
467 */
468struct iwl_fw_dbg_reg_op {
469 u8 op;
470 u8 reserved[3];
471 __le32 addr;
472 __le32 val;
473} __packed;
474
475/**
476 * enum iwl_fw_dbg_monitor_mode - available monitor recording modes
477 *
478 * @SMEM_MODE: monitor stores the data in SMEM
479 * @EXTERNAL_MODE: monitor stores the data in allocated DRAM
480 * @MARBH_MODE: monitor stores the data in MARBH buffer
6a8ac59c 481 * @MIPI_MODE: monitor outputs the data through the MIPI interface
490fefeb
LK
482 */
483enum iwl_fw_dbg_monitor_mode {
484 SMEM_MODE = 0,
485 EXTERNAL_MODE = 1,
486 MARBH_MODE = 2,
6a8ac59c 487 MIPI_MODE = 3,
490fefeb
LK
488};
489
5bdaa0ef
JB
490/**
491 * enum iwl_fw_mem_seg_type - memory segment type
492 * @FW_DBG_MEM_TYPE_MASK: mask for the type indication
493 * @FW_DBG_MEM_TYPE_REGULAR: regular memory
494 * @FW_DBG_MEM_TYPE_PRPH: periphery memory (requires special reading)
495 */
496enum iwl_fw_mem_seg_type {
497 FW_DBG_MEM_TYPE_MASK = 0xff000000,
498 FW_DBG_MEM_TYPE_REGULAR = 0x00000000,
499 FW_DBG_MEM_TYPE_PRPH = 0x01000000,
500};
501
a6017b90
GBA
502/**
503 * struct iwl_fw_dbg_mem_seg_tlv - configures the debug data memory segments
504 *
5bdaa0ef
JB
505 * @data_type: the memory segment type to record, see &enum iwl_fw_mem_seg_type
506 * for what we care about
a6017b90
GBA
507 * @ofs: the memory segment offset
508 * @len: the memory segment length, in bytes
509 *
510 * This parses IWL_UCODE_TLV_FW_MEM_SEG
511 */
512struct iwl_fw_dbg_mem_seg_tlv {
513 __le32 data_type;
514 __le32 ofs;
515 __le32 len;
516} __packed;
517
490fefeb
LK
518/**
519 * struct iwl_fw_dbg_dest_tlv - configures the destination of the debug data
520 *
521 * @version: version of the TLV - currently 0
522 * @monitor_mode: %enum iwl_fw_dbg_monitor_mode
96c285da 523 * @size_power: buffer size will be 2^(size_power + 11)
490fefeb
LK
524 * @base_reg: addr of the base addr register (PRPH)
525 * @end_reg: addr of the end addr register (PRPH)
526 * @write_ptr_reg: the addr of the reg of the write pointer
527 * @wrap_count: the addr of the reg of the wrap_count
528 * @base_shift: shift right of the base addr reg
529 * @end_shift: shift right of the end addr reg
530 * @reg_ops: array of registers operations
531 *
532 * This parses IWL_UCODE_TLV_FW_DBG_DEST
533 */
534struct iwl_fw_dbg_dest_tlv {
535 u8 version;
536 u8 monitor_mode;
96c285da
EG
537 u8 size_power;
538 u8 reserved;
490fefeb
LK
539 __le32 base_reg;
540 __le32 end_reg;
541 __le32 write_ptr_reg;
542 __le32 wrap_count;
543 u8 base_shift;
544 u8 end_shift;
545 struct iwl_fw_dbg_reg_op reg_ops[0];
546} __packed;
547
548struct iwl_fw_dbg_conf_hcmd {
549 u8 id;
550 u8 reserved;
551 __le16 len;
552 u8 data[0];
553} __packed;
554
555/**
d2709ad7 556 * enum iwl_fw_dbg_trigger_mode - triggers functionalities
490fefeb 557 *
d2709ad7
EG
558 * @IWL_FW_DBG_TRIGGER_START: when trigger occurs re-conf the dbg mechanism
559 * @IWL_FW_DBG_TRIGGER_STOP: when trigger occurs pull the dbg data
36fb9017
OG
560 * @IWL_FW_DBG_TRIGGER_MONITOR_ONLY: when trigger occurs trigger is set to
561 * collect only monitor data
490fefeb 562 */
d2709ad7
EG
563enum iwl_fw_dbg_trigger_mode {
564 IWL_FW_DBG_TRIGGER_START = BIT(0),
565 IWL_FW_DBG_TRIGGER_STOP = BIT(1),
36fb9017 566 IWL_FW_DBG_TRIGGER_MONITOR_ONLY = BIT(2),
d2709ad7 567};
490fefeb
LK
568
569/**
d2709ad7
EG
570 * enum iwl_fw_dbg_trigger_vif_type - define the VIF type for a trigger
571 * @IWL_FW_DBG_CONF_VIF_ANY: any vif type
572 * @IWL_FW_DBG_CONF_VIF_IBSS: IBSS mode
573 * @IWL_FW_DBG_CONF_VIF_STATION: BSS mode
574 * @IWL_FW_DBG_CONF_VIF_AP: AP mode
575 * @IWL_FW_DBG_CONF_VIF_P2P_CLIENT: P2P Client mode
576 * @IWL_FW_DBG_CONF_VIF_P2P_GO: P2P GO mode
577 * @IWL_FW_DBG_CONF_VIF_P2P_DEVICE: P2P device
490fefeb 578 */
d2709ad7
EG
579enum iwl_fw_dbg_trigger_vif_type {
580 IWL_FW_DBG_CONF_VIF_ANY = NL80211_IFTYPE_UNSPECIFIED,
581 IWL_FW_DBG_CONF_VIF_IBSS = NL80211_IFTYPE_ADHOC,
582 IWL_FW_DBG_CONF_VIF_STATION = NL80211_IFTYPE_STATION,
583 IWL_FW_DBG_CONF_VIF_AP = NL80211_IFTYPE_AP,
584 IWL_FW_DBG_CONF_VIF_P2P_CLIENT = NL80211_IFTYPE_P2P_CLIENT,
585 IWL_FW_DBG_CONF_VIF_P2P_GO = NL80211_IFTYPE_P2P_GO,
586 IWL_FW_DBG_CONF_VIF_P2P_DEVICE = NL80211_IFTYPE_P2P_DEVICE,
490fefeb
LK
587};
588
589/**
d2709ad7
EG
590 * struct iwl_fw_dbg_trigger_tlv - a TLV that describes the trigger
591 * @id: %enum iwl_fw_dbg_trigger
592 * @vif_type: %enum iwl_fw_dbg_trigger_vif_type
593 * @stop_conf_ids: bitmap of configurations this trigger relates to.
594 * if the mode is %IWL_FW_DBG_TRIGGER_STOP, then if the bit corresponding
595 * to the currently running configuration is set, the data should be
596 * collected.
597 * @stop_delay: how many milliseconds to wait before collecting the data
598 * after the STOP trigger fires.
599 * @mode: %enum iwl_fw_dbg_trigger_mode - can be stop / start of both
600 * @start_conf_id: if mode is %IWL_FW_DBG_TRIGGER_START, this defines what
601 * configuration should be applied when the triggers kicks in.
602 * @occurrences: number of occurrences. 0 means the trigger will never fire.
a977a150
GBA
603 * @trig_dis_ms: the time, in milliseconds, after an occurrence of this
604 * trigger in which another occurrence should be ignored.
d2709ad7
EG
605 */
606struct iwl_fw_dbg_trigger_tlv {
607 __le32 id;
608 __le32 vif_type;
609 __le32 stop_conf_ids;
610 __le32 stop_delay;
611 u8 mode;
612 u8 start_conf_id;
613 __le16 occurrences;
a977a150
GBA
614 __le16 trig_dis_ms;
615 __le16 reserved[3];
d2709ad7
EG
616
617 u8 data[0];
618} __packed;
619
620#define FW_DBG_START_FROM_ALIVE 0
621#define FW_DBG_CONF_MAX 32
622#define FW_DBG_INVALID 0xff
623
9d761fd8
EG
624/**
625 * struct iwl_fw_dbg_trigger_missed_bcon - configures trigger for missed beacons
626 * @stop_consec_missed_bcon: stop recording if threshold is crossed.
627 * @stop_consec_missed_bcon_since_rx: stop recording if threshold is crossed.
628 * @start_consec_missed_bcon: start recording if threshold is crossed.
629 * @start_consec_missed_bcon_since_rx: start recording if threshold is crossed.
630 * @reserved1: reserved
631 * @reserved2: reserved
632 */
633struct iwl_fw_dbg_trigger_missed_bcon {
634 __le32 stop_consec_missed_bcon;
635 __le32 stop_consec_missed_bcon_since_rx;
636 __le32 reserved2[2];
637 __le32 start_consec_missed_bcon;
638 __le32 start_consec_missed_bcon_since_rx;
639 __le32 reserved1[2];
640} __packed;
641
917f39bb
EG
642/**
643 * struct iwl_fw_dbg_trigger_cmd - configures trigger for messages from FW.
644 * cmds: the list of commands to trigger the collection on
645 */
646struct iwl_fw_dbg_trigger_cmd {
647 struct cmd {
648 u8 cmd_id;
649 u8 group_id;
650 } __packed cmds[16];
651} __packed;
652
5a756c20
EG
653/**
654 * iwl_fw_dbg_trigger_stats - configures trigger for statistics
655 * @stop_offset: the offset of the value to be monitored
656 * @stop_threshold: the threshold above which to collect
657 * @start_offset: the offset of the value to be monitored
658 * @start_threshold: the threshold above which to start recording
659 */
660struct iwl_fw_dbg_trigger_stats {
661 __le32 stop_offset;
662 __le32 stop_threshold;
663 __le32 start_offset;
664 __le32 start_threshold;
665} __packed;
666
3ec50b5e
EG
667/**
668 * struct iwl_fw_dbg_trigger_low_rssi - trigger for low beacon RSSI
669 * @rssi: RSSI value to trigger at
670 */
671struct iwl_fw_dbg_trigger_low_rssi {
672 __le32 rssi;
673} __packed;
674
d42f5350
EG
675/**
676 * struct iwl_fw_dbg_trigger_mlme - configures trigger for mlme events
677 * @stop_auth_denied: number of denied authentication to collect
678 * @stop_auth_timeout: number of authentication timeout to collect
679 * @stop_rx_deauth: number of Rx deauth before to collect
680 * @stop_tx_deauth: number of Tx deauth before to collect
681 * @stop_assoc_denied: number of denied association to collect
682 * @stop_assoc_timeout: number of association timeout to collect
31755207 683 * @stop_connection_loss: number of connection loss to collect
d42f5350
EG
684 * @start_auth_denied: number of denied authentication to start recording
685 * @start_auth_timeout: number of authentication timeout to start recording
686 * @start_rx_deauth: number of Rx deauth to start recording
687 * @start_tx_deauth: number of Tx deauth to start recording
688 * @start_assoc_denied: number of denied association to start recording
689 * @start_assoc_timeout: number of association timeout to start recording
31755207 690 * @start_connection_loss: number of connection loss to start recording
d42f5350
EG
691 */
692struct iwl_fw_dbg_trigger_mlme {
693 u8 stop_auth_denied;
694 u8 stop_auth_timeout;
695 u8 stop_rx_deauth;
696 u8 stop_tx_deauth;
697
698 u8 stop_assoc_denied;
699 u8 stop_assoc_timeout;
31755207
EG
700 u8 stop_connection_loss;
701 u8 reserved;
d42f5350
EG
702
703 u8 start_auth_denied;
704 u8 start_auth_timeout;
705 u8 start_rx_deauth;
706 u8 start_tx_deauth;
707
708 u8 start_assoc_denied;
709 u8 start_assoc_timeout;
31755207
EG
710 u8 start_connection_loss;
711 u8 reserved2;
d42f5350
EG
712} __packed;
713
5d42e7b2
EG
714/**
715 * struct iwl_fw_dbg_trigger_txq_timer - configures the Tx queue's timer
716 * @command_queue: timeout for the command queue in ms
717 * @bss: timeout for the queues of a BSS (except for TDLS queues) in ms
718 * @softap: timeout for the queues of a softAP in ms
719 * @p2p_go: timeout for the queues of a P2P GO in ms
720 * @p2p_client: timeout for the queues of a P2P client in ms
721 * @p2p_device: timeout for the queues of a P2P device in ms
722 * @ibss: timeout for the queues of an IBSS in ms
723 * @tdls: timeout for the queues of a TDLS station in ms
724 */
725struct iwl_fw_dbg_trigger_txq_timer {
726 __le32 command_queue;
727 __le32 bss;
728 __le32 softap;
729 __le32 p2p_go;
730 __le32 p2p_client;
731 __le32 p2p_device;
732 __le32 ibss;
733 __le32 tdls;
734 __le32 reserved[4];
735} __packed;
736
874c174e
EG
737/**
738 * struct iwl_fw_dbg_trigger_time_event - configures a time event trigger
739 * time_Events: a list of tuples <id, action_bitmap>. The driver will issue a
740 * trigger each time a time event notification that relates to time event
741 * id with one of the actions in the bitmap is received and
742 * BIT(notif->status) is set in status_bitmap.
743 *
744 */
745struct iwl_fw_dbg_trigger_time_event {
746 struct {
747 __le32 id;
748 __le32 action_bitmap;
749 __le32 status_bitmap;
750 } __packed time_events[16];
751} __packed;
752
4203263d
EG
753/**
754 * struct iwl_fw_dbg_trigger_ba - configures BlockAck related trigger
755 * rx_ba_start: tid bitmap to configure on what tid the trigger should occur
756 * when an Rx BlockAck session is started.
757 * rx_ba_stop: tid bitmap to configure on what tid the trigger should occur
758 * when an Rx BlockAck session is stopped.
759 * tx_ba_start: tid bitmap to configure on what tid the trigger should occur
760 * when a Tx BlockAck session is started.
761 * tx_ba_stop: tid bitmap to configure on what tid the trigger should occur
762 * when a Tx BlockAck session is stopped.
763 * rx_bar: tid bitmap to configure on what tid the trigger should occur
764 * when a BAR is received (for a Tx BlockAck session).
765 * tx_bar: tid bitmap to configure on what tid the trigger should occur
766 * when a BAR is send (for an Rx BlocAck session).
767 * frame_timeout: tid bitmap to configure on what tid the trigger should occur
768 * when a frame times out in the reodering buffer.
769 */
770struct iwl_fw_dbg_trigger_ba {
771 __le16 rx_ba_start;
772 __le16 rx_ba_stop;
773 __le16 tx_ba_start;
774 __le16 tx_ba_stop;
775 __le16 rx_bar;
776 __le16 tx_bar;
777 __le16 frame_timeout;
778} __packed;
779
1e8f1329
GBA
780/**
781 * struct iwl_fw_dbg_trigger_tdls - configures trigger for TDLS events.
782 * @action_bitmap: the TDLS action to trigger the collection upon
783 * @peer_mode: trigger on specific peer or all
784 * @peer: the TDLS peer to trigger the collection on
785 */
786struct iwl_fw_dbg_trigger_tdls {
787 u8 action_bitmap;
788 u8 peer_mode;
789 u8 peer[ETH_ALEN];
790 u8 reserved[4];
791} __packed;
792
25657fec
GBA
793/**
794 * struct iwl_fw_dbg_trigger_tx_status - configures trigger for tx response
795 * status.
796 * @statuses: the list of statuses to trigger the collection on
797 */
798struct iwl_fw_dbg_trigger_tx_status {
799 struct tx_status {
800 u8 status;
801 u8 reserved[3];
802 } __packed statuses[16];
803 __le32 reserved[2];
804} __packed;
805
d2709ad7
EG
806/**
807 * struct iwl_fw_dbg_conf_tlv - a TLV that describes a debug configuration.
808 * @id: conf id
490fefeb
LK
809 * @usniffer: should the uSniffer image be used
810 * @num_of_hcmds: how many HCMDs to send are present here
811 * @hcmd: a variable length host command to be sent to apply the configuration.
812 * If there is more than one HCMD to send, they will appear one after the
813 * other and be sent in the order that they appear in.
d2709ad7
EG
814 * This parses IWL_UCODE_TLV_FW_DBG_CONF. The user can add up-to
815 * %FW_DBG_CONF_MAX configuration per run.
490fefeb
LK
816 */
817struct iwl_fw_dbg_conf_tlv {
818 u8 id;
819 u8 usniffer;
820 u8 reserved;
821 u8 num_of_hcmds;
822 struct iwl_fw_dbg_conf_hcmd hcmd;
490fefeb
LK
823} __packed;
824
17564dde
AS
825/**
826 * struct iwl_fw_gscan_capabilities - gscan capabilities supported by FW
827 * @max_scan_cache_size: total space allocated for scan results (in bytes).
828 * @max_scan_buckets: maximum number of channel buckets.
829 * @max_ap_cache_per_scan: maximum number of APs that can be stored per scan.
830 * @max_rssi_sample_size: number of RSSI samples used for averaging RSSI.
831 * @max_scan_reporting_threshold: max possible report threshold. in percentage.
832 * @max_hotlist_aps: maximum number of entries for hotlist APs.
833 * @max_significant_change_aps: maximum number of entries for significant
834 * change APs.
835 * @max_bssid_history_entries: number of BSSID/RSSI entries that the device can
836 * hold.
5ed47226
AB
837 * @max_hotlist_ssids: maximum number of entries for hotlist SSIDs.
838 * @max_number_epno_networks: max number of epno entries.
839 * @max_number_epno_networks_by_ssid: max number of epno entries if ssid is
840 * specified.
841 * @max_number_of_white_listed_ssid: max number of white listed SSIDs.
842 * @max_number_of_black_listed_ssid: max number of black listed SSIDs.
17564dde
AS
843 */
844struct iwl_fw_gscan_capabilities {
845 __le32 max_scan_cache_size;
846 __le32 max_scan_buckets;
847 __le32 max_ap_cache_per_scan;
848 __le32 max_rssi_sample_size;
849 __le32 max_scan_reporting_threshold;
850 __le32 max_hotlist_aps;
851 __le32 max_significant_change_aps;
852 __le32 max_bssid_history_entries;
5ed47226
AB
853 __le32 max_hotlist_ssids;
854 __le32 max_number_epno_networks;
855 __le32 max_number_epno_networks_by_ssid;
856 __le32 max_number_of_white_listed_ssid;
857 __le32 max_number_of_black_listed_ssid;
17564dde
AS
858} __packed;
859
3995deaf 860#endif /* __iwl_fw_file_h__ */