]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/wireless/intel/iwlwifi/iwl-fw-file.h
iwlwifi: pcie: make sure packet arrived to destined queue
[mirror_ubuntu-artful-kernel.git] / drivers / net / wireless / intel / iwlwifi / iwl-fw-file.h
CommitLineData
edf38334
DF
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2008 - 2014 Intel Corporation. All rights reserved.
96c285da 9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
6fa52430 10 * Copyright(c) 2016 Intel Deutschland GmbH
edf38334
DF
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24 * USA
25 *
26 * The full GNU General Public License is included in this distribution
410dc5aa 27 * in the file called COPYING.
edf38334
DF
28 *
29 * Contact Information:
cb2f8277 30 * Intel Linux Wireless <linuxwifi@intel.com>
edf38334
DF
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
32 *
33 * BSD LICENSE
34 *
51368bf7 35 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
96c285da 36 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
6fa52430 37 * Copyright(c) 2016 Intel Deutschland GmbH
edf38334
DF
38 * All rights reserved.
39 *
40 * Redistribution and use in source and binary forms, with or without
41 * modification, are permitted provided that the following conditions
42 * are met:
43 *
44 * * Redistributions of source code must retain the above copyright
45 * notice, this list of conditions and the following disclaimer.
46 * * Redistributions in binary form must reproduce the above copyright
47 * notice, this list of conditions and the following disclaimer in
48 * the documentation and/or other materials provided with the
49 * distribution.
50 * * Neither the name Intel Corporation nor the names of its
51 * contributors may be used to endorse or promote products derived
52 * from this software without specific prior written permission.
53 *
54 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
55 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
56 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
57 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
58 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
59 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
60 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
61 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
62 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
63 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
64 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
65 *****************************************************************************/
66
3995deaf
JB
67#ifndef __iwl_fw_file_h__
68#define __iwl_fw_file_h__
edf38334 69
b1c23d9e 70#include <linux/netdevice.h>
d2709ad7 71#include <linux/nl80211.h>
b1c23d9e 72
edf38334
DF
73/* v1/v2 uCode file layout */
74struct iwl_ucode_header {
75 __le32 ver; /* major/minor/API/serial */
76 union {
77 struct {
78 __le32 inst_size; /* bytes of runtime code */
79 __le32 data_size; /* bytes of runtime data */
80 __le32 init_size; /* bytes of init code */
81 __le32 init_data_size; /* bytes of init data */
82 __le32 boot_size; /* bytes of bootstrap code */
83 u8 data[0]; /* in same order as sizes */
84 } v1;
85 struct {
86 __le32 build; /* build number */
87 __le32 inst_size; /* bytes of runtime code */
88 __le32 data_size; /* bytes of runtime data */
89 __le32 init_size; /* bytes of init code */
90 __le32 init_data_size; /* bytes of init data */
91 __le32 boot_size; /* bytes of bootstrap code */
92 u8 data[0]; /* in same order as sizes */
93 } v2;
94 } u;
95};
96
97/*
98 * new TLV uCode file layout
99 *
100 * The new TLV file format contains TLVs, that each specify
0479c19d 101 * some piece of data.
edf38334
DF
102 */
103
104enum iwl_ucode_tlv_type {
105 IWL_UCODE_TLV_INVALID = 0, /* unused */
106 IWL_UCODE_TLV_INST = 1,
107 IWL_UCODE_TLV_DATA = 2,
108 IWL_UCODE_TLV_INIT = 3,
109 IWL_UCODE_TLV_INIT_DATA = 4,
110 IWL_UCODE_TLV_BOOT = 5,
111 IWL_UCODE_TLV_PROBE_MAX_LEN = 6, /* a u32 value */
112 IWL_UCODE_TLV_PAN = 7,
113 IWL_UCODE_TLV_RUNT_EVTLOG_PTR = 8,
114 IWL_UCODE_TLV_RUNT_EVTLOG_SIZE = 9,
115 IWL_UCODE_TLV_RUNT_ERRLOG_PTR = 10,
116 IWL_UCODE_TLV_INIT_EVTLOG_PTR = 11,
117 IWL_UCODE_TLV_INIT_EVTLOG_SIZE = 12,
118 IWL_UCODE_TLV_INIT_ERRLOG_PTR = 13,
119 IWL_UCODE_TLV_ENHANCE_SENS_TBL = 14,
120 IWL_UCODE_TLV_PHY_CALIBRATION_SIZE = 15,
121 IWL_UCODE_TLV_WOWLAN_INST = 16,
122 IWL_UCODE_TLV_WOWLAN_DATA = 17,
123 IWL_UCODE_TLV_FLAGS = 18,
ed8c8365
DS
124 IWL_UCODE_TLV_SEC_RT = 19,
125 IWL_UCODE_TLV_SEC_INIT = 20,
126 IWL_UCODE_TLV_SEC_WOWLAN = 21,
127 IWL_UCODE_TLV_DEF_CALIB = 22,
128 IWL_UCODE_TLV_PHY_SKU = 23,
e2d6f4e7
EH
129 IWL_UCODE_TLV_SECURE_SEC_RT = 24,
130 IWL_UCODE_TLV_SECURE_SEC_INIT = 25,
131 IWL_UCODE_TLV_SECURE_SEC_WOWLAN = 26,
132 IWL_UCODE_TLV_NUM_OF_CPU = 27,
e36e5433 133 IWL_UCODE_TLV_CSCHEME = 28,
a2978b11
EH
134 IWL_UCODE_TLV_API_CHANGES_SET = 29,
135 IWL_UCODE_TLV_ENABLED_CAPABILITIES = 30,
762533ba 136 IWL_UCODE_TLV_N_SCAN_CHANNELS = 31,
a6c4fb44 137 IWL_UCODE_TLV_PAGING = 32,
61df750c 138 IWL_UCODE_TLV_SEC_RT_USNIFFER = 34,
b4821767 139 IWL_UCODE_TLV_SDIO_ADMA_ADDR = 35,
7e1223b5 140 IWL_UCODE_TLV_FW_VERSION = 36,
490fefeb
LK
141 IWL_UCODE_TLV_FW_DBG_DEST = 38,
142 IWL_UCODE_TLV_FW_DBG_CONF = 39,
d2709ad7 143 IWL_UCODE_TLV_FW_DBG_TRIGGER = 40,
17564dde 144 IWL_UCODE_TLV_FW_GSCAN_CAPA = 50,
a6017b90 145 IWL_UCODE_TLV_FW_MEM_SEG = 51,
edf38334
DF
146};
147
edf38334 148struct iwl_ucode_tlv {
0479c19d 149 __le32 type; /* see above */
edf38334
DF
150 __le32 length; /* not including type/length fields */
151 u8 data[0];
152};
153
06ddbf5a
EG
154#define IWL_TLV_UCODE_MAGIC 0x0a4c5749
155#define FW_VER_HUMAN_READABLE_SZ 64
edf38334
DF
156
157struct iwl_tlv_ucode_header {
158 /*
159 * The TLV style ucode header is distinguished from
160 * the v1/v2 style header by first four bytes being
161 * zero, as such is an invalid combination of
162 * major/minor/API/serial versions.
163 */
164 __le32 zero;
165 __le32 magic;
06ddbf5a 166 u8 human_readable[FW_VER_HUMAN_READABLE_SZ];
7e1223b5
EG
167 /* major/minor/API/serial or major in new format */
168 __le32 ver;
edf38334 169 __le32 build;
0479c19d 170 __le64 ignore;
edf38334
DF
171 /*
172 * The data contained herein has a TLV layout,
173 * see above for the TLV header and types.
174 * Note that each TLV is padded to a length
175 * that is a multiple of 4 for alignment.
176 */
177 u8 data[0];
178};
179
a2978b11
EH
180/*
181 * ucode TLVs
182 *
183 * ability to get extension for: flags & capabilities from ucode binaries files
184 */
185struct iwl_ucode_api {
186 __le32 api_index;
187 __le32 api_flags;
188} __packed;
189
190struct iwl_ucode_capa {
191 __le32 api_index;
192 __le32 api_capa;
193} __packed;
194
a52703b2
JB
195/**
196 * enum iwl_ucode_tlv_flag - ucode API flags
197 * @IWL_UCODE_TLV_FLAGS_PAN: This is PAN capable microcode; this previously
198 * was a separate TLV but moved here to save space.
0d365ae5 199 * @IWL_UCODE_TLV_FLAGS_NEWSCAN: new uCode scan behavior on hidden SSID,
a52703b2
JB
200 * treats good CRC threshold as a boolean
201 * @IWL_UCODE_TLV_FLAGS_MFP: This uCode image supports MFP (802.11w).
202 * @IWL_UCODE_TLV_FLAGS_P2P: This uCode image supports P2P.
203 * @IWL_UCODE_TLV_FLAGS_DW_BC_TABLE: The SCD byte count table is in DWORDS
204 * @IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT: This uCode image supports uAPSD
205 * @IWL_UCODE_TLV_FLAGS_SHORT_BL: 16 entries of black list instead of 64 in scan
206 * offload profile config command.
207 * @IWL_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS: D3 image supports up to six
208 * (rather than two) IPv6 addresses
209 * @IWL_UCODE_TLV_FLAGS_NO_BASIC_SSID: not sending a probe with the SSID element
210 * from the probe request template.
211 * @IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL: new NS offload (small version)
212 * @IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE: new NS offload (large version)
213 * @IWL_UCODE_TLV_FLAGS_P2P_PM: P2P client supports PM as a stand alone MAC
214 * @IWL_UCODE_TLV_FLAGS_P2P_BSS_PS_DCM: support power save on BSS station and
215 * P2P client interfaces simultaneously if they are in different bindings.
216 * @IWL_UCODE_TLV_FLAGS_P2P_BSS_PS_SCM: support power save on BSS station and
217 * P2P client interfaces simultaneously if they are in same bindings.
218 * @IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT: General support for uAPSD
219 * @IWL_UCODE_TLV_FLAGS_P2P_PS_UAPSD: P2P client supports uAPSD power save
220 * @IWL_UCODE_TLV_FLAGS_BCAST_FILTERING: uCode supports broadcast filtering.
221 * @IWL_UCODE_TLV_FLAGS_GO_UAPSD: AP/GO interfaces support uAPSD clients
222 * @IWL_UCODE_TLV_FLAGS_EBS_SUPPORT: this uCode image supports EBS.
223 */
224enum iwl_ucode_tlv_flag {
225 IWL_UCODE_TLV_FLAGS_PAN = BIT(0),
226 IWL_UCODE_TLV_FLAGS_NEWSCAN = BIT(1),
227 IWL_UCODE_TLV_FLAGS_MFP = BIT(2),
228 IWL_UCODE_TLV_FLAGS_P2P = BIT(3),
229 IWL_UCODE_TLV_FLAGS_DW_BC_TABLE = BIT(4),
230 IWL_UCODE_TLV_FLAGS_SHORT_BL = BIT(7),
231 IWL_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS = BIT(10),
232 IWL_UCODE_TLV_FLAGS_NO_BASIC_SSID = BIT(12),
233 IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL = BIT(15),
234 IWL_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE = BIT(16),
235 IWL_UCODE_TLV_FLAGS_P2P_PM = BIT(21),
236 IWL_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM = BIT(22),
237 IWL_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM = BIT(23),
238 IWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT = BIT(24),
239 IWL_UCODE_TLV_FLAGS_EBS_SUPPORT = BIT(25),
240 IWL_UCODE_TLV_FLAGS_P2P_PS_UAPSD = BIT(26),
241 IWL_UCODE_TLV_FLAGS_BCAST_FILTERING = BIT(29),
242 IWL_UCODE_TLV_FLAGS_GO_UAPSD = BIT(30),
243};
244
859d914c
JB
245typedef unsigned int __bitwise__ iwl_ucode_tlv_api_t;
246
a52703b2
JB
247/**
248 * enum iwl_ucode_tlv_api - ucode api
a52703b2
JB
249 * @IWL_UCODE_TLV_API_FRAGMENTED_SCAN: This ucode supports active dwell time
250 * longer than the passive one, which is essential for fragmented scan.
8ba2d7a1 251 * @IWL_UCODE_TLV_API_WIFI_MCC_UPDATE: ucode supports MCC updates with source.
ab02165c 252 * @IWL_UCODE_TLV_API_WIDE_CMD_HDR: ucode supports wide command header
c5d679a5 253 * @IWL_UCODE_TLV_API_LQ_SS_PARAMS: Configure STBC/BFER via LQ CMD ss_params
d7afbfc4
AS
254 * @IWL_UCODE_TLV_API_EXT_SCAN_PRIORITY: scan APIs use 8-level priority
255 * instead of 3.
da03f029
JB
256 * @IWL_UCODE_TLV_API_TX_POWER_CHAIN: TX power API has larger command size
257 * (command version 3) that supports per-chain limits
d3f555f4
JB
258 *
259 * @NUM_IWL_UCODE_TLV_API: number of bits used
a52703b2
JB
260 */
261enum iwl_ucode_tlv_api {
859d914c
JB
262 IWL_UCODE_TLV_API_FRAGMENTED_SCAN = (__force iwl_ucode_tlv_api_t)8,
263 IWL_UCODE_TLV_API_WIFI_MCC_UPDATE = (__force iwl_ucode_tlv_api_t)9,
ab02165c 264 IWL_UCODE_TLV_API_WIDE_CMD_HDR = (__force iwl_ucode_tlv_api_t)14,
859d914c 265 IWL_UCODE_TLV_API_LQ_SS_PARAMS = (__force iwl_ucode_tlv_api_t)18,
859d914c 266 IWL_UCODE_TLV_API_EXT_SCAN_PRIORITY = (__force iwl_ucode_tlv_api_t)24,
da03f029 267 IWL_UCODE_TLV_API_TX_POWER_CHAIN = (__force iwl_ucode_tlv_api_t)27,
d3f555f4
JB
268
269 NUM_IWL_UCODE_TLV_API
270#ifdef __CHECKER__
271 /* sparse says it cannot increment the previous enum member */
272 = 128
273#endif
a52703b2
JB
274};
275
859d914c
JB
276typedef unsigned int __bitwise__ iwl_ucode_tlv_capa_t;
277
a52703b2
JB
278/**
279 * enum iwl_ucode_tlv_capa - ucode capabilities
280 * @IWL_UCODE_TLV_CAPA_D0I3_SUPPORT: supports D0i3
281 * @IWL_UCODE_TLV_CAPA_LAR_SUPPORT: supports Location Aware Regulatory
282 * @IWL_UCODE_TLV_CAPA_UMAC_SCAN: supports UMAC scan.
3d44eebf 283 * @IWL_UCODE_TLV_CAPA_BEAMFORMER: supports Beamformer
ce792918 284 * @IWL_UCODE_TLV_CAPA_TOF_SUPPORT: supports Time of Flight (802.11mc FTM)
a52703b2
JB
285 * @IWL_UCODE_TLV_CAPA_TDLS_SUPPORT: support basic TDLS functionality
286 * @IWL_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT: supports insertion of current
287 * tx power value into TPC Report action frame and Link Measurement Report
288 * action frame
289 * @IWL_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT: supports updating current
290 * channel in DS parameter set element in probe requests.
291 * @IWL_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT: supports adding TPC Report IE in
292 * probe requests.
293 * @IWL_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT: supports Quiet Period requests
294 * @IWL_UCODE_TLV_CAPA_DQA_SUPPORT: supports dynamic queue allocation (DQA),
295 * which also implies support for the scheduler configuration command
296 * @IWL_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH: supports TDLS channel switching
23ae6128 297 * @IWL_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG: Consolidated D3-D0 image
a52703b2 298 * @IWL_UCODE_TLV_CAPA_HOTSPOT_SUPPORT: supports Hot Spot Command
0becb377 299 * @IWL_UCODE_TLV_CAPA_DC2DC_SUPPORT: supports DC2DC Command
93190fb0 300 * @IWL_UCODE_TLV_CAPA_CSUM_SUPPORT: supports TCP Checksum Offload
91a8bcde 301 * @IWL_UCODE_TLV_CAPA_RADIO_BEACON_STATS: support radio and beacon statistics
c5241b0c
AS
302 * @IWL_UCODE_TLV_CAPA_P2P_SCM_UAPSD: supports U-APSD on p2p interface when it
303 * is standalone or with a BSS station interface in the same binding.
0522588d 304 * @IWL_UCODE_TLV_CAPA_BT_COEX_PLCR: enabled BT Coex packet level co-running
4d165d12
AN
305 * @IWL_UCODE_TLV_CAPA_LAR_MULTI_MCC: ucode supports LAR updates with different
306 * sources for the MCC. This TLV bit is a future replacement to
307 * IWL_UCODE_TLV_API_WIFI_MCC_UPDATE. When either is set, multi-source LAR
308 * is supported.
70e90992 309 * @IWL_UCODE_TLV_CAPA_BT_COEX_RRC: supports BT Coex RRC
17564dde 310 * @IWL_UCODE_TLV_CAPA_GSCAN_SUPPORT: supports gscan
78efc702 311 * @IWL_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE: extended DTS measurement
b08dbed7 312 * @IWL_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS: supports short PM timeouts
e7c2e1fd 313 * @IWL_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT: supports bt-coex Multi-priority LUT
1e3c3c35
EG
314 * @IWL_UCODE_TLV_CAPA_BEACON_ANT_SELECTION: firmware will decide on what
315 * antenna the beacon should be transmitted
0db056d3
SS
316 * @IWL_UCODE_TLV_CAPA_BEACON_STORING: firmware will store the latest beacon
317 * from AP and will send it upon d0i3 exit.
6fa52430 318 * @IWL_UCODE_TLV_CAPA_LAR_SUPPORT_V2: support LAR API V2
0a3b7119
CRI
319 * @IWL_UCODE_TLV_CAPA_CT_KILL_BY_FW: firmware responsible for CT-kill
320 * @IWL_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT: supports temperature
321 * thresholds reporting
5c89e7bc 322 * @IWL_UCODE_TLV_CAPA_CTDP_SUPPORT: supports cTDP command
3d2d4422
GBA
323 * @IWL_UCODE_TLV_CAPA_USNIFFER_UNIFIED: supports usniffer enabled in
324 * regular image.
5b086414
GBA
325 * @IWL_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG: support getting more shared
326 * memory addresses from the firmware.
03098268 327 * @IWL_UCODE_TLV_CAPA_LQM_SUPPORT: supports Link Quality Measurement
d3f555f4
JB
328 *
329 * @NUM_IWL_UCODE_TLV_CAPA: number of bits used
a52703b2
JB
330 */
331enum iwl_ucode_tlv_capa {
859d914c
JB
332 IWL_UCODE_TLV_CAPA_D0I3_SUPPORT = (__force iwl_ucode_tlv_capa_t)0,
333 IWL_UCODE_TLV_CAPA_LAR_SUPPORT = (__force iwl_ucode_tlv_capa_t)1,
334 IWL_UCODE_TLV_CAPA_UMAC_SCAN = (__force iwl_ucode_tlv_capa_t)2,
335 IWL_UCODE_TLV_CAPA_BEAMFORMER = (__force iwl_ucode_tlv_capa_t)3,
ce792918 336 IWL_UCODE_TLV_CAPA_TOF_SUPPORT = (__force iwl_ucode_tlv_capa_t)5,
859d914c
JB
337 IWL_UCODE_TLV_CAPA_TDLS_SUPPORT = (__force iwl_ucode_tlv_capa_t)6,
338 IWL_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT = (__force iwl_ucode_tlv_capa_t)8,
339 IWL_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT = (__force iwl_ucode_tlv_capa_t)9,
340 IWL_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT = (__force iwl_ucode_tlv_capa_t)10,
341 IWL_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT = (__force iwl_ucode_tlv_capa_t)11,
342 IWL_UCODE_TLV_CAPA_DQA_SUPPORT = (__force iwl_ucode_tlv_capa_t)12,
343 IWL_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH = (__force iwl_ucode_tlv_capa_t)13,
23ae6128 344 IWL_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG = (__force iwl_ucode_tlv_capa_t)17,
859d914c 345 IWL_UCODE_TLV_CAPA_HOTSPOT_SUPPORT = (__force iwl_ucode_tlv_capa_t)18,
0becb377 346 IWL_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT = (__force iwl_ucode_tlv_capa_t)19,
93190fb0 347 IWL_UCODE_TLV_CAPA_CSUM_SUPPORT = (__force iwl_ucode_tlv_capa_t)21,
859d914c 348 IWL_UCODE_TLV_CAPA_RADIO_BEACON_STATS = (__force iwl_ucode_tlv_capa_t)22,
c5241b0c 349 IWL_UCODE_TLV_CAPA_P2P_SCM_UAPSD = (__force iwl_ucode_tlv_capa_t)26,
859d914c
JB
350 IWL_UCODE_TLV_CAPA_BT_COEX_PLCR = (__force iwl_ucode_tlv_capa_t)28,
351 IWL_UCODE_TLV_CAPA_LAR_MULTI_MCC = (__force iwl_ucode_tlv_capa_t)29,
352 IWL_UCODE_TLV_CAPA_BT_COEX_RRC = (__force iwl_ucode_tlv_capa_t)30,
17564dde 353 IWL_UCODE_TLV_CAPA_GSCAN_SUPPORT = (__force iwl_ucode_tlv_capa_t)31,
78efc702 354 IWL_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE = (__force iwl_ucode_tlv_capa_t)64,
b08dbed7 355 IWL_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS = (__force iwl_ucode_tlv_capa_t)65,
e7c2e1fd 356 IWL_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT = (__force iwl_ucode_tlv_capa_t)67,
81f02ba3 357 IWL_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT = (__force iwl_ucode_tlv_capa_t)68,
1e3c3c35 358 IWL_UCODE_TLV_CAPA_BEACON_ANT_SELECTION = (__force iwl_ucode_tlv_capa_t)71,
0db056d3 359 IWL_UCODE_TLV_CAPA_BEACON_STORING = (__force iwl_ucode_tlv_capa_t)72,
6fa52430 360 IWL_UCODE_TLV_CAPA_LAR_SUPPORT_V2 = (__force iwl_ucode_tlv_capa_t)73,
0a3b7119
CRI
361 IWL_UCODE_TLV_CAPA_CT_KILL_BY_FW = (__force iwl_ucode_tlv_capa_t)74,
362 IWL_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT = (__force iwl_ucode_tlv_capa_t)75,
5c89e7bc 363 IWL_UCODE_TLV_CAPA_CTDP_SUPPORT = (__force iwl_ucode_tlv_capa_t)76,
3d2d4422 364 IWL_UCODE_TLV_CAPA_USNIFFER_UNIFIED = (__force iwl_ucode_tlv_capa_t)77,
5b086414 365 IWL_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG = (__force iwl_ucode_tlv_capa_t)80,
03098268 366 IWL_UCODE_TLV_CAPA_LQM_SUPPORT = (__force iwl_ucode_tlv_capa_t)81,
d3f555f4
JB
367
368 NUM_IWL_UCODE_TLV_CAPA
369#ifdef __CHECKER__
370 /* sparse says it cannot increment the previous enum member */
371 = 128
372#endif
a52703b2
JB
373};
374
375/* The default calibrate table size if not specified by firmware file */
376#define IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE 18
377#define IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE 19
378#define IWL_MAX_PHY_CALIBRATE_TBL_SIZE 253
379
380/* The default max probe length if not specified by the firmware file */
381#define IWL_DEFAULT_MAX_PROBE_LENGTH 200
382
383/*
384 * For 16.0 uCode and above, there is no differentiation between sections,
385 * just an offset to the HW address.
386 */
a6c4fb44 387#define IWL_UCODE_SECTION_MAX 16
a52703b2 388#define CPU1_CPU2_SEPARATOR_SECTION 0xFFFFCCCC
a6c4fb44 389#define PAGING_SEPARATOR_SECTION 0xAAAABBBB
a52703b2
JB
390
391/* uCode version contains 4 values: Major/Minor/API/Serial */
392#define IWL_UCODE_MAJOR(ver) (((ver) & 0xFF000000) >> 24)
393#define IWL_UCODE_MINOR(ver) (((ver) & 0x00FF0000) >> 16)
394#define IWL_UCODE_API(ver) (((ver) & 0x0000FF00) >> 8)
395#define IWL_UCODE_SERIAL(ver) ((ver) & 0x000000FF)
396
397/*
398 * Calibration control struct.
399 * Sent as part of the phy configuration command.
400 * @flow_trigger: bitmap for which calibrations to perform according to
401 * flow triggers.
402 * @event_trigger: bitmap for which calibrations to perform according to
403 * event triggers.
404 */
405struct iwl_tlv_calib_ctrl {
406 __le32 flow_trigger;
407 __le32 event_trigger;
408} __packed;
409
410enum iwl_fw_phy_cfg {
411 FW_PHY_CFG_RADIO_TYPE_POS = 0,
412 FW_PHY_CFG_RADIO_TYPE = 0x3 << FW_PHY_CFG_RADIO_TYPE_POS,
413 FW_PHY_CFG_RADIO_STEP_POS = 2,
414 FW_PHY_CFG_RADIO_STEP = 0x3 << FW_PHY_CFG_RADIO_STEP_POS,
415 FW_PHY_CFG_RADIO_DASH_POS = 4,
416 FW_PHY_CFG_RADIO_DASH = 0x3 << FW_PHY_CFG_RADIO_DASH_POS,
417 FW_PHY_CFG_TX_CHAIN_POS = 16,
418 FW_PHY_CFG_TX_CHAIN = 0xf << FW_PHY_CFG_TX_CHAIN_POS,
419 FW_PHY_CFG_RX_CHAIN_POS = 20,
420 FW_PHY_CFG_RX_CHAIN = 0xf << FW_PHY_CFG_RX_CHAIN_POS,
421};
422
423#define IWL_UCODE_MAX_CS 1
424
425/**
426 * struct iwl_fw_cipher_scheme - a cipher scheme supported by FW.
427 * @cipher: a cipher suite selector
428 * @flags: cipher scheme flags (currently reserved for a future use)
429 * @hdr_len: a size of MPDU security header
430 * @pn_len: a size of PN
431 * @pn_off: an offset of pn from the beginning of the security header
432 * @key_idx_off: an offset of key index byte in the security header
433 * @key_idx_mask: a bit mask of key_idx bits
434 * @key_idx_shift: bit shift needed to get key_idx
435 * @mic_len: mic length in bytes
436 * @hw_cipher: a HW cipher index used in host commands
437 */
438struct iwl_fw_cipher_scheme {
439 __le32 cipher;
440 u8 flags;
441 u8 hdr_len;
442 u8 pn_len;
443 u8 pn_off;
444 u8 key_idx_off;
445 u8 key_idx_mask;
446 u8 key_idx_shift;
447 u8 mic_len;
448 u8 hw_cipher;
449} __packed;
450
490fefeb
LK
451enum iwl_fw_dbg_reg_operator {
452 CSR_ASSIGN,
453 CSR_SETBIT,
454 CSR_CLEARBIT,
455
456 PRPH_ASSIGN,
457 PRPH_SETBIT,
458 PRPH_CLEARBIT,
869f3b15
HD
459
460 INDIRECT_ASSIGN,
461 INDIRECT_SETBIT,
462 INDIRECT_CLEARBIT,
463
464 PRPH_BLOCKBIT,
490fefeb
LK
465};
466
467/**
468 * struct iwl_fw_dbg_reg_op - an operation on a register
469 *
470 * @op: %enum iwl_fw_dbg_reg_operator
471 * @addr: offset of the register
472 * @val: value
473 */
474struct iwl_fw_dbg_reg_op {
475 u8 op;
476 u8 reserved[3];
477 __le32 addr;
478 __le32 val;
479} __packed;
480
481/**
482 * enum iwl_fw_dbg_monitor_mode - available monitor recording modes
483 *
484 * @SMEM_MODE: monitor stores the data in SMEM
485 * @EXTERNAL_MODE: monitor stores the data in allocated DRAM
486 * @MARBH_MODE: monitor stores the data in MARBH buffer
6a8ac59c 487 * @MIPI_MODE: monitor outputs the data through the MIPI interface
490fefeb
LK
488 */
489enum iwl_fw_dbg_monitor_mode {
490 SMEM_MODE = 0,
491 EXTERNAL_MODE = 1,
492 MARBH_MODE = 2,
6a8ac59c 493 MIPI_MODE = 3,
490fefeb
LK
494};
495
a6017b90
GBA
496/**
497 * enum iwl_fw_mem_seg_type - data types for dumping on error
498 *
499 * @FW_DBG_MEM_SMEM: the data type is SMEM
500 * @FW_DBG_MEM_DCCM_LMAC: the data type is DCCM_LMAC
501 * @FW_DBG_MEM_DCCM_UMAC: the data type is DCCM_UMAC
502 */
503enum iwl_fw_dbg_mem_seg_type {
504 FW_DBG_MEM_DCCM_LMAC = 0,
505 FW_DBG_MEM_DCCM_UMAC,
506 FW_DBG_MEM_SMEM,
507
508 /* Must be last */
509 FW_DBG_MEM_MAX,
510};
511
512/**
513 * struct iwl_fw_dbg_mem_seg_tlv - configures the debug data memory segments
514 *
515 * @data_type: enum %iwl_fw_mem_seg_type
516 * @ofs: the memory segment offset
517 * @len: the memory segment length, in bytes
518 *
519 * This parses IWL_UCODE_TLV_FW_MEM_SEG
520 */
521struct iwl_fw_dbg_mem_seg_tlv {
522 __le32 data_type;
523 __le32 ofs;
524 __le32 len;
525} __packed;
526
490fefeb
LK
527/**
528 * struct iwl_fw_dbg_dest_tlv - configures the destination of the debug data
529 *
530 * @version: version of the TLV - currently 0
531 * @monitor_mode: %enum iwl_fw_dbg_monitor_mode
96c285da 532 * @size_power: buffer size will be 2^(size_power + 11)
490fefeb
LK
533 * @base_reg: addr of the base addr register (PRPH)
534 * @end_reg: addr of the end addr register (PRPH)
535 * @write_ptr_reg: the addr of the reg of the write pointer
536 * @wrap_count: the addr of the reg of the wrap_count
537 * @base_shift: shift right of the base addr reg
538 * @end_shift: shift right of the end addr reg
539 * @reg_ops: array of registers operations
540 *
541 * This parses IWL_UCODE_TLV_FW_DBG_DEST
542 */
543struct iwl_fw_dbg_dest_tlv {
544 u8 version;
545 u8 monitor_mode;
96c285da
EG
546 u8 size_power;
547 u8 reserved;
490fefeb
LK
548 __le32 base_reg;
549 __le32 end_reg;
550 __le32 write_ptr_reg;
551 __le32 wrap_count;
552 u8 base_shift;
553 u8 end_shift;
554 struct iwl_fw_dbg_reg_op reg_ops[0];
555} __packed;
556
557struct iwl_fw_dbg_conf_hcmd {
558 u8 id;
559 u8 reserved;
560 __le16 len;
561 u8 data[0];
562} __packed;
563
564/**
d2709ad7 565 * enum iwl_fw_dbg_trigger_mode - triggers functionalities
490fefeb 566 *
d2709ad7
EG
567 * @IWL_FW_DBG_TRIGGER_START: when trigger occurs re-conf the dbg mechanism
568 * @IWL_FW_DBG_TRIGGER_STOP: when trigger occurs pull the dbg data
36fb9017
OG
569 * @IWL_FW_DBG_TRIGGER_MONITOR_ONLY: when trigger occurs trigger is set to
570 * collect only monitor data
490fefeb 571 */
d2709ad7
EG
572enum iwl_fw_dbg_trigger_mode {
573 IWL_FW_DBG_TRIGGER_START = BIT(0),
574 IWL_FW_DBG_TRIGGER_STOP = BIT(1),
36fb9017 575 IWL_FW_DBG_TRIGGER_MONITOR_ONLY = BIT(2),
d2709ad7 576};
490fefeb
LK
577
578/**
d2709ad7
EG
579 * enum iwl_fw_dbg_trigger_vif_type - define the VIF type for a trigger
580 * @IWL_FW_DBG_CONF_VIF_ANY: any vif type
581 * @IWL_FW_DBG_CONF_VIF_IBSS: IBSS mode
582 * @IWL_FW_DBG_CONF_VIF_STATION: BSS mode
583 * @IWL_FW_DBG_CONF_VIF_AP: AP mode
584 * @IWL_FW_DBG_CONF_VIF_P2P_CLIENT: P2P Client mode
585 * @IWL_FW_DBG_CONF_VIF_P2P_GO: P2P GO mode
586 * @IWL_FW_DBG_CONF_VIF_P2P_DEVICE: P2P device
490fefeb 587 */
d2709ad7
EG
588enum iwl_fw_dbg_trigger_vif_type {
589 IWL_FW_DBG_CONF_VIF_ANY = NL80211_IFTYPE_UNSPECIFIED,
590 IWL_FW_DBG_CONF_VIF_IBSS = NL80211_IFTYPE_ADHOC,
591 IWL_FW_DBG_CONF_VIF_STATION = NL80211_IFTYPE_STATION,
592 IWL_FW_DBG_CONF_VIF_AP = NL80211_IFTYPE_AP,
593 IWL_FW_DBG_CONF_VIF_P2P_CLIENT = NL80211_IFTYPE_P2P_CLIENT,
594 IWL_FW_DBG_CONF_VIF_P2P_GO = NL80211_IFTYPE_P2P_GO,
595 IWL_FW_DBG_CONF_VIF_P2P_DEVICE = NL80211_IFTYPE_P2P_DEVICE,
490fefeb
LK
596};
597
598/**
d2709ad7
EG
599 * struct iwl_fw_dbg_trigger_tlv - a TLV that describes the trigger
600 * @id: %enum iwl_fw_dbg_trigger
601 * @vif_type: %enum iwl_fw_dbg_trigger_vif_type
602 * @stop_conf_ids: bitmap of configurations this trigger relates to.
603 * if the mode is %IWL_FW_DBG_TRIGGER_STOP, then if the bit corresponding
604 * to the currently running configuration is set, the data should be
605 * collected.
606 * @stop_delay: how many milliseconds to wait before collecting the data
607 * after the STOP trigger fires.
608 * @mode: %enum iwl_fw_dbg_trigger_mode - can be stop / start of both
609 * @start_conf_id: if mode is %IWL_FW_DBG_TRIGGER_START, this defines what
610 * configuration should be applied when the triggers kicks in.
611 * @occurrences: number of occurrences. 0 means the trigger will never fire.
a977a150
GBA
612 * @trig_dis_ms: the time, in milliseconds, after an occurrence of this
613 * trigger in which another occurrence should be ignored.
d2709ad7
EG
614 */
615struct iwl_fw_dbg_trigger_tlv {
616 __le32 id;
617 __le32 vif_type;
618 __le32 stop_conf_ids;
619 __le32 stop_delay;
620 u8 mode;
621 u8 start_conf_id;
622 __le16 occurrences;
a977a150
GBA
623 __le16 trig_dis_ms;
624 __le16 reserved[3];
d2709ad7
EG
625
626 u8 data[0];
627} __packed;
628
629#define FW_DBG_START_FROM_ALIVE 0
630#define FW_DBG_CONF_MAX 32
631#define FW_DBG_INVALID 0xff
632
9d761fd8
EG
633/**
634 * struct iwl_fw_dbg_trigger_missed_bcon - configures trigger for missed beacons
635 * @stop_consec_missed_bcon: stop recording if threshold is crossed.
636 * @stop_consec_missed_bcon_since_rx: stop recording if threshold is crossed.
637 * @start_consec_missed_bcon: start recording if threshold is crossed.
638 * @start_consec_missed_bcon_since_rx: start recording if threshold is crossed.
639 * @reserved1: reserved
640 * @reserved2: reserved
641 */
642struct iwl_fw_dbg_trigger_missed_bcon {
643 __le32 stop_consec_missed_bcon;
644 __le32 stop_consec_missed_bcon_since_rx;
645 __le32 reserved2[2];
646 __le32 start_consec_missed_bcon;
647 __le32 start_consec_missed_bcon_since_rx;
648 __le32 reserved1[2];
649} __packed;
650
917f39bb
EG
651/**
652 * struct iwl_fw_dbg_trigger_cmd - configures trigger for messages from FW.
653 * cmds: the list of commands to trigger the collection on
654 */
655struct iwl_fw_dbg_trigger_cmd {
656 struct cmd {
657 u8 cmd_id;
658 u8 group_id;
659 } __packed cmds[16];
660} __packed;
661
5a756c20
EG
662/**
663 * iwl_fw_dbg_trigger_stats - configures trigger for statistics
664 * @stop_offset: the offset of the value to be monitored
665 * @stop_threshold: the threshold above which to collect
666 * @start_offset: the offset of the value to be monitored
667 * @start_threshold: the threshold above which to start recording
668 */
669struct iwl_fw_dbg_trigger_stats {
670 __le32 stop_offset;
671 __le32 stop_threshold;
672 __le32 start_offset;
673 __le32 start_threshold;
674} __packed;
675
3ec50b5e
EG
676/**
677 * struct iwl_fw_dbg_trigger_low_rssi - trigger for low beacon RSSI
678 * @rssi: RSSI value to trigger at
679 */
680struct iwl_fw_dbg_trigger_low_rssi {
681 __le32 rssi;
682} __packed;
683
d42f5350
EG
684/**
685 * struct iwl_fw_dbg_trigger_mlme - configures trigger for mlme events
686 * @stop_auth_denied: number of denied authentication to collect
687 * @stop_auth_timeout: number of authentication timeout to collect
688 * @stop_rx_deauth: number of Rx deauth before to collect
689 * @stop_tx_deauth: number of Tx deauth before to collect
690 * @stop_assoc_denied: number of denied association to collect
691 * @stop_assoc_timeout: number of association timeout to collect
31755207 692 * @stop_connection_loss: number of connection loss to collect
d42f5350
EG
693 * @start_auth_denied: number of denied authentication to start recording
694 * @start_auth_timeout: number of authentication timeout to start recording
695 * @start_rx_deauth: number of Rx deauth to start recording
696 * @start_tx_deauth: number of Tx deauth to start recording
697 * @start_assoc_denied: number of denied association to start recording
698 * @start_assoc_timeout: number of association timeout to start recording
31755207 699 * @start_connection_loss: number of connection loss to start recording
d42f5350
EG
700 */
701struct iwl_fw_dbg_trigger_mlme {
702 u8 stop_auth_denied;
703 u8 stop_auth_timeout;
704 u8 stop_rx_deauth;
705 u8 stop_tx_deauth;
706
707 u8 stop_assoc_denied;
708 u8 stop_assoc_timeout;
31755207
EG
709 u8 stop_connection_loss;
710 u8 reserved;
d42f5350
EG
711
712 u8 start_auth_denied;
713 u8 start_auth_timeout;
714 u8 start_rx_deauth;
715 u8 start_tx_deauth;
716
717 u8 start_assoc_denied;
718 u8 start_assoc_timeout;
31755207
EG
719 u8 start_connection_loss;
720 u8 reserved2;
d42f5350
EG
721} __packed;
722
5d42e7b2
EG
723/**
724 * struct iwl_fw_dbg_trigger_txq_timer - configures the Tx queue's timer
725 * @command_queue: timeout for the command queue in ms
726 * @bss: timeout for the queues of a BSS (except for TDLS queues) in ms
727 * @softap: timeout for the queues of a softAP in ms
728 * @p2p_go: timeout for the queues of a P2P GO in ms
729 * @p2p_client: timeout for the queues of a P2P client in ms
730 * @p2p_device: timeout for the queues of a P2P device in ms
731 * @ibss: timeout for the queues of an IBSS in ms
732 * @tdls: timeout for the queues of a TDLS station in ms
733 */
734struct iwl_fw_dbg_trigger_txq_timer {
735 __le32 command_queue;
736 __le32 bss;
737 __le32 softap;
738 __le32 p2p_go;
739 __le32 p2p_client;
740 __le32 p2p_device;
741 __le32 ibss;
742 __le32 tdls;
743 __le32 reserved[4];
744} __packed;
745
874c174e
EG
746/**
747 * struct iwl_fw_dbg_trigger_time_event - configures a time event trigger
748 * time_Events: a list of tuples <id, action_bitmap>. The driver will issue a
749 * trigger each time a time event notification that relates to time event
750 * id with one of the actions in the bitmap is received and
751 * BIT(notif->status) is set in status_bitmap.
752 *
753 */
754struct iwl_fw_dbg_trigger_time_event {
755 struct {
756 __le32 id;
757 __le32 action_bitmap;
758 __le32 status_bitmap;
759 } __packed time_events[16];
760} __packed;
761
4203263d
EG
762/**
763 * struct iwl_fw_dbg_trigger_ba - configures BlockAck related trigger
764 * rx_ba_start: tid bitmap to configure on what tid the trigger should occur
765 * when an Rx BlockAck session is started.
766 * rx_ba_stop: tid bitmap to configure on what tid the trigger should occur
767 * when an Rx BlockAck session is stopped.
768 * tx_ba_start: tid bitmap to configure on what tid the trigger should occur
769 * when a Tx BlockAck session is started.
770 * tx_ba_stop: tid bitmap to configure on what tid the trigger should occur
771 * when a Tx BlockAck session is stopped.
772 * rx_bar: tid bitmap to configure on what tid the trigger should occur
773 * when a BAR is received (for a Tx BlockAck session).
774 * tx_bar: tid bitmap to configure on what tid the trigger should occur
775 * when a BAR is send (for an Rx BlocAck session).
776 * frame_timeout: tid bitmap to configure on what tid the trigger should occur
777 * when a frame times out in the reodering buffer.
778 */
779struct iwl_fw_dbg_trigger_ba {
780 __le16 rx_ba_start;
781 __le16 rx_ba_stop;
782 __le16 tx_ba_start;
783 __le16 tx_ba_stop;
784 __le16 rx_bar;
785 __le16 tx_bar;
786 __le16 frame_timeout;
787} __packed;
788
1e8f1329
GBA
789/**
790 * struct iwl_fw_dbg_trigger_tdls - configures trigger for TDLS events.
791 * @action_bitmap: the TDLS action to trigger the collection upon
792 * @peer_mode: trigger on specific peer or all
793 * @peer: the TDLS peer to trigger the collection on
794 */
795struct iwl_fw_dbg_trigger_tdls {
796 u8 action_bitmap;
797 u8 peer_mode;
798 u8 peer[ETH_ALEN];
799 u8 reserved[4];
800} __packed;
801
25657fec
GBA
802/**
803 * struct iwl_fw_dbg_trigger_tx_status - configures trigger for tx response
804 * status.
805 * @statuses: the list of statuses to trigger the collection on
806 */
807struct iwl_fw_dbg_trigger_tx_status {
808 struct tx_status {
809 u8 status;
810 u8 reserved[3];
811 } __packed statuses[16];
812 __le32 reserved[2];
813} __packed;
814
d2709ad7
EG
815/**
816 * struct iwl_fw_dbg_conf_tlv - a TLV that describes a debug configuration.
817 * @id: conf id
490fefeb
LK
818 * @usniffer: should the uSniffer image be used
819 * @num_of_hcmds: how many HCMDs to send are present here
820 * @hcmd: a variable length host command to be sent to apply the configuration.
821 * If there is more than one HCMD to send, they will appear one after the
822 * other and be sent in the order that they appear in.
d2709ad7
EG
823 * This parses IWL_UCODE_TLV_FW_DBG_CONF. The user can add up-to
824 * %FW_DBG_CONF_MAX configuration per run.
490fefeb
LK
825 */
826struct iwl_fw_dbg_conf_tlv {
827 u8 id;
828 u8 usniffer;
829 u8 reserved;
830 u8 num_of_hcmds;
831 struct iwl_fw_dbg_conf_hcmd hcmd;
490fefeb
LK
832} __packed;
833
17564dde
AS
834/**
835 * struct iwl_fw_gscan_capabilities - gscan capabilities supported by FW
836 * @max_scan_cache_size: total space allocated for scan results (in bytes).
837 * @max_scan_buckets: maximum number of channel buckets.
838 * @max_ap_cache_per_scan: maximum number of APs that can be stored per scan.
839 * @max_rssi_sample_size: number of RSSI samples used for averaging RSSI.
840 * @max_scan_reporting_threshold: max possible report threshold. in percentage.
841 * @max_hotlist_aps: maximum number of entries for hotlist APs.
842 * @max_significant_change_aps: maximum number of entries for significant
843 * change APs.
844 * @max_bssid_history_entries: number of BSSID/RSSI entries that the device can
845 * hold.
5ed47226
AB
846 * @max_hotlist_ssids: maximum number of entries for hotlist SSIDs.
847 * @max_number_epno_networks: max number of epno entries.
848 * @max_number_epno_networks_by_ssid: max number of epno entries if ssid is
849 * specified.
850 * @max_number_of_white_listed_ssid: max number of white listed SSIDs.
851 * @max_number_of_black_listed_ssid: max number of black listed SSIDs.
17564dde
AS
852 */
853struct iwl_fw_gscan_capabilities {
854 __le32 max_scan_cache_size;
855 __le32 max_scan_buckets;
856 __le32 max_ap_cache_per_scan;
857 __le32 max_rssi_sample_size;
858 __le32 max_scan_reporting_threshold;
859 __le32 max_hotlist_aps;
860 __le32 max_significant_change_aps;
861 __le32 max_bssid_history_entries;
5ed47226
AB
862 __le32 max_hotlist_ssids;
863 __le32 max_number_epno_networks;
864 __le32 max_number_epno_networks_by_ssid;
865 __le32 max_number_of_white_listed_ssid;
866 __le32 max_number_of_black_listed_ssid;
17564dde
AS
867} __packed;
868
3995deaf 869#endif /* __iwl_fw_file_h__ */