]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/net/wireless/intel/iwlwifi/mvm/ops.c
Merge remote-tracking branches 'asoc/topic/cs35l32', 'asoc/topic/cs35l34', 'asoc...
[mirror_ubuntu-jammy-kernel.git] / drivers / net / wireless / intel / iwlwifi / mvm / ops.c
CommitLineData
8ca151b5
JB
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
4fb06283 9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
de8ba41b 10 * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
8ca151b5
JB
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24 * USA
25 *
26 * The full GNU General Public License is included in this distribution
410dc5aa 27 * in the file called COPYING.
8ca151b5
JB
28 *
29 * Contact Information:
cb2f8277 30 * Intel Linux Wireless <linuxwifi@intel.com>
8ca151b5
JB
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
32 *
33 * BSD LICENSE
34 *
51368bf7 35 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
4fb06283 36 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
de8ba41b 37 * Copyright(c) 2016 - 2017 Intel Deutschland GmbH
8ca151b5
JB
38 * All rights reserved.
39 *
40 * Redistribution and use in source and binary forms, with or without
41 * modification, are permitted provided that the following conditions
42 * are met:
43 *
44 * * Redistributions of source code must retain the above copyright
45 * notice, this list of conditions and the following disclaimer.
46 * * Redistributions in binary form must reproduce the above copyright
47 * notice, this list of conditions and the following disclaimer in
48 * the documentation and/or other materials provided with the
49 * distribution.
50 * * Neither the name Intel Corporation nor the names of its
51 * contributors may be used to endorse or promote products derived
52 * from this software without specific prior written permission.
53 *
54 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
55 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
56 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
57 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
58 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
59 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
60 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
61 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
62 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
63 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
64 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
65 *
66 *****************************************************************************/
67#include <linux/module.h>
1bd3cbc1 68#include <linux/vmalloc.h>
8ca151b5
JB
69#include <net/mac80211.h>
70
9fca9d5c 71#include "fw/notif-wait.h"
8ca151b5
JB
72#include "iwl-trans.h"
73#include "iwl-op-mode.h"
d962f9b1 74#include "fw/img.h"
8ca151b5
JB
75#include "iwl-debug.h"
76#include "iwl-drv.h"
77#include "iwl-modparams.h"
78#include "mvm.h"
79#include "iwl-phy-db.h"
80#include "iwl-eeprom-parse.h"
81#include "iwl-csr.h"
82#include "iwl-io.h"
83#include "iwl-prph.h"
84#include "rs.h"
d172a5ef 85#include "fw/api/scan.h"
8ca151b5 86#include "time-event.h"
39bdb17e 87#include "fw-api.h"
d172a5ef 88#include "fw/api/scan.h"
f2abcfa6 89#include "fw/acpi.h"
8ca151b5 90
8ca151b5 91#define DRV_DESCRIPTION "The new Intel(R) wireless AGN driver for Linux"
8ca151b5 92MODULE_DESCRIPTION(DRV_DESCRIPTION);
8ca151b5
JB
93MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
94MODULE_LICENSE("GPL");
95
96static const struct iwl_op_mode_ops iwl_mvm_ops;
0316d30e 97static const struct iwl_op_mode_ops iwl_mvm_ops_mq;
8ca151b5
JB
98
99struct iwl_mvm_mod_params iwlmvm_mod_params = {
100 .power_scheme = IWL_POWER_SCHEME_BPS,
ce71c2f7 101 .tfd_q_hang_detect = true
8ca151b5
JB
102 /* rest of fields are 0 by default */
103};
104
105module_param_named(init_dbg, iwlmvm_mod_params.init_dbg, bool, S_IRUGO);
106MODULE_PARM_DESC(init_dbg,
107 "set to true to debug an ASSERT in INIT fw (default: false");
108module_param_named(power_scheme, iwlmvm_mod_params.power_scheme, int, S_IRUGO);
109MODULE_PARM_DESC(power_scheme,
110 "power management scheme: 1-active, 2-balanced, 3-low power, default: 2");
ce71c2f7
EG
111module_param_named(tfd_q_hang_detect, iwlmvm_mod_params.tfd_q_hang_detect,
112 bool, S_IRUGO);
113MODULE_PARM_DESC(tfd_q_hang_detect,
114 "TFD queues hang detection (default: true");
8ca151b5
JB
115
116/*
117 * module init and exit functions
118 */
119static int __init iwl_mvm_init(void)
120{
121 int ret;
122
123 ret = iwl_mvm_rate_control_register();
124 if (ret) {
125 pr_err("Unable to register rate control algorithm: %d\n", ret);
126 return ret;
127 }
128
129 ret = iwl_opmode_register("iwlmvm", &iwl_mvm_ops);
130
131 if (ret) {
132 pr_err("Unable to register MVM op_mode: %d\n", ret);
133 iwl_mvm_rate_control_unregister();
134 }
135
136 return ret;
137}
138module_init(iwl_mvm_init);
139
140static void __exit iwl_mvm_exit(void)
141{
142 iwl_opmode_deregister("iwlmvm");
143 iwl_mvm_rate_control_unregister();
144}
145module_exit(iwl_mvm_exit);
146
147static void iwl_mvm_nic_config(struct iwl_op_mode *op_mode)
148{
149 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
150 u8 radio_cfg_type, radio_cfg_step, radio_cfg_dash;
151 u32 reg_val = 0;
a0544272
MH
152 u32 phy_config = iwl_mvm_get_phy_config(mvm);
153
154 radio_cfg_type = (phy_config & FW_PHY_CFG_RADIO_TYPE) >>
155 FW_PHY_CFG_RADIO_TYPE_POS;
156 radio_cfg_step = (phy_config & FW_PHY_CFG_RADIO_STEP) >>
157 FW_PHY_CFG_RADIO_STEP_POS;
158 radio_cfg_dash = (phy_config & FW_PHY_CFG_RADIO_DASH) >>
159 FW_PHY_CFG_RADIO_DASH_POS;
8ca151b5
JB
160
161 /* SKU control */
162 reg_val |= CSR_HW_REV_STEP(mvm->trans->hw_rev) <<
163 CSR_HW_IF_CONFIG_REG_POS_MAC_STEP;
164 reg_val |= CSR_HW_REV_DASH(mvm->trans->hw_rev) <<
165 CSR_HW_IF_CONFIG_REG_POS_MAC_DASH;
166
167 /* radio configuration */
168 reg_val |= radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE;
169 reg_val |= radio_cfg_step << CSR_HW_IF_CONFIG_REG_POS_PHY_STEP;
170 reg_val |= radio_cfg_dash << CSR_HW_IF_CONFIG_REG_POS_PHY_DASH;
171
172 WARN_ON((radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE) &
173 ~CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE);
174
9b1fcc11 175 /*
6e584873
SS
176 * TODO: Bits 7-8 of CSR in 8000 HW family and higher set the ADC
177 * sampling, and shouldn't be set to any non-zero value.
178 * The same is supposed to be true of the other HW, but unsetting
179 * them (such as the 7260) causes automatic tests to fail on seemingly
180 * unrelated errors. Need to further investigate this, but for now
181 * we'll separate cases.
9b1fcc11 182 */
6e584873 183 if (mvm->trans->cfg->device_family < IWL_DEVICE_FAMILY_8000)
9b1fcc11 184 reg_val |= CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI;
8ca151b5 185
e139dc4a
LE
186 iwl_trans_set_bits_mask(mvm->trans, CSR_HW_IF_CONFIG_REG,
187 CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH |
188 CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP |
189 CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE |
190 CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP |
191 CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH |
192 CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI |
193 CSR_HW_IF_CONFIG_REG_BIT_MAC_SI,
194 reg_val);
8ca151b5
JB
195
196 IWL_DEBUG_INFO(mvm, "Radio type=0x%x-0x%x-0x%x\n", radio_cfg_type,
197 radio_cfg_step, radio_cfg_dash);
198
199 /*
200 * W/A : NIC is stuck in a reset state after Early PCIe power off
201 * (PCIe power is lost before PERST# is asserted), causing ME FW
202 * to lose ownership and not being able to obtain it back.
203 */
95411d04 204 if (!mvm->trans->cfg->apmg_not_supported)
3073d8c0
EH
205 iwl_set_bits_mask_prph(mvm->trans, APMG_PS_CTRL_REG,
206 APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS,
207 ~APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS);
8ca151b5
JB
208}
209
c9cb14a6
CRI
210/**
211 * enum iwl_rx_handler_context context for Rx handler
212 * @RX_HANDLER_SYNC : this means that it will be called in the Rx path
213 * which can't acquire mvm->mutex.
214 * @RX_HANDLER_ASYNC_LOCKED : If the handler needs to hold mvm->mutex
215 * (and only in this case!), it should be set as ASYNC. In that case,
216 * it will be called from a worker with mvm->mutex held.
217 * @RX_HANDLER_ASYNC_UNLOCKED : in case the handler needs to lock the
218 * mutex itself, it will be called from a worker without mvm->mutex held.
219 */
220enum iwl_rx_handler_context {
221 RX_HANDLER_SYNC,
222 RX_HANDLER_ASYNC_LOCKED,
223 RX_HANDLER_ASYNC_UNLOCKED,
224};
225
226/**
227 * struct iwl_rx_handlers handler for FW notification
228 * @cmd_id: command id
229 * @context: see &iwl_rx_handler_context
230 * @fn: the function is called when notification is received
231 */
8ca151b5 232struct iwl_rx_handlers {
1230b16b 233 u16 cmd_id;
c9cb14a6 234 enum iwl_rx_handler_context context;
0416841d 235 void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb);
8ca151b5
JB
236};
237
c9cb14a6
CRI
238#define RX_HANDLER(_cmd_id, _fn, _context) \
239 { .cmd_id = _cmd_id, .fn = _fn, .context = _context }
240#define RX_HANDLER_GRP(_grp, _cmd, _fn, _context) \
241 { .cmd_id = WIDE_ID(_grp, _cmd), .fn = _fn, .context = _context }
8ca151b5
JB
242
243/*
244 * Handlers for fw notifications
245 * Convention: RX_HANDLER(CMD_NAME, iwl_mvm_rx_CMD_NAME
246 * This list should be in order of frequency for performance purposes.
247 *
c9cb14a6 248 * The handler can be one from three contexts, see &iwl_rx_handler_context
8ca151b5
JB
249 */
250static const struct iwl_rx_handlers iwl_mvm_rx_handlers[] = {
c9cb14a6
CRI
251 RX_HANDLER(TX_CMD, iwl_mvm_rx_tx_cmd, RX_HANDLER_SYNC),
252 RX_HANDLER(BA_NOTIF, iwl_mvm_rx_ba_notif, RX_HANDLER_SYNC),
253
254 RX_HANDLER(BT_PROFILE_NOTIFICATION, iwl_mvm_rx_bt_coex_notif,
255 RX_HANDLER_ASYNC_LOCKED),
256 RX_HANDLER(BEACON_NOTIFICATION, iwl_mvm_rx_beacon_notif,
257 RX_HANDLER_ASYNC_LOCKED),
258 RX_HANDLER(STATISTICS_NOTIFICATION, iwl_mvm_rx_statistics,
259 RX_HANDLER_ASYNC_LOCKED),
f421f9c3 260
3af512d6 261 RX_HANDLER(BA_WINDOW_STATUS_NOTIFICATION_ID,
c9cb14a6 262 iwl_mvm_window_status_notif, RX_HANDLER_SYNC),
3af512d6 263
c9cb14a6
CRI
264 RX_HANDLER(TIME_EVENT_NOTIFICATION, iwl_mvm_rx_time_event_notif,
265 RX_HANDLER_SYNC),
266 RX_HANDLER(MCC_CHUB_UPDATE_CMD, iwl_mvm_rx_chub_update_mcc,
267 RX_HANDLER_ASYNC_LOCKED),
497b49d2 268
c9cb14a6 269 RX_HANDLER(EOSP_NOTIFICATION, iwl_mvm_rx_eosp_notif, RX_HANDLER_SYNC),
3e56eadf 270
e5d74646 271 RX_HANDLER(SCAN_ITERATION_COMPLETE,
c9cb14a6 272 iwl_mvm_rx_lmac_scan_iter_complete_notif, RX_HANDLER_SYNC),
35a000b7 273 RX_HANDLER(SCAN_OFFLOAD_COMPLETE,
c9cb14a6
CRI
274 iwl_mvm_rx_lmac_scan_complete_notif,
275 RX_HANDLER_ASYNC_LOCKED),
6e56f01d 276 RX_HANDLER(MATCH_FOUND_NOTIFICATION, iwl_mvm_rx_scan_match_found,
c9cb14a6 277 RX_HANDLER_SYNC),
d2496221 278 RX_HANDLER(SCAN_COMPLETE_UMAC, iwl_mvm_rx_umac_scan_complete_notif,
c9cb14a6 279 RX_HANDLER_ASYNC_LOCKED),
ee9219b2 280 RX_HANDLER(SCAN_ITERATION_COMPLETE_UMAC,
c9cb14a6 281 iwl_mvm_rx_umac_scan_iter_complete_notif, RX_HANDLER_SYNC),
497b49d2 282
c9cb14a6
CRI
283 RX_HANDLER(CARD_STATE_NOTIFICATION, iwl_mvm_rx_card_state_notif,
284 RX_HANDLER_SYNC),
8ca151b5 285
d64048ed 286 RX_HANDLER(MISSED_BEACONS_NOTIFICATION, iwl_mvm_rx_missed_beacons_notif,
c9cb14a6 287 RX_HANDLER_SYNC),
d64048ed 288
c9cb14a6 289 RX_HANDLER(REPLY_ERROR, iwl_mvm_rx_fw_error, RX_HANDLER_SYNC),
175a70b7 290 RX_HANDLER(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION,
c9cb14a6
CRI
291 iwl_mvm_power_uapsd_misbehaving_ap_notif, RX_HANDLER_SYNC),
292 RX_HANDLER(DTS_MEASUREMENT_NOTIFICATION, iwl_mvm_temp_notif,
293 RX_HANDLER_ASYNC_LOCKED),
09eef330 294 RX_HANDLER_GRP(PHY_OPS_GROUP, DTS_MEASUREMENT_NOTIF_WIDE,
ec77a33e 295 iwl_mvm_temp_notif, RX_HANDLER_ASYNC_UNLOCKED),
0a3b7119 296 RX_HANDLER_GRP(PHY_OPS_GROUP, CT_KILL_NOTIFICATION,
c9cb14a6 297 iwl_mvm_ct_kill_notif, RX_HANDLER_SYNC),
ea9af24d 298
1d3c3f63 299 RX_HANDLER(TDLS_CHANNEL_SWITCH_NOTIFICATION, iwl_mvm_rx_tdls_notif,
c9cb14a6
CRI
300 RX_HANDLER_ASYNC_LOCKED),
301 RX_HANDLER(MFUART_LOAD_NOTIFICATION, iwl_mvm_rx_mfuart_notif,
302 RX_HANDLER_SYNC),
303 RX_HANDLER(TOF_NOTIFICATION, iwl_mvm_tof_resp_handler,
304 RX_HANDLER_ASYNC_LOCKED),
bdccdb85
GBA
305 RX_HANDLER_GRP(DEBUG_GROUP, MFU_ASSERT_DUMP_NTF,
306 iwl_mvm_mfu_assert_dump_notif, RX_HANDLER_SYNC),
0db056d3 307 RX_HANDLER_GRP(PROT_OFFLOAD_GROUP, STORED_BEACON_NTF,
c9cb14a6 308 iwl_mvm_rx_stored_beacon_notif, RX_HANDLER_SYNC),
f92659a1 309 RX_HANDLER_GRP(DATA_PATH_GROUP, MU_GROUP_MGMT_NOTIF,
c9cb14a6 310 iwl_mvm_mu_mimo_grp_notif, RX_HANDLER_SYNC),
65e25482
JB
311 RX_HANDLER_GRP(DATA_PATH_GROUP, STA_PM_NOTIF,
312 iwl_mvm_sta_pm_notif, RX_HANDLER_SYNC),
8ca151b5
JB
313};
314#undef RX_HANDLER
1230b16b 315#undef RX_HANDLER_GRP
39bdb17e
SD
316
317/* Please keep this array *SORTED* by hex value.
318 * Access is done through binary search
319 */
320static const struct iwl_hcmd_names iwl_mvm_legacy_names[] = {
321 HCMD_NAME(MVM_ALIVE),
322 HCMD_NAME(REPLY_ERROR),
323 HCMD_NAME(ECHO_CMD),
324 HCMD_NAME(INIT_COMPLETE_NOTIF),
325 HCMD_NAME(PHY_CONTEXT_CMD),
326 HCMD_NAME(DBG_CFG),
39bdb17e
SD
327 HCMD_NAME(SCAN_CFG_CMD),
328 HCMD_NAME(SCAN_REQ_UMAC),
329 HCMD_NAME(SCAN_ABORT_UMAC),
330 HCMD_NAME(SCAN_COMPLETE_UMAC),
331 HCMD_NAME(TOF_CMD),
332 HCMD_NAME(TOF_NOTIFICATION),
3af512d6 333 HCMD_NAME(BA_WINDOW_STATUS_NOTIFICATION_ID),
39bdb17e
SD
334 HCMD_NAME(ADD_STA_KEY),
335 HCMD_NAME(ADD_STA),
336 HCMD_NAME(REMOVE_STA),
337 HCMD_NAME(FW_GET_ITEM_CMD),
338 HCMD_NAME(TX_CMD),
339 HCMD_NAME(SCD_QUEUE_CFG),
340 HCMD_NAME(TXPATH_FLUSH),
341 HCMD_NAME(MGMT_MCAST_KEY),
342 HCMD_NAME(WEP_KEY),
343 HCMD_NAME(SHARED_MEM_CFG),
344 HCMD_NAME(TDLS_CHANNEL_SWITCH_CMD),
345 HCMD_NAME(MAC_CONTEXT_CMD),
346 HCMD_NAME(TIME_EVENT_CMD),
347 HCMD_NAME(TIME_EVENT_NOTIFICATION),
348 HCMD_NAME(BINDING_CONTEXT_CMD),
349 HCMD_NAME(TIME_QUOTA_CMD),
350 HCMD_NAME(NON_QOS_TX_COUNTER_CMD),
7089ae63 351 HCMD_NAME(LEDS_CMD),
39bdb17e
SD
352 HCMD_NAME(LQ_CMD),
353 HCMD_NAME(FW_PAGING_BLOCK_CMD),
354 HCMD_NAME(SCAN_OFFLOAD_REQUEST_CMD),
355 HCMD_NAME(SCAN_OFFLOAD_ABORT_CMD),
356 HCMD_NAME(HOT_SPOT_CMD),
357 HCMD_NAME(SCAN_OFFLOAD_PROFILES_QUERY_CMD),
39bdb17e
SD
358 HCMD_NAME(BT_COEX_UPDATE_REDUCED_TXP),
359 HCMD_NAME(BT_COEX_CI),
360 HCMD_NAME(PHY_CONFIGURATION_CMD),
361 HCMD_NAME(CALIB_RES_NOTIF_PHY_DB),
176aa60b 362 HCMD_NAME(PHY_DB_CMD),
39bdb17e
SD
363 HCMD_NAME(SCAN_OFFLOAD_COMPLETE),
364 HCMD_NAME(SCAN_OFFLOAD_UPDATE_PROFILES_CMD),
39bdb17e
SD
365 HCMD_NAME(POWER_TABLE_CMD),
366 HCMD_NAME(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION),
367 HCMD_NAME(REPLY_THERMAL_MNG_BACKOFF),
368 HCMD_NAME(DC2DC_CONFIG_CMD),
369 HCMD_NAME(NVM_ACCESS_CMD),
39bdb17e
SD
370 HCMD_NAME(BEACON_NOTIFICATION),
371 HCMD_NAME(BEACON_TEMPLATE_CMD),
372 HCMD_NAME(TX_ANT_CONFIGURATION_CMD),
373 HCMD_NAME(BT_CONFIG),
374 HCMD_NAME(STATISTICS_CMD),
375 HCMD_NAME(STATISTICS_NOTIFICATION),
376 HCMD_NAME(EOSP_NOTIFICATION),
377 HCMD_NAME(REDUCE_TX_POWER_CMD),
39bdb17e
SD
378 HCMD_NAME(CARD_STATE_NOTIFICATION),
379 HCMD_NAME(MISSED_BEACONS_NOTIFICATION),
380 HCMD_NAME(TDLS_CONFIG_CMD),
381 HCMD_NAME(MAC_PM_POWER_TABLE),
382 HCMD_NAME(TDLS_CHANNEL_SWITCH_NOTIFICATION),
383 HCMD_NAME(MFUART_LOAD_NOTIFICATION),
43413a97 384 HCMD_NAME(RSS_CONFIG_CMD),
39bdb17e
SD
385 HCMD_NAME(SCAN_ITERATION_COMPLETE_UMAC),
386 HCMD_NAME(REPLY_RX_PHY_CMD),
387 HCMD_NAME(REPLY_RX_MPDU_CMD),
3e73aa3b 388 HCMD_NAME(FRAME_RELEASE),
39bdb17e
SD
389 HCMD_NAME(BA_NOTIF),
390 HCMD_NAME(MCC_UPDATE_CMD),
391 HCMD_NAME(MCC_CHUB_UPDATE_CMD),
392 HCMD_NAME(MARKER_CMD),
39bdb17e
SD
393 HCMD_NAME(BT_PROFILE_NOTIFICATION),
394 HCMD_NAME(BCAST_FILTER_CMD),
395 HCMD_NAME(MCAST_FILTER_CMD),
396 HCMD_NAME(REPLY_SF_CFG_CMD),
397 HCMD_NAME(REPLY_BEACON_FILTERING_CMD),
398 HCMD_NAME(D3_CONFIG_CMD),
399 HCMD_NAME(PROT_OFFLOAD_CONFIG_CMD),
400 HCMD_NAME(OFFLOADS_QUERY_CMD),
401 HCMD_NAME(REMOTE_WAKE_CONFIG_CMD),
402 HCMD_NAME(MATCH_FOUND_NOTIFICATION),
39bdb17e
SD
403 HCMD_NAME(DTS_MEASUREMENT_NOTIFICATION),
404 HCMD_NAME(WOWLAN_PATTERNS),
405 HCMD_NAME(WOWLAN_CONFIGURATION),
406 HCMD_NAME(WOWLAN_TSC_RSC_PARAM),
407 HCMD_NAME(WOWLAN_TKIP_PARAM),
408 HCMD_NAME(WOWLAN_KEK_KCK_MATERIAL),
409 HCMD_NAME(WOWLAN_GET_STATUSES),
39bdb17e
SD
410 HCMD_NAME(SCAN_ITERATION_COMPLETE),
411 HCMD_NAME(D0I3_END_CMD),
412 HCMD_NAME(LTR_CONFIG),
8ca151b5 413};
39bdb17e 414
5b086414
GBA
415/* Please keep this array *SORTED* by hex value.
416 * Access is done through binary search
417 */
418static const struct iwl_hcmd_names iwl_mvm_system_names[] = {
419 HCMD_NAME(SHARED_MEM_CFG_CMD),
4399caaa 420 HCMD_NAME(INIT_EXTENDED_CFG_CMD),
5b086414
GBA
421};
422
03098268
AE
423/* Please keep this array *SORTED* by hex value.
424 * Access is done through binary search
425 */
426static const struct iwl_hcmd_names iwl_mvm_mac_conf_names[] = {
d3a108a4 427 HCMD_NAME(CHANNEL_SWITCH_NOA_NOTIF),
03098268
AE
428};
429
39bdb17e
SD
430/* Please keep this array *SORTED* by hex value.
431 * Access is done through binary search
432 */
433static const struct iwl_hcmd_names iwl_mvm_phy_names[] = {
434 HCMD_NAME(CMD_DTS_MEASUREMENT_TRIGGER_WIDE),
5c89e7bc 435 HCMD_NAME(CTDP_CONFIG_CMD),
c221daf2 436 HCMD_NAME(TEMP_REPORTING_THRESHOLDS_CMD),
a6bff3cb 437 HCMD_NAME(GEO_TX_POWER_LIMIT),
0a3b7119 438 HCMD_NAME(CT_KILL_NOTIFICATION),
39bdb17e
SD
439 HCMD_NAME(DTS_MEASUREMENT_NOTIF_WIDE),
440};
441
e0d8fdec
SS
442/* Please keep this array *SORTED* by hex value.
443 * Access is done through binary search
444 */
445static const struct iwl_hcmd_names iwl_mvm_data_path_names[] = {
ddef2f98 446 HCMD_NAME(DQA_ENABLE_CMD),
e0d8fdec 447 HCMD_NAME(UPDATE_MU_GROUPS_CMD),
94bb4481 448 HCMD_NAME(TRIGGER_RX_QUEUES_NOTIF_CMD),
65e25482 449 HCMD_NAME(STA_PM_NOTIF),
f92659a1 450 HCMD_NAME(MU_GROUP_MGMT_NOTIF),
94bb4481 451 HCMD_NAME(RX_QUEUES_NOTIFICATION),
e0d8fdec
SS
452};
453
bdccdb85
GBA
454/* Please keep this array *SORTED* by hex value.
455 * Access is done through binary search
456 */
457static const struct iwl_hcmd_names iwl_mvm_debug_names[] = {
458 HCMD_NAME(MFU_ASSERT_DUMP_NTF),
459};
460
0db056d3
SS
461/* Please keep this array *SORTED* by hex value.
462 * Access is done through binary search
463 */
464static const struct iwl_hcmd_names iwl_mvm_prot_offload_names[] = {
465 HCMD_NAME(STORED_BEACON_NTF),
466};
467
1f370650
SS
468/* Please keep this array *SORTED* by hex value.
469 * Access is done through binary search
470 */
471static const struct iwl_hcmd_names iwl_mvm_regulatory_and_nvm_names[] = {
472 HCMD_NAME(NVM_ACCESS_COMPLETE),
e9e1ba3d 473 HCMD_NAME(NVM_GET_INFO),
1f370650
SS
474};
475
39bdb17e
SD
476static const struct iwl_hcmd_arr iwl_mvm_groups[] = {
477 [LEGACY_GROUP] = HCMD_ARR(iwl_mvm_legacy_names),
478 [LONG_GROUP] = HCMD_ARR(iwl_mvm_legacy_names),
5b086414 479 [SYSTEM_GROUP] = HCMD_ARR(iwl_mvm_system_names),
03098268 480 [MAC_CONF_GROUP] = HCMD_ARR(iwl_mvm_mac_conf_names),
39bdb17e 481 [PHY_OPS_GROUP] = HCMD_ARR(iwl_mvm_phy_names),
e0d8fdec 482 [DATA_PATH_GROUP] = HCMD_ARR(iwl_mvm_data_path_names),
0db056d3 483 [PROT_OFFLOAD_GROUP] = HCMD_ARR(iwl_mvm_prot_offload_names),
1f370650
SS
484 [REGULATORY_AND_NVM_GROUP] =
485 HCMD_ARR(iwl_mvm_regulatory_and_nvm_names),
39bdb17e
SD
486};
487
8ca151b5
JB
488/* this forward declaration can avoid to export the function */
489static void iwl_mvm_async_handlers_wk(struct work_struct *wk);
37577fe2 490static void iwl_mvm_d0i3_exit_work(struct work_struct *wk);
8ca151b5 491
f2abcfa6 492static u32 iwl_mvm_min_backoff(struct iwl_mvm *mvm)
0c0e2c71 493{
f2abcfa6
LC
494 const struct iwl_pwr_tx_backoff *backoff = mvm->cfg->pwr_tx_backoffs;
495 u64 dflt_pwr_limit;
0c0e2c71 496
f2abcfa6 497 if (!backoff)
0c0e2c71
IY
498 return 0;
499
f2abcfa6 500 dflt_pwr_limit = iwl_acpi_get_pwr_limit(mvm->dev);
0c0e2c71 501
f2abcfa6
LC
502 while (backoff->pwr) {
503 if (dflt_pwr_limit >= backoff->pwr)
504 return backoff->backoff;
505
506 backoff++;
0c0e2c71
IY
507 }
508
509 return 0;
510}
511
d3a108a4
AO
512static void iwl_mvm_tx_unblock_dwork(struct work_struct *work)
513{
514 struct iwl_mvm *mvm =
515 container_of(work, struct iwl_mvm, cs_tx_unblock_dwork.work);
516 struct ieee80211_vif *tx_blocked_vif;
517 struct iwl_mvm_vif *mvmvif;
518
519 mutex_lock(&mvm->mutex);
520
521 tx_blocked_vif =
522 rcu_dereference_protected(mvm->csa_tx_blocked_vif,
523 lockdep_is_held(&mvm->mutex));
524
525 if (!tx_blocked_vif)
526 goto unlock;
527
528 mvmvif = iwl_mvm_vif_from_mac80211(tx_blocked_vif);
529 iwl_mvm_modify_all_sta_disable_tx(mvm, mvmvif, false);
530 RCU_INIT_POINTER(mvm->csa_tx_blocked_vif, NULL);
531unlock:
532 mutex_unlock(&mvm->mutex);
533}
534
7174beb6
JB
535static int iwl_mvm_fwrt_dump_start(void *ctx)
536{
537 struct iwl_mvm *mvm = ctx;
538 int ret;
539
540 ret = iwl_mvm_ref_sync(mvm, IWL_MVM_REF_FW_DBG_COLLECT);
541 if (ret)
542 return ret;
543
544 mutex_lock(&mvm->mutex);
545
546 return 0;
547}
548
549static void iwl_mvm_fwrt_dump_end(void *ctx)
550{
551 struct iwl_mvm *mvm = ctx;
552
553 mutex_unlock(&mvm->mutex);
554
555 iwl_mvm_unref(mvm, IWL_MVM_REF_FW_DBG_COLLECT);
556}
557
558static const struct iwl_fw_runtime_ops iwl_mvm_fwrt_ops = {
559 .dump_start = iwl_mvm_fwrt_dump_start,
560 .dump_end = iwl_mvm_fwrt_dump_end,
561};
562
8ca151b5
JB
563static struct iwl_op_mode *
564iwl_op_mode_mvm_start(struct iwl_trans *trans, const struct iwl_cfg *cfg,
565 const struct iwl_fw *fw, struct dentry *dbgfs_dir)
566{
567 struct ieee80211_hw *hw;
568 struct iwl_op_mode *op_mode;
569 struct iwl_mvm *mvm;
570 struct iwl_trans_config trans_cfg = {};
571 static const u8 no_reclaim_cmds[] = {
572 TX_CMD,
573 };
574 int err, scan_size;
0c0e2c71 575 u32 min_backoff;
8ca151b5 576
c4d83271
EG
577 /*
578 * We use IWL_MVM_STATION_COUNT to check the validity of the station
579 * index all over the driver - check that its value corresponds to the
580 * array size.
581 */
582 BUILD_BUG_ON(ARRAY_SIZE(mvm->fw_id_to_mac_id) != IWL_MVM_STATION_COUNT);
583
8ca151b5
JB
584 /********************************
585 * 1. Allocating and configuring HW data
586 ********************************/
587 hw = ieee80211_alloc_hw(sizeof(struct iwl_op_mode) +
588 sizeof(struct iwl_mvm),
589 &iwl_mvm_hw_ops);
590 if (!hw)
591 return NULL;
592
745160ee
OG
593 if (cfg->max_rx_agg_size)
594 hw->max_rx_aggregation_subframes = cfg->max_rx_agg_size;
595
77d96730
GG
596 if (cfg->max_tx_agg_size)
597 hw->max_tx_aggregation_subframes = cfg->max_tx_agg_size;
598
8ca151b5 599 op_mode = hw->priv;
8ca151b5
JB
600
601 mvm = IWL_OP_MODE_GET_MVM(op_mode);
602 mvm->dev = trans->dev;
603 mvm->trans = trans;
604 mvm->cfg = cfg;
605 mvm->fw = fw;
606 mvm->hw = hw;
607
7174beb6 608 iwl_fw_runtime_init(&mvm->fwrt, trans, fw, &iwl_mvm_fwrt_ops, mvm);
235acb18 609
de8ba41b
LK
610 mvm->init_status = 0;
611
0316d30e
JB
612 if (iwl_mvm_has_new_rx_api(mvm)) {
613 op_mode->ops = &iwl_mvm_ops_mq;
25c2b22c 614 trans->rx_mpdu_cmd_hdr_size = sizeof(struct iwl_rx_mpdu_desc);
0316d30e
JB
615 } else {
616 op_mode->ops = &iwl_mvm_ops;
25c2b22c
SS
617 trans->rx_mpdu_cmd_hdr_size =
618 sizeof(struct iwl_rx_mpdu_res_start);
0316d30e
JB
619
620 if (WARN_ON(trans->num_rx_queues > 1))
621 goto out_free;
622 }
623
3b37f4c9 624 mvm->fw_restart = iwlwifi_mod_params.fw_restart ? -1 : 0;
291aa7c4 625
c8f54701 626 mvm->aux_queue = IWL_MVM_DQA_AUX_QUEUE;
b13f43a4 627 mvm->snif_queue = IWL_MVM_DQA_INJECT_MONITOR_QUEUE;
c8f54701
JB
628 mvm->probe_queue = IWL_MVM_DQA_AP_PROBE_RESP_QUEUE;
629 mvm->p2p_dev_queue = IWL_MVM_DQA_P2P_DEVICE_QUEUE;
630
1f3b0ff8 631 mvm->sf_state = SF_UNINIT;
7d6222e2 632 if (iwl_mvm_has_unified_ucode(mvm))
702e975d 633 iwl_fw_set_current_image(&mvm->fwrt, IWL_UCODE_REGULAR);
1f370650 634 else
702e975d 635 iwl_fw_set_current_image(&mvm->fwrt, IWL_UCODE_INIT);
c89e333d 636 mvm->drop_bcn_ap_mode = true;
19e737c9 637
8ca151b5 638 mutex_init(&mvm->mutex);
d15a747f 639 mutex_init(&mvm->d0i3_suspend_mutex);
8ca151b5
JB
640 spin_lock_init(&mvm->async_handlers_lock);
641 INIT_LIST_HEAD(&mvm->time_event_list);
b112889c 642 INIT_LIST_HEAD(&mvm->aux_roc_te_list);
8ca151b5
JB
643 INIT_LIST_HEAD(&mvm->async_handlers_list);
644 spin_lock_init(&mvm->time_event_lock);
4ecafae9 645 spin_lock_init(&mvm->queue_info_lock);
8ca151b5
JB
646
647 INIT_WORK(&mvm->async_handlers_wk, iwl_mvm_async_handlers_wk);
648 INIT_WORK(&mvm->roc_done_wk, iwl_mvm_roc_done_wk);
37577fe2 649 INIT_WORK(&mvm->d0i3_exit_work, iwl_mvm_d0i3_exit_work);
1d3c3f63 650 INIT_DELAYED_WORK(&mvm->tdls_cs.dwork, iwl_mvm_tdls_ch_switch_work);
69e04642 651 INIT_DELAYED_WORK(&mvm->scan_timeout_dwork, iwl_mvm_scan_timeout_wk);
24afba76 652 INIT_WORK(&mvm->add_stream_wk, iwl_mvm_add_new_dqa_stream_wk);
8ca151b5 653
b2492501 654 spin_lock_init(&mvm->d0i3_tx_lock);
576eeee9 655 spin_lock_init(&mvm->refs_lock);
b2492501
AN
656 skb_queue_head_init(&mvm->d0i3_tx);
657 init_waitqueue_head(&mvm->d0i3_exit_waitq);
3a732c65 658 init_waitqueue_head(&mvm->rx_sync_waitq);
b2492501 659
0636b938
SS
660 atomic_set(&mvm->queue_sync_counter, 0);
661
8ca151b5
JB
662 SET_IEEE80211_DEV(mvm->hw, mvm->trans->dev);
663
d3a108a4
AO
664 INIT_DELAYED_WORK(&mvm->cs_tx_unblock_dwork, iwl_mvm_tx_unblock_dwork);
665
8ca151b5
JB
666 /*
667 * Populate the state variables that the transport layer needs
668 * to know about.
669 */
670 trans_cfg.op_mode = op_mode;
671 trans_cfg.no_reclaim_cmds = no_reclaim_cmds;
672 trans_cfg.n_no_reclaim_cmds = ARRAY_SIZE(no_reclaim_cmds);
6c4fbcbc 673 switch (iwlwifi_mod_params.amsdu_size) {
4bdd4dfe 674 case IWL_AMSDU_DEF:
6c4fbcbc
EG
675 case IWL_AMSDU_4K:
676 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
677 break;
678 case IWL_AMSDU_8K:
679 trans_cfg.rx_buf_size = IWL_AMSDU_8K;
680 break;
681 case IWL_AMSDU_12K:
682 trans_cfg.rx_buf_size = IWL_AMSDU_12K;
683 break;
684 default:
685 pr_err("%s: Unsupported amsdu_size: %d\n", KBUILD_MODNAME,
686 iwlwifi_mod_params.amsdu_size);
687 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
688 }
4bdd4dfe
EG
689
690 /* the hardware splits the A-MSDU */
691 if (mvm->cfg->mq_rx_supported)
692 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
8ca151b5 693
4b87e5af
LC
694 trans->wide_cmd_header = true;
695 trans_cfg.bc_table_dword = true;
8ca151b5 696
39bdb17e
SD
697 trans_cfg.command_groups = iwl_mvm_groups;
698 trans_cfg.command_groups_size = ARRAY_SIZE(iwl_mvm_groups);
8ca151b5 699
c8f54701 700 trans_cfg.cmd_queue = IWL_MVM_DQA_CMD_QUEUE;
b2d81db7 701 trans_cfg.cmd_fifo = IWL_MVM_TX_FIFO_CMD;
3a736bcb 702 trans_cfg.scd_set_active = true;
8ca151b5 703
21cb3222
JB
704 trans_cfg.cb_data_offs = offsetof(struct ieee80211_tx_info,
705 driver_data[2]);
706
41837ca9 707 trans_cfg.sw_csum_tx = IWL_MVM_SW_TX_CSUM_OFFLOAD;
b4821767 708
4cf677fd
EG
709 /* Set a short watchdog for the command queue */
710 trans_cfg.cmd_q_wdg_timeout =
5d42e7b2 711 iwl_mvm_get_wd_timeout(mvm, NULL, false, true);
4cf677fd 712
8ca151b5
JB
713 snprintf(mvm->hw->wiphy->fw_version,
714 sizeof(mvm->hw->wiphy->fw_version),
715 "%s", fw->fw_version);
716
717 /* Configure transport layer */
718 iwl_trans_configure(mvm->trans, &trans_cfg);
719
720 trans->rx_mpdu_cmd = REPLY_RX_MPDU_CMD;
09e350f7
LK
721 trans->dbg_dest_tlv = mvm->fw->dbg_dest_tlv;
722 trans->dbg_dest_reg_num = mvm->fw->dbg_dest_reg_num;
723 memcpy(trans->dbg_conf_tlv, mvm->fw->dbg_conf_tlv,
724 sizeof(trans->dbg_conf_tlv));
d2709ad7 725 trans->dbg_trigger_tlv = mvm->fw->dbg_trigger_tlv;
8ca151b5
JB
726
727 /* set up notification wait support */
728 iwl_notification_wait_init(&mvm->notif_wait);
729
730 /* Init phy db */
731 mvm->phy_db = iwl_phy_db_init(trans);
732 if (!mvm->phy_db) {
733 IWL_ERR(mvm, "Cannot init phy_db\n");
734 goto out_free;
735 }
736
737 IWL_INFO(mvm, "Detected %s, REV=0x%X\n",
738 mvm->cfg->name, mvm->trans->hw_rev);
739
4fb06283 740 if (iwlwifi_mod_params.nvm_file)
e02a9d60 741 mvm->nvm_file_name = iwlwifi_mod_params.nvm_file;
4fb06283
EH
742 else
743 IWL_DEBUG_EEPROM(mvm->trans->dev,
744 "working without external nvm file\n");
9ee718aa 745
56f2929b
SS
746 err = iwl_trans_start_hw(mvm->trans);
747 if (err)
14b485f0
EH
748 goto out_free;
749
56f2929b
SS
750 mutex_lock(&mvm->mutex);
751 iwl_mvm_ref(mvm, IWL_MVM_REF_INIT_UCODE);
8c5f47b1 752 err = iwl_run_init_mvm_ucode(mvm, true);
b092c9f2 753 if (!iwlmvm_mod_params.init_dbg)
56f2929b
SS
754 iwl_mvm_stop_device(mvm);
755 iwl_mvm_unref(mvm, IWL_MVM_REF_INIT_UCODE);
756 mutex_unlock(&mvm->mutex);
de8ba41b 757 if (err < 0) {
56f2929b
SS
758 IWL_ERR(mvm, "Failed to run INIT ucode: %d\n", err);
759 goto out_free;
8ca151b5
JB
760 }
761
d2496221 762 scan_size = iwl_mvm_scan_size(mvm);
fb98be5e 763
8ca151b5
JB
764 mvm->scan_cmd = kmalloc(scan_size, GFP_KERNEL);
765 if (!mvm->scan_cmd)
766 goto out_free;
767
5a4b2afa
HD
768 /* Set EBS as successful as long as not stated otherwise by the FW. */
769 mvm->last_ebs_successful = true;
770
8ca151b5
JB
771 err = iwl_mvm_mac_setup_register(mvm);
772 if (err)
773 goto out_free;
1f370650 774 mvm->hw_registered = true;
8ca151b5 775
f2abcfa6 776 min_backoff = iwl_mvm_min_backoff(mvm);
04ddc2aa
CRI
777 iwl_mvm_thermal_initialize(mvm, min_backoff);
778
8ca151b5
JB
779 err = iwl_mvm_dbgfs_register(mvm, dbgfs_dir);
780 if (err)
781 goto out_unregister;
782
678d9b6d
LK
783 if (!iwl_mvm_has_new_rx_stats_api(mvm))
784 memset(&mvm->rx_stats_v3, 0,
785 sizeof(struct mvm_statistics_rx_v3));
786 else
787 memset(&mvm->rx_stats, 0, sizeof(struct mvm_statistics_rx));
3848ab66 788
33c85ead
LC
789 /* The transport always starts with a taken reference, we can
790 * release it now if d0i3 is supported */
791 if (iwl_mvm_is_d0i3_supported(mvm))
792 iwl_trans_unref(mvm->trans);
7498cf4c 793
ce792918
GG
794 iwl_mvm_tof_init(mvm);
795
8ca151b5
JB
796 return op_mode;
797
798 out_unregister:
de8ba41b
LK
799 if (iwlmvm_mod_params.init_dbg)
800 return op_mode;
801
8ca151b5 802 ieee80211_unregister_hw(mvm->hw);
1f370650 803 mvm->hw_registered = false;
91b0d119 804 iwl_mvm_leds_exit(mvm);
c221daf2 805 iwl_mvm_thermal_exit(mvm);
8ca151b5 806 out_free:
7174beb6 807 iwl_fw_flush_dump(&mvm->fwrt);
de8ba41b
LK
808
809 if (iwlmvm_mod_params.init_dbg)
810 return op_mode;
8ca151b5
JB
811 iwl_phy_db_free(mvm->phy_db);
812 kfree(mvm->scan_cmd);
56f2929b
SS
813 iwl_trans_op_mode_leave(trans);
814
8ca151b5
JB
815 ieee80211_free_hw(mvm->hw);
816 return NULL;
817}
818
819static void iwl_op_mode_mvm_stop(struct iwl_op_mode *op_mode)
820{
821 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
822 int i;
823
e27deb45
LC
824 /* If d0i3 is supported, we have released the reference that
825 * the transport started with, so we should take it back now
826 * that we are leaving.
827 */
828 if (iwl_mvm_is_d0i3_supported(mvm))
829 iwl_trans_ref(mvm->trans);
830
8ca151b5
JB
831 iwl_mvm_leds_exit(mvm);
832
c221daf2 833 iwl_mvm_thermal_exit(mvm);
9ee718aa 834
de8ba41b
LK
835 if (mvm->init_status & IWL_MVM_INIT_STATUS_REG_HW_INIT_COMPLETE) {
836 ieee80211_unregister_hw(mvm->hw);
837 mvm->init_status &= ~IWL_MVM_INIT_STATUS_REG_HW_INIT_COMPLETE;
838 }
8ca151b5
JB
839
840 kfree(mvm->scan_cmd);
e59647ea
EP
841 kfree(mvm->mcast_filter_cmd);
842 mvm->mcast_filter_cmd = NULL;
8ca151b5 843
afc66bb7
JB
844#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_IWLWIFI_DEBUGFS)
845 kfree(mvm->d3_resume_sram);
846#endif
847
a4082843 848 iwl_trans_op_mode_leave(mvm->trans);
8ca151b5
JB
849
850 iwl_phy_db_free(mvm->phy_db);
851 mvm->phy_db = NULL;
852
1dad3e0a 853 kfree(mvm->nvm_data);
ae2b21b0 854 for (i = 0; i < NVM_MAX_NUM_SECTIONS; i++)
8ca151b5
JB
855 kfree(mvm->nvm_sections[i].data);
856
ce792918
GG
857 iwl_mvm_tof_clean(mvm);
858
a2a57a35
EG
859 mutex_destroy(&mvm->mutex);
860 mutex_destroy(&mvm->d0i3_suspend_mutex);
861
8ca151b5
JB
862 ieee80211_free_hw(mvm->hw);
863}
864
865struct iwl_async_handler_entry {
866 struct list_head list;
867 struct iwl_rx_cmd_buffer rxb;
c9cb14a6 868 enum iwl_rx_handler_context context;
0416841d 869 void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb);
8ca151b5
JB
870};
871
872void iwl_mvm_async_handlers_purge(struct iwl_mvm *mvm)
873{
874 struct iwl_async_handler_entry *entry, *tmp;
875
876 spin_lock_bh(&mvm->async_handlers_lock);
877 list_for_each_entry_safe(entry, tmp, &mvm->async_handlers_list, list) {
878 iwl_free_rxb(&entry->rxb);
879 list_del(&entry->list);
880 kfree(entry);
881 }
882 spin_unlock_bh(&mvm->async_handlers_lock);
883}
884
885static void iwl_mvm_async_handlers_wk(struct work_struct *wk)
886{
887 struct iwl_mvm *mvm =
888 container_of(wk, struct iwl_mvm, async_handlers_wk);
889 struct iwl_async_handler_entry *entry, *tmp;
8098203f 890 LIST_HEAD(local_list);
8ca151b5
JB
891
892 /* Ensure that we are not in stop flow (check iwl_mvm_mac_stop) */
8ca151b5
JB
893
894 /*
895 * Sync with Rx path with a lock. Remove all the entries from this list,
896 * add them to a local one (lock free), and then handle them.
897 */
898 spin_lock_bh(&mvm->async_handlers_lock);
899 list_splice_init(&mvm->async_handlers_list, &local_list);
900 spin_unlock_bh(&mvm->async_handlers_lock);
901
902 list_for_each_entry_safe(entry, tmp, &local_list, list) {
c9cb14a6
CRI
903 if (entry->context == RX_HANDLER_ASYNC_LOCKED)
904 mutex_lock(&mvm->mutex);
0416841d 905 entry->fn(mvm, &entry->rxb);
8ca151b5
JB
906 iwl_free_rxb(&entry->rxb);
907 list_del(&entry->list);
c9cb14a6
CRI
908 if (entry->context == RX_HANDLER_ASYNC_LOCKED)
909 mutex_unlock(&mvm->mutex);
8ca151b5
JB
910 kfree(entry);
911 }
8ca151b5
JB
912}
913
917f39bb
EG
914static inline void iwl_mvm_rx_check_trigger(struct iwl_mvm *mvm,
915 struct iwl_rx_packet *pkt)
916{
917 struct iwl_fw_dbg_trigger_tlv *trig;
918 struct iwl_fw_dbg_trigger_cmd *cmds_trig;
917f39bb
EG
919 int i;
920
921 if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF))
922 return;
923
924 trig = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF);
925 cmds_trig = (void *)trig->data;
926
7174beb6 927 if (!iwl_fw_dbg_trigger_check_stop(&mvm->fwrt, NULL, trig))
917f39bb
EG
928 return;
929
930 for (i = 0; i < ARRAY_SIZE(cmds_trig->cmds); i++) {
931 /* don't collect on CMD 0 */
932 if (!cmds_trig->cmds[i].cmd_id)
933 break;
934
0ab66e6d
SS
935 if (cmds_trig->cmds[i].cmd_id != pkt->hdr.cmd ||
936 cmds_trig->cmds[i].group_id != pkt->hdr.group_id)
917f39bb
EG
937 continue;
938
7174beb6
JB
939 iwl_fw_dbg_collect_trig(&mvm->fwrt, trig,
940 "CMD 0x%02x.%02x received",
941 pkt->hdr.group_id, pkt->hdr.cmd);
917f39bb
EG
942 break;
943 }
944}
945
0316d30e
JB
946static void iwl_mvm_rx_common(struct iwl_mvm *mvm,
947 struct iwl_rx_cmd_buffer *rxb,
948 struct iwl_rx_packet *pkt)
8ca151b5 949{
0316d30e 950 int i;
1738d60b 951
917f39bb
EG
952 iwl_mvm_rx_check_trigger(mvm, pkt);
953
8ca151b5
JB
954 /*
955 * Do the notification wait before RX handlers so
956 * even if the RX handler consumes the RXB we have
957 * access to it in the notification wait entry.
958 */
959 iwl_notification_wait_notify(&mvm->notif_wait, pkt);
960
961 for (i = 0; i < ARRAY_SIZE(iwl_mvm_rx_handlers); i++) {
962 const struct iwl_rx_handlers *rx_h = &iwl_mvm_rx_handlers[i];
36eed56a
EG
963 struct iwl_async_handler_entry *entry;
964
1230b16b 965 if (rx_h->cmd_id != WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd))
36eed56a
EG
966 continue;
967
c9cb14a6 968 if (rx_h->context == RX_HANDLER_SYNC) {
0416841d 969 rx_h->fn(mvm, rxb);
f7e6469f 970 return;
0416841d 971 }
36eed56a
EG
972
973 entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
974 /* we can't do much... */
975 if (!entry)
f7e6469f 976 return;
36eed56a
EG
977
978 entry->rxb._page = rxb_steal_page(rxb);
979 entry->rxb._offset = rxb->_offset;
980 entry->rxb._rx_page_order = rxb->_rx_page_order;
981 entry->fn = rx_h->fn;
c9cb14a6 982 entry->context = rx_h->context;
36eed56a
EG
983 spin_lock(&mvm->async_handlers_lock);
984 list_add_tail(&entry->list, &mvm->async_handlers_list);
985 spin_unlock(&mvm->async_handlers_lock);
986 schedule_work(&mvm->async_handlers_wk);
f2e66c8d 987 return;
8ca151b5 988 }
f2e66c8d
MG
989
990 iwl_fwrt_handle_notification(&mvm->fwrt, rxb);
8ca151b5
JB
991}
992
0316d30e
JB
993static void iwl_mvm_rx(struct iwl_op_mode *op_mode,
994 struct napi_struct *napi,
995 struct iwl_rx_cmd_buffer *rxb)
996{
997 struct iwl_rx_packet *pkt = rxb_addr(rxb);
998 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
61b0f5d7 999 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 1000
61b0f5d7 1001 if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
0316d30e 1002 iwl_mvm_rx_rx_mpdu(mvm, napi, rxb);
61b0f5d7 1003 else if (cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_PHY_CMD))
0316d30e
JB
1004 iwl_mvm_rx_rx_phy_cmd(mvm, rxb);
1005 else
1006 iwl_mvm_rx_common(mvm, rxb, pkt);
1007}
1008
1009static void iwl_mvm_rx_mq(struct iwl_op_mode *op_mode,
1010 struct napi_struct *napi,
1011 struct iwl_rx_cmd_buffer *rxb)
1012{
1013 struct iwl_rx_packet *pkt = rxb_addr(rxb);
1014 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
61b0f5d7 1015 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 1016
61b0f5d7 1017 if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
780e87c2 1018 iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, 0);
61b0f5d7
JB
1019 else if (unlikely(cmd == WIDE_ID(DATA_PATH_GROUP,
1020 RX_QUEUES_NOTIFICATION)))
94bb4481 1021 iwl_mvm_rx_queue_notif(mvm, rxb, 0);
61b0f5d7 1022 else if (cmd == WIDE_ID(LEGACY_GROUP, FRAME_RELEASE))
58035432 1023 iwl_mvm_rx_frame_release(mvm, napi, rxb, 0);
0316d30e
JB
1024 else
1025 iwl_mvm_rx_common(mvm, rxb, pkt);
1026}
1027
b4f7a9d1 1028void iwl_mvm_stop_mac_queues(struct iwl_mvm *mvm, unsigned long mq)
8ca151b5 1029{
4ecafae9 1030 int q;
8ca151b5 1031
4ecafae9 1032 if (WARN_ON_ONCE(!mq))
8ca151b5 1033 return;
8ca151b5 1034
4ecafae9
LK
1035 for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) {
1036 if (atomic_inc_return(&mvm->mac80211_queue_stop_count[q]) > 1) {
1037 IWL_DEBUG_TX_QUEUES(mvm,
b4f7a9d1 1038 "mac80211 %d already stopped\n", q);
4ecafae9
LK
1039 continue;
1040 }
1041
1042 ieee80211_stop_queue(mvm->hw, q);
1043 }
8ca151b5
JB
1044}
1045
156f92f2
EG
1046static void iwl_mvm_async_cb(struct iwl_op_mode *op_mode,
1047 const struct iwl_device_cmd *cmd)
1048{
1049 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1050
1051 /*
1052 * For now, we only set the CMD_WANT_ASYNC_CALLBACK for ADD_STA
1053 * commands that need to block the Tx queues.
1054 */
1055 iwl_trans_block_txq_ptrs(mvm->trans, false);
1056}
1057
b4f7a9d1 1058static void iwl_mvm_stop_sw_queue(struct iwl_op_mode *op_mode, int hw_queue)
8ca151b5
JB
1059{
1060 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
4ecafae9 1061 unsigned long mq;
8ca151b5 1062
4ecafae9 1063 spin_lock_bh(&mvm->queue_info_lock);
34e10860 1064 mq = mvm->hw_queue_to_mac80211[hw_queue];
4ecafae9 1065 spin_unlock_bh(&mvm->queue_info_lock);
8ca151b5 1066
b4f7a9d1
LK
1067 iwl_mvm_stop_mac_queues(mvm, mq);
1068}
1069
1070void iwl_mvm_start_mac_queues(struct iwl_mvm *mvm, unsigned long mq)
1071{
1072 int q;
1073
4ecafae9 1074 if (WARN_ON_ONCE(!mq))
8ca151b5 1075 return;
8ca151b5 1076
4ecafae9
LK
1077 for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) {
1078 if (atomic_dec_return(&mvm->mac80211_queue_stop_count[q]) > 0) {
1079 IWL_DEBUG_TX_QUEUES(mvm,
b4f7a9d1 1080 "mac80211 %d still stopped\n", q);
4ecafae9
LK
1081 continue;
1082 }
1083
1084 ieee80211_wake_queue(mvm->hw, q);
1085 }
8ca151b5
JB
1086}
1087
b4f7a9d1
LK
1088static void iwl_mvm_wake_sw_queue(struct iwl_op_mode *op_mode, int hw_queue)
1089{
1090 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1091 unsigned long mq;
1092
1093 spin_lock_bh(&mvm->queue_info_lock);
34e10860 1094 mq = mvm->hw_queue_to_mac80211[hw_queue];
b4f7a9d1
LK
1095 spin_unlock_bh(&mvm->queue_info_lock);
1096
1097 iwl_mvm_start_mac_queues(mvm, mq);
1098}
1099
6ad04359
JB
1100static void iwl_mvm_set_rfkill_state(struct iwl_mvm *mvm)
1101{
1102 bool state = iwl_mvm_is_radio_killed(mvm);
1103
1104 if (state)
1105 wake_up(&mvm->rx_sync_waitq);
1106
1107 wiphy_rfkill_set_hw_state(mvm->hw->wiphy, state);
1108}
1109
9ee718aa
EL
1110void iwl_mvm_set_hw_ctkill_state(struct iwl_mvm *mvm, bool state)
1111{
1112 if (state)
1113 set_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status);
1114 else
1115 clear_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status);
1116
6ad04359 1117 iwl_mvm_set_rfkill_state(mvm);
9ee718aa
EL
1118}
1119
14cfca71 1120static bool iwl_mvm_set_hw_rfkill_state(struct iwl_op_mode *op_mode, bool state)
8ca151b5
JB
1121{
1122 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
6aa7de05 1123 bool calibrating = READ_ONCE(mvm->calibrating);
8ca151b5
JB
1124
1125 if (state)
1126 set_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status);
1127 else
1128 clear_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status);
1129
6ad04359 1130 iwl_mvm_set_rfkill_state(mvm);
14cfca71 1131
31b8b343
EG
1132 /* iwl_run_init_mvm_ucode is waiting for results, abort it */
1133 if (calibrating)
1134 iwl_abort_notification_waits(&mvm->notif_wait);
1135
1136 /*
1137 * Stop the device if we run OPERATIONAL firmware or if we are in the
1138 * middle of the calibrations.
1139 */
702e975d 1140 return state && (mvm->fwrt.cur_fw_img != IWL_UCODE_INIT || calibrating);
8ca151b5
JB
1141}
1142
1143static void iwl_mvm_free_skb(struct iwl_op_mode *op_mode, struct sk_buff *skb)
1144{
1145 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1146 struct ieee80211_tx_info *info;
1147
1148 info = IEEE80211_SKB_CB(skb);
1149 iwl_trans_free_tx_cmd(mvm->trans, info->driver_data[1]);
1150 ieee80211_free_txskb(mvm->hw, skb);
1151}
1152
ac1ed416
JB
1153struct iwl_mvm_reprobe {
1154 struct device *dev;
1155 struct work_struct work;
1156};
1157
1158static void iwl_mvm_reprobe_wk(struct work_struct *wk)
1159{
1160 struct iwl_mvm_reprobe *reprobe;
1161
1162 reprobe = container_of(wk, struct iwl_mvm_reprobe, work);
1163 if (device_reprobe(reprobe->dev))
1164 dev_err(reprobe->dev, "reprobe failed!\n");
1165 kfree(reprobe);
1166 module_put(THIS_MODULE);
1167}
1168
b08c1d97 1169void iwl_mvm_nic_restart(struct iwl_mvm *mvm, bool fw_error)
8ca151b5 1170{
8ca151b5
JB
1171 iwl_abort_notification_waits(&mvm->notif_wait);
1172
992f81fc
DS
1173 /*
1174 * This is a bit racy, but worst case we tell mac80211 about
1175 * a stopped/aborted scan when that was already done which
1176 * is not a problem. It is necessary to abort any os scan
1177 * here because mac80211 requires having the scan cleared
1178 * before restarting.
1179 * We'll reset the scan_status to NONE in restart cleanup in
1180 * the next start() call from mac80211. If restart isn't called
1181 * (no fw restart) scan status will stay busy.
1182 */
4ffb3650 1183 iwl_mvm_report_scan_aborted(mvm);
992f81fc 1184
8ca151b5
JB
1185 /*
1186 * If we're restarting already, don't cycle restarts.
1187 * If INIT fw asserted, it will likely fail again.
1188 * If WoWLAN fw asserted, don't restart either, mac80211
1189 * can't recover this since we're already half suspended.
1190 */
3b37f4c9 1191 if (!mvm->fw_restart && fw_error) {
7174beb6 1192 iwl_fw_dbg_collect_desc(&mvm->fwrt, &iwl_dump_desc_assert,
bf8b286f
JB
1193 NULL);
1194 } else if (test_bit(IWL_MVM_STATUS_IN_HW_RESTART, &mvm->status)) {
ac1ed416
JB
1195 struct iwl_mvm_reprobe *reprobe;
1196
1197 IWL_ERR(mvm,
1198 "Firmware error during reconfiguration - reprobe!\n");
1199
1200 /*
1201 * get a module reference to avoid doing this while unloading
1202 * anyway and to avoid scheduling a work with code that's
1203 * being removed.
1204 */
1205 if (!try_module_get(THIS_MODULE)) {
1206 IWL_ERR(mvm, "Module is being unloaded - abort\n");
1207 return;
1208 }
1209
1210 reprobe = kzalloc(sizeof(*reprobe), GFP_ATOMIC);
1211 if (!reprobe) {
1212 module_put(THIS_MODULE);
1213 return;
1214 }
1215 reprobe->dev = mvm->trans->dev;
1216 INIT_WORK(&reprobe->work, iwl_mvm_reprobe_wk);
1217 schedule_work(&reprobe->work);
702e975d 1218 } else if (mvm->fwrt.cur_fw_img == IWL_UCODE_REGULAR &&
1f370650 1219 mvm->hw_registered) {
7498cf4c
EP
1220 /* don't let the transport/FW power down */
1221 iwl_mvm_ref(mvm, IWL_MVM_REF_UCODE_DOWN);
1222
3b37f4c9
JB
1223 if (fw_error && mvm->fw_restart > 0)
1224 mvm->fw_restart--;
bf8b286f 1225 set_bit(IWL_MVM_STATUS_HW_RESTART_REQUESTED, &mvm->status);
8ca151b5
JB
1226 ieee80211_restart_hw(mvm->hw);
1227 }
1228}
1229
715c998f
EG
1230static void iwl_mvm_nic_error(struct iwl_op_mode *op_mode)
1231{
1232 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1233
1234 iwl_mvm_dump_nic_error_log(mvm);
1bd3cbc1 1235
b08c1d97 1236 iwl_mvm_nic_restart(mvm, true);
715c998f
EG
1237}
1238
8ca151b5
JB
1239static void iwl_mvm_cmd_queue_full(struct iwl_op_mode *op_mode)
1240{
715c998f
EG
1241 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1242
8ca151b5 1243 WARN_ON(1);
b08c1d97 1244 iwl_mvm_nic_restart(mvm, true);
8ca151b5
JB
1245}
1246
37577fe2
EP
1247struct iwl_d0i3_iter_data {
1248 struct iwl_mvm *mvm;
a3f7ba5c 1249 struct ieee80211_vif *connected_vif;
37577fe2
EP
1250 u8 ap_sta_id;
1251 u8 vif_count;
b2492501
AN
1252 u8 offloading_tid;
1253 bool disable_offloading;
37577fe2
EP
1254};
1255
b2492501
AN
1256static bool iwl_mvm_disallow_offloading(struct iwl_mvm *mvm,
1257 struct ieee80211_vif *vif,
1258 struct iwl_d0i3_iter_data *iter_data)
1259{
1260 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
b2492501
AN
1261 struct iwl_mvm_sta *mvmsta;
1262 u32 available_tids = 0;
1263 u8 tid;
1264
1265 if (WARN_ON(vif->type != NL80211_IFTYPE_STATION ||
0ae98812 1266 mvmvif->ap_sta_id == IWL_MVM_INVALID_STA))
b2492501
AN
1267 return false;
1268
13303c0f
SS
1269 mvmsta = iwl_mvm_sta_from_staid_rcu(mvm, mvmvif->ap_sta_id);
1270 if (!mvmsta)
b2492501
AN
1271 return false;
1272
b2492501
AN
1273 spin_lock_bh(&mvmsta->lock);
1274 for (tid = 0; tid < IWL_MAX_TID_COUNT; tid++) {
1275 struct iwl_mvm_tid_data *tid_data = &mvmsta->tid_data[tid];
1276
1277 /*
1278 * in case of pending tx packets, don't use this tid
1279 * for offloading in order to prevent reuse of the same
1280 * qos seq counters.
1281 */
dd32162d 1282 if (iwl_mvm_tid_queued(mvm, tid_data))
b2492501
AN
1283 continue;
1284
1285 if (tid_data->state != IWL_AGG_OFF)
1286 continue;
1287
1288 available_tids |= BIT(tid);
1289 }
1290 spin_unlock_bh(&mvmsta->lock);
1291
1292 /*
1293 * disallow protocol offloading if we have no available tid
1294 * (with no pending frames and no active aggregation,
1295 * as we don't handle "holes" properly - the scheduler needs the
1296 * frame's seq number and TFD index to match)
1297 */
1298 if (!available_tids)
1299 return true;
1300
1301 /* for simplicity, just use the first available tid */
1302 iter_data->offloading_tid = ffs(available_tids) - 1;
1303 return false;
1304}
1305
d6230972
EP
1306static void iwl_mvm_enter_d0i3_iterator(void *_data, u8 *mac,
1307 struct ieee80211_vif *vif)
1308{
37577fe2
EP
1309 struct iwl_d0i3_iter_data *data = _data;
1310 struct iwl_mvm *mvm = data->mvm;
1311 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
d6230972
EP
1312 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE;
1313
1314 IWL_DEBUG_RPM(mvm, "entering D0i3 - vif %pM\n", vif->addr);
1315 if (vif->type != NL80211_IFTYPE_STATION ||
1316 !vif->bss_conf.assoc)
1317 return;
1318
b2492501
AN
1319 /*
1320 * in case of pending tx packets or active aggregations,
1321 * avoid offloading features in order to prevent reuse of
1322 * the same qos seq counters.
1323 */
1324 if (iwl_mvm_disallow_offloading(mvm, vif, data))
1325 data->disable_offloading = true;
1326
d6230972 1327 iwl_mvm_update_d0i3_power_mode(mvm, vif, true, flags);
c97dab40
SS
1328 iwl_mvm_send_proto_offload(mvm, vif, data->disable_offloading,
1329 false, flags);
d6230972
EP
1330
1331 /*
1332 * on init/association, mvm already configures POWER_TABLE_CMD
1333 * and REPLY_MCAST_FILTER_CMD, so currently don't
1334 * reconfigure them (we might want to use different
1335 * params later on, though).
1336 */
37577fe2
EP
1337 data->ap_sta_id = mvmvif->ap_sta_id;
1338 data->vif_count++;
a3f7ba5c
EP
1339
1340 /*
1341 * no new commands can be sent at this stage, so it's safe
1342 * to save the vif pointer during d0i3 entrance.
1343 */
1344 data->connected_vif = vif;
d6230972
EP
1345}
1346
1a95c8df 1347static void iwl_mvm_set_wowlan_data(struct iwl_mvm *mvm,
c8b06a99 1348 struct iwl_wowlan_config_cmd *cmd,
1a95c8df
EP
1349 struct iwl_d0i3_iter_data *iter_data)
1350{
1351 struct ieee80211_sta *ap_sta;
1352 struct iwl_mvm_sta *mvm_ap_sta;
1353
0ae98812 1354 if (iter_data->ap_sta_id == IWL_MVM_INVALID_STA)
1a95c8df
EP
1355 return;
1356
1357 rcu_read_lock();
1358
1359 ap_sta = rcu_dereference(mvm->fw_id_to_mac_id[iter_data->ap_sta_id]);
1360 if (IS_ERR_OR_NULL(ap_sta))
1361 goto out;
1362
1363 mvm_ap_sta = iwl_mvm_sta_from_mac80211(ap_sta);
c8b06a99 1364 cmd->is_11n_connection = ap_sta->ht_cap.ht_supported;
b2492501 1365 cmd->offloading_tid = iter_data->offloading_tid;
70b4c536 1366 cmd->flags = ENABLE_L3_FILTERING | ENABLE_NBNS_FILTERING |
0db056d3 1367 ENABLE_DHCP_FILTERING | ENABLE_STORE_BEACON;
1a95c8df
EP
1368 /*
1369 * The d0i3 uCode takes care of the nonqos counters,
1370 * so configure only the qos seq ones.
1371 */
c8b06a99 1372 iwl_mvm_set_wowlan_qos_seq(mvm_ap_sta, cmd);
1a95c8df
EP
1373out:
1374 rcu_read_unlock();
1375}
6735943f
EP
1376
1377int iwl_mvm_enter_d0i3(struct iwl_op_mode *op_mode)
b3370d47
EP
1378{
1379 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
98ee7783 1380 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE;
b77f06d9 1381 int ret;
37577fe2
EP
1382 struct iwl_d0i3_iter_data d0i3_iter_data = {
1383 .mvm = mvm,
1384 };
c8b06a99
EG
1385 struct iwl_wowlan_config_cmd wowlan_config_cmd = {
1386 .wakeup_filter = cpu_to_le32(IWL_WOWLAN_WAKEUP_RX_FRAME |
1387 IWL_WOWLAN_WAKEUP_BEACON_MISS |
0db056d3 1388 IWL_WOWLAN_WAKEUP_LINK_CHANGE),
b77f06d9 1389 };
98ee7783
AN
1390 struct iwl_d3_manager_config d3_cfg_cmd = {
1391 .min_sleep_time = cpu_to_le32(1000),
d9f1fc20 1392 .wakeup_flags = cpu_to_le32(IWL_WAKEUP_D3_CONFIG_FW_ERROR),
98ee7783 1393 };
b3370d47
EP
1394
1395 IWL_DEBUG_RPM(mvm, "MVM entering D0i3\n");
98ee7783 1396
702e975d 1397 if (WARN_ON_ONCE(mvm->fwrt.cur_fw_img != IWL_UCODE_REGULAR))
08f0d23d
EP
1398 return -EINVAL;
1399
b2492501 1400 set_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
b2492501 1401
f4cf8680
EP
1402 /*
1403 * iwl_mvm_ref_sync takes a reference before checking the flag.
1404 * so by checking there is no held reference we prevent a state
1405 * in which iwl_mvm_ref_sync continues successfully while we
1406 * configure the firmware to enter d0i3
1407 */
1408 if (iwl_mvm_ref_taken(mvm)) {
1409 IWL_DEBUG_RPM(mvm->trans, "abort d0i3 due to taken ref\n");
1410 clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
caf1578a 1411 wake_up(&mvm->d0i3_exit_waitq);
f4cf8680
EP
1412 return 1;
1413 }
1414
d6230972
EP
1415 ieee80211_iterate_active_interfaces_atomic(mvm->hw,
1416 IEEE80211_IFACE_ITER_NORMAL,
1417 iwl_mvm_enter_d0i3_iterator,
37577fe2
EP
1418 &d0i3_iter_data);
1419 if (d0i3_iter_data.vif_count == 1) {
1420 mvm->d0i3_ap_sta_id = d0i3_iter_data.ap_sta_id;
b2492501 1421 mvm->d0i3_offloading = !d0i3_iter_data.disable_offloading;
37577fe2
EP
1422 } else {
1423 WARN_ON_ONCE(d0i3_iter_data.vif_count > 1);
0ae98812 1424 mvm->d0i3_ap_sta_id = IWL_MVM_INVALID_STA;
b2492501 1425 mvm->d0i3_offloading = false;
37577fe2 1426 }
d6230972 1427
ecc7c518
EG
1428 /* make sure we have no running tx while configuring the seqno */
1429 synchronize_net();
1430
eb3908d3 1431 /* Flush the hw queues, in case something got queued during entry */
d167e81a
MG
1432 /* TODO new tx api */
1433 if (iwl_mvm_has_new_tx_api(mvm)) {
1434 WARN_ONCE(1, "d0i3: Need to implement flush TX queue\n");
1435 } else {
1436 ret = iwl_mvm_flush_tx_path(mvm, iwl_mvm_flushable_queues(mvm),
1437 flags);
1438 if (ret)
1439 return ret;
1440 }
eb3908d3 1441
183edd84 1442 /* configure wowlan configuration only if needed */
0ae98812 1443 if (mvm->d0i3_ap_sta_id != IWL_MVM_INVALID_STA) {
0db056d3
SS
1444 /* wake on beacons only if beacon storing isn't supported */
1445 if (!fw_has_capa(&mvm->fw->ucode_capa,
1446 IWL_UCODE_TLV_CAPA_BEACON_STORING))
1447 wowlan_config_cmd.wakeup_filter |=
1448 cpu_to_le32(IWL_WOWLAN_WAKEUP_BCN_FILTERING);
1449
a3f7ba5c
EP
1450 iwl_mvm_wowlan_config_key_params(mvm,
1451 d0i3_iter_data.connected_vif,
1452 true, flags);
1453
183edd84
EP
1454 iwl_mvm_set_wowlan_data(mvm, &wowlan_config_cmd,
1455 &d0i3_iter_data);
1456
1457 ret = iwl_mvm_send_cmd_pdu(mvm, WOWLAN_CONFIGURATION, flags,
1458 sizeof(wowlan_config_cmd),
1459 &wowlan_config_cmd);
1460 if (ret)
1461 return ret;
1462 }
b77f06d9 1463
98ee7783
AN
1464 return iwl_mvm_send_cmd_pdu(mvm, D3_CONFIG_CMD,
1465 flags | CMD_MAKE_TRANS_IDLE,
1466 sizeof(d3_cfg_cmd), &d3_cfg_cmd);
b3370d47
EP
1467}
1468
d6230972
EP
1469static void iwl_mvm_exit_d0i3_iterator(void *_data, u8 *mac,
1470 struct ieee80211_vif *vif)
1471{
1472 struct iwl_mvm *mvm = _data;
1473 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO;
1474
1475 IWL_DEBUG_RPM(mvm, "exiting D0i3 - vif %pM\n", vif->addr);
1476 if (vif->type != NL80211_IFTYPE_STATION ||
1477 !vif->bss_conf.assoc)
1478 return;
1479
1480 iwl_mvm_update_d0i3_power_mode(mvm, vif, false, flags);
1481}
1482
a3f7ba5c 1483struct iwl_mvm_d0i3_exit_work_iter_data {
b3df2247 1484 struct iwl_mvm *mvm;
a3f7ba5c 1485 struct iwl_wowlan_status *status;
b3df2247
DS
1486 u32 wakeup_reasons;
1487};
1488
a3f7ba5c
EP
1489static void iwl_mvm_d0i3_exit_work_iter(void *_data, u8 *mac,
1490 struct ieee80211_vif *vif)
37577fe2 1491{
a3f7ba5c 1492 struct iwl_mvm_d0i3_exit_work_iter_data *data = _data;
37577fe2 1493 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
a3f7ba5c 1494 u32 reasons = data->wakeup_reasons;
37577fe2 1495
a3f7ba5c
EP
1496 /* consider only the relevant station interface */
1497 if (vif->type != NL80211_IFTYPE_STATION || !vif->bss_conf.assoc ||
1498 data->mvm->d0i3_ap_sta_id != mvmvif->ap_sta_id)
1499 return;
1500
1501 if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_DEAUTH)
1502 iwl_mvm_connection_loss(data->mvm, vif, "D0i3");
1503 else if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_MISSED_BEACON)
1504 ieee80211_beacon_loss(vif);
1505 else
1506 iwl_mvm_d0i3_update_keys(data->mvm, vif, data->status);
37577fe2
EP
1507}
1508
b2492501
AN
1509void iwl_mvm_d0i3_enable_tx(struct iwl_mvm *mvm, __le16 *qos_seq)
1510{
1511 struct ieee80211_sta *sta = NULL;
1512 struct iwl_mvm_sta *mvm_ap_sta;
1513 int i;
1514 bool wake_queues = false;
1515
1516 lockdep_assert_held(&mvm->mutex);
1517
1518 spin_lock_bh(&mvm->d0i3_tx_lock);
1519
0ae98812 1520 if (mvm->d0i3_ap_sta_id == IWL_MVM_INVALID_STA)
b2492501
AN
1521 goto out;
1522
1523 IWL_DEBUG_RPM(mvm, "re-enqueue packets\n");
1524
1525 /* get the sta in order to update seq numbers and re-enqueue skbs */
1526 sta = rcu_dereference_protected(
1527 mvm->fw_id_to_mac_id[mvm->d0i3_ap_sta_id],
1528 lockdep_is_held(&mvm->mutex));
1529
1530 if (IS_ERR_OR_NULL(sta)) {
1531 sta = NULL;
1532 goto out;
1533 }
1534
1535 if (mvm->d0i3_offloading && qos_seq) {
1536 /* update qos seq numbers if offloading was enabled */
9d8ce6af 1537 mvm_ap_sta = iwl_mvm_sta_from_mac80211(sta);
b2492501
AN
1538 for (i = 0; i < IWL_MAX_TID_COUNT; i++) {
1539 u16 seq = le16_to_cpu(qos_seq[i]);
1540 /* firmware stores last-used one, we store next one */
1541 seq += 0x10;
1542 mvm_ap_sta->tid_data[i].seq_number = seq;
1543 }
1544 }
1545out:
1546 /* re-enqueue (or drop) all packets */
1547 while (!skb_queue_empty(&mvm->d0i3_tx)) {
1548 struct sk_buff *skb = __skb_dequeue(&mvm->d0i3_tx);
1549
1550 if (!sta || iwl_mvm_tx_skb(mvm, skb, sta))
1551 ieee80211_free_txskb(mvm->hw, skb);
1552
1553 /* if the skb_queue is not empty, we need to wake queues */
1554 wake_queues = true;
1555 }
1556 clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
1557 wake_up(&mvm->d0i3_exit_waitq);
0ae98812 1558 mvm->d0i3_ap_sta_id = IWL_MVM_INVALID_STA;
b2492501
AN
1559 if (wake_queues)
1560 ieee80211_wake_queues(mvm->hw);
1561
1562 spin_unlock_bh(&mvm->d0i3_tx_lock);
1563}
1564
37577fe2
EP
1565static void iwl_mvm_d0i3_exit_work(struct work_struct *wk)
1566{
1567 struct iwl_mvm *mvm = container_of(wk, struct iwl_mvm, d0i3_exit_work);
1568 struct iwl_host_cmd get_status_cmd = {
1569 .id = WOWLAN_GET_STATUSES,
a1022927 1570 .flags = CMD_HIGH_PRIO | CMD_WANT_SKB,
37577fe2 1571 };
a3f7ba5c
EP
1572 struct iwl_mvm_d0i3_exit_work_iter_data iter_data = {
1573 .mvm = mvm,
1574 };
1575
3afec639 1576 struct iwl_wowlan_status *status;
37577fe2 1577 int ret;
a3f7ba5c 1578 u32 wakeup_reasons = 0;
b2492501 1579 __le16 *qos_seq = NULL;
37577fe2
EP
1580
1581 mutex_lock(&mvm->mutex);
1582 ret = iwl_mvm_send_cmd(mvm, &get_status_cmd);
1583 if (ret)
1584 goto out;
1585
37577fe2
EP
1586 status = (void *)get_status_cmd.resp_pkt->data;
1587 wakeup_reasons = le32_to_cpu(status->wakeup_reasons);
b2492501 1588 qos_seq = status->qos_seq_ctr;
37577fe2
EP
1589
1590 IWL_DEBUG_RPM(mvm, "wakeup reasons: 0x%x\n", wakeup_reasons);
1591
a3f7ba5c
EP
1592 iter_data.wakeup_reasons = wakeup_reasons;
1593 iter_data.status = status;
1594 ieee80211_iterate_active_interfaces(mvm->hw,
1595 IEEE80211_IFACE_ITER_NORMAL,
1596 iwl_mvm_d0i3_exit_work_iter,
1597 &iter_data);
37577fe2 1598out:
b2492501 1599 iwl_mvm_d0i3_enable_tx(mvm, qos_seq);
47c8b154 1600
7c014e35
EP
1601 IWL_DEBUG_INFO(mvm, "d0i3 exit completed (wakeup reasons: 0x%x)\n",
1602 wakeup_reasons);
1603
e5629be7
EP
1604 /* qos_seq might point inside resp_pkt, so free it only now */
1605 if (get_status_cmd.resp_pkt)
1606 iwl_free_resp(&get_status_cmd);
1607
47c8b154
JD
1608 /* the FW might have updated the regdomain */
1609 iwl_mvm_update_changed_regdom(mvm);
1610
d15a747f 1611 iwl_mvm_unref(mvm, IWL_MVM_REF_EXIT_WORK);
37577fe2
EP
1612 mutex_unlock(&mvm->mutex);
1613}
1614
d15a747f 1615int _iwl_mvm_exit_d0i3(struct iwl_mvm *mvm)
b3370d47 1616{
98ee7783
AN
1617 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE |
1618 CMD_WAKE_UP_TRANS;
d6230972 1619 int ret;
b3370d47
EP
1620
1621 IWL_DEBUG_RPM(mvm, "MVM exiting D0i3\n");
98ee7783 1622
702e975d 1623 if (WARN_ON_ONCE(mvm->fwrt.cur_fw_img != IWL_UCODE_REGULAR))
08f0d23d
EP
1624 return -EINVAL;
1625
d15a747f
EP
1626 mutex_lock(&mvm->d0i3_suspend_mutex);
1627 if (test_bit(D0I3_DEFER_WAKEUP, &mvm->d0i3_suspend_flags)) {
1628 IWL_DEBUG_RPM(mvm, "Deferring d0i3 exit until resume\n");
1629 __set_bit(D0I3_PENDING_WAKEUP, &mvm->d0i3_suspend_flags);
1630 mutex_unlock(&mvm->d0i3_suspend_mutex);
1631 return 0;
1632 }
1633 mutex_unlock(&mvm->d0i3_suspend_mutex);
1634
d6230972
EP
1635 ret = iwl_mvm_send_cmd_pdu(mvm, D0I3_END_CMD, flags, 0, NULL);
1636 if (ret)
37577fe2 1637 goto out;
d6230972
EP
1638
1639 ieee80211_iterate_active_interfaces_atomic(mvm->hw,
1640 IEEE80211_IFACE_ITER_NORMAL,
1641 iwl_mvm_exit_d0i3_iterator,
1642 mvm);
37577fe2
EP
1643out:
1644 schedule_work(&mvm->d0i3_exit_work);
1645 return ret;
b3370d47
EP
1646}
1647
6735943f 1648int iwl_mvm_exit_d0i3(struct iwl_op_mode *op_mode)
d15a747f
EP
1649{
1650 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1651
1652 iwl_mvm_ref(mvm, IWL_MVM_REF_EXIT_WORK);
1653 return _iwl_mvm_exit_d0i3(mvm);
1654}
1655
0316d30e
JB
1656#define IWL_MVM_COMMON_OPS \
1657 /* these could be differentiated */ \
156f92f2 1658 .async_cb = iwl_mvm_async_cb, \
0316d30e
JB
1659 .queue_full = iwl_mvm_stop_sw_queue, \
1660 .queue_not_full = iwl_mvm_wake_sw_queue, \
1661 .hw_rf_kill = iwl_mvm_set_hw_rfkill_state, \
1662 .free_skb = iwl_mvm_free_skb, \
1663 .nic_error = iwl_mvm_nic_error, \
1664 .cmd_queue_full = iwl_mvm_cmd_queue_full, \
1665 .nic_config = iwl_mvm_nic_config, \
1666 .enter_d0i3 = iwl_mvm_enter_d0i3, \
1667 .exit_d0i3 = iwl_mvm_exit_d0i3, \
1668 /* as we only register one, these MUST be common! */ \
1669 .start = iwl_op_mode_mvm_start, \
1670 .stop = iwl_op_mode_mvm_stop
1671
8ca151b5 1672static const struct iwl_op_mode_ops iwl_mvm_ops = {
0316d30e
JB
1673 IWL_MVM_COMMON_OPS,
1674 .rx = iwl_mvm_rx,
1675};
1676
1677static void iwl_mvm_rx_mq_rss(struct iwl_op_mode *op_mode,
1678 struct napi_struct *napi,
1679 struct iwl_rx_cmd_buffer *rxb,
1680 unsigned int queue)
1681{
1682 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
585a6fcc 1683 struct iwl_rx_packet *pkt = rxb_addr(rxb);
61b0f5d7 1684 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 1685
61b0f5d7 1686 if (unlikely(cmd == WIDE_ID(LEGACY_GROUP, FRAME_RELEASE)))
a338384b 1687 iwl_mvm_rx_frame_release(mvm, napi, rxb, queue);
61b0f5d7
JB
1688 else if (unlikely(cmd == WIDE_ID(DATA_PATH_GROUP,
1689 RX_QUEUES_NOTIFICATION)))
94bb4481 1690 iwl_mvm_rx_queue_notif(mvm, rxb, queue);
61b0f5d7 1691 else if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
585a6fcc 1692 iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, queue);
0316d30e
JB
1693}
1694
1695static const struct iwl_op_mode_ops iwl_mvm_ops_mq = {
1696 IWL_MVM_COMMON_OPS,
1697 .rx = iwl_mvm_rx_mq,
1698 .rx_rss = iwl_mvm_rx_mq_rss,
8ca151b5 1699};