]>
Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
eb7ae89c | 3 | * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved. |
b481de9c ZY |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of version 2 of the GNU General Public License as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License along with | |
15 | * this program; if not, write to the Free Software Foundation, Inc., | |
16 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
17 | * | |
18 | * The full GNU General Public License is included in this distribution in the | |
19 | * file called LICENSE. | |
20 | * | |
21 | * Contact Information: | |
22 | * James P. Ketrenos <ipw2100-admin@linux.intel.com> | |
23 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
24 | * | |
25 | *****************************************************************************/ | |
fcd427bb BC |
26 | /* |
27 | * Please use this file (iwl-4965.h) for driver implementation definitions. | |
28 | * Please use iwl-4965-commands.h for uCode API definitions. | |
29 | * Please use iwl-4965-hw.h for hardware-related definitions. | |
30 | */ | |
31 | ||
b481de9c ZY |
32 | #ifndef __iwl_4965_h__ |
33 | #define __iwl_4965_h__ | |
34 | ||
5d08cd1d CH |
35 | #include <linux/pci.h> /* for struct pci_device_id */ |
36 | #include <linux/kernel.h> | |
37 | #include <net/ieee80211_radiotap.h> | |
38 | ||
5d08cd1d | 39 | /* Hardware specific file defines the PCI IDs table for that hardware module */ |
bb8c093b | 40 | extern struct pci_device_id iwl4965_hw_card_ids[]; |
5d08cd1d CH |
41 | |
42 | #define DRV_NAME "iwl4965" | |
43 | #include "iwl-4965-hw.h" | |
6f83eaa1 | 44 | #include "iwl-csr.h" |
5d08cd1d CH |
45 | #include "iwl-prph.h" |
46 | #include "iwl-4965-debug.h" | |
47 | ||
4bf775cd TW |
48 | /* Change firmware file name, using "-" and incrementing number, |
49 | * *only* when uCode interface or architecture changes so that it | |
50 | * is not compatible with earlier drivers. | |
51 | * This number will also appear in << 8 position of 1st dword of uCode file */ | |
52 | #define IWL4965_UCODE_API "-1" | |
53 | ||
54 | ||
5d08cd1d CH |
55 | /* Default noise level to report when noise measurement is not available. |
56 | * This may be because we're: | |
57 | * 1) Not associated (4965, no beacon statistics being sent to driver) | |
58 | * 2) Scanning (noise measurement does not apply to associated channel) | |
59 | * 3) Receiving CCK (3945 delivers noise info only for OFDM frames) | |
60 | * Use default noise value of -127 ... this is below the range of measurable | |
61 | * Rx dBm for either 3945 or 4965, so it can indicate "unmeasurable" to user. | |
62 | * Also, -127 works better than 0 when averaging frames with/without | |
63 | * noise info (e.g. averaging might be done in app); measured dBm values are | |
64 | * always negative ... using a negative value as the default keeps all | |
65 | * averages within an s8's (used in some apps) range of negative values. */ | |
66 | #define IWL_NOISE_MEAS_NOT_AVAILABLE (-127) | |
67 | ||
68 | /* Module parameters accessible from iwl-*.c */ | |
bb8c093b CH |
69 | extern int iwl4965_param_hwcrypto; |
70 | extern int iwl4965_param_queues_num; | |
9ee1ba47 | 71 | extern int iwl4965_param_amsdu_size_8K; |
5d08cd1d | 72 | |
bb8c093b | 73 | enum iwl4965_antenna { |
5d08cd1d CH |
74 | IWL_ANTENNA_DIVERSITY, |
75 | IWL_ANTENNA_MAIN, | |
76 | IWL_ANTENNA_AUX | |
77 | }; | |
78 | ||
79 | /* | |
80 | * RTS threshold here is total size [2347] minus 4 FCS bytes | |
81 | * Per spec: | |
82 | * a value of 0 means RTS on all data/management packets | |
83 | * a value > max MSDU size means no RTS | |
84 | * else RTS for data/management frames where MPDU is larger | |
85 | * than RTS value. | |
86 | */ | |
87 | #define DEFAULT_RTS_THRESHOLD 2347U | |
88 | #define MIN_RTS_THRESHOLD 0U | |
89 | #define MAX_RTS_THRESHOLD 2347U | |
90 | #define MAX_MSDU_SIZE 2304U | |
91 | #define MAX_MPDU_SIZE 2346U | |
92 | #define DEFAULT_BEACON_INTERVAL 100U | |
93 | #define DEFAULT_SHORT_RETRY_LIMIT 7U | |
94 | #define DEFAULT_LONG_RETRY_LIMIT 4U | |
95 | ||
bb8c093b | 96 | struct iwl4965_rx_mem_buffer { |
5d08cd1d CH |
97 | dma_addr_t dma_addr; |
98 | struct sk_buff *skb; | |
99 | struct list_head list; | |
100 | }; | |
101 | ||
5d08cd1d CH |
102 | /* |
103 | * Generic queue structure | |
104 | * | |
105 | * Contains common data for Rx and Tx queues | |
106 | */ | |
bb8c093b | 107 | struct iwl4965_queue { |
5d08cd1d CH |
108 | int n_bd; /* number of BDs in this queue */ |
109 | int write_ptr; /* 1-st empty entry (index) host_w*/ | |
110 | int read_ptr; /* last used entry (index) host_r*/ | |
111 | dma_addr_t dma_addr; /* physical addr for BD's */ | |
112 | int n_window; /* safe queue window */ | |
113 | u32 id; | |
114 | int low_mark; /* low watermark, resume queue if free | |
115 | * space more than this */ | |
116 | int high_mark; /* high watermark, stop queue if free | |
117 | * space less than this */ | |
118 | } __attribute__ ((packed)); | |
119 | ||
120 | #define MAX_NUM_OF_TBS (20) | |
121 | ||
bc47279f | 122 | /* One for each TFD */ |
bb8c093b | 123 | struct iwl4965_tx_info { |
5d08cd1d CH |
124 | struct ieee80211_tx_status status; |
125 | struct sk_buff *skb[MAX_NUM_OF_TBS]; | |
126 | }; | |
127 | ||
128 | /** | |
bb8c093b | 129 | * struct iwl4965_tx_queue - Tx Queue for DMA |
bc47279f BC |
130 | * @q: generic Rx/Tx queue descriptor |
131 | * @bd: base of circular buffer of TFDs | |
132 | * @cmd: array of command/Tx buffers | |
133 | * @dma_addr_cmd: physical address of cmd/tx buffer array | |
134 | * @txb: array of per-TFD driver data | |
135 | * @need_update: indicates need to update read/write index | |
136 | * @sched_retry: indicates queue is high-throughput aggregation (HT AGG) enabled | |
5d08cd1d | 137 | * |
bc47279f BC |
138 | * A Tx queue consists of circular buffer of BDs (a.k.a. TFDs, transmit frame |
139 | * descriptors) and required locking structures. | |
5d08cd1d | 140 | */ |
bb8c093b CH |
141 | struct iwl4965_tx_queue { |
142 | struct iwl4965_queue q; | |
143 | struct iwl4965_tfd_frame *bd; | |
144 | struct iwl4965_cmd *cmd; | |
5d08cd1d | 145 | dma_addr_t dma_addr_cmd; |
bb8c093b | 146 | struct iwl4965_tx_info *txb; |
5d08cd1d CH |
147 | int need_update; |
148 | int sched_retry; | |
149 | int active; | |
150 | }; | |
151 | ||
152 | #define IWL_NUM_SCAN_RATES (2) | |
153 | ||
bb8c093b | 154 | struct iwl4965_channel_tgd_info { |
5d08cd1d CH |
155 | u8 type; |
156 | s8 max_power; | |
157 | }; | |
158 | ||
bb8c093b | 159 | struct iwl4965_channel_tgh_info { |
5d08cd1d CH |
160 | s64 last_radar_time; |
161 | }; | |
162 | ||
163 | /* current Tx power values to use, one for each rate for each channel. | |
164 | * requested power is limited by: | |
165 | * -- regulatory EEPROM limits for this channel | |
166 | * -- hardware capabilities (clip-powers) | |
167 | * -- spectrum management | |
168 | * -- user preference (e.g. iwconfig) | |
169 | * when requested power is set, base power index must also be set. */ | |
bb8c093b CH |
170 | struct iwl4965_channel_power_info { |
171 | struct iwl4965_tx_power tpc; /* actual radio and DSP gain settings */ | |
5d08cd1d CH |
172 | s8 power_table_index; /* actual (compenst'd) index into gain table */ |
173 | s8 base_power_index; /* gain index for power at factory temp. */ | |
174 | s8 requested_power; /* power (dBm) requested for this chnl/rate */ | |
175 | }; | |
176 | ||
177 | /* current scan Tx power values to use, one for each scan rate for each | |
178 | * channel. */ | |
bb8c093b CH |
179 | struct iwl4965_scan_power_info { |
180 | struct iwl4965_tx_power tpc; /* actual radio and DSP gain settings */ | |
5d08cd1d CH |
181 | s8 power_table_index; /* actual (compenst'd) index into gain table */ |
182 | s8 requested_power; /* scan pwr (dBm) requested for chnl/rate */ | |
183 | }; | |
184 | ||
fcd427bb BC |
185 | /* For fat_extension_channel */ |
186 | enum { | |
187 | HT_IE_EXT_CHANNEL_NONE = 0, | |
188 | HT_IE_EXT_CHANNEL_ABOVE, | |
189 | HT_IE_EXT_CHANNEL_INVALID, | |
190 | HT_IE_EXT_CHANNEL_BELOW, | |
191 | HT_IE_EXT_CHANNEL_MAX | |
192 | }; | |
193 | ||
5d08cd1d CH |
194 | /* |
195 | * One for each channel, holds all channel setup data | |
196 | * Some of the fields (e.g. eeprom and flags/max_power_avg) are redundant | |
197 | * with one another! | |
198 | */ | |
199 | #define IWL4965_MAX_RATE (33) | |
200 | ||
bb8c093b CH |
201 | struct iwl4965_channel_info { |
202 | struct iwl4965_channel_tgd_info tgd; | |
203 | struct iwl4965_channel_tgh_info tgh; | |
fcd427bb BC |
204 | struct iwl4965_eeprom_channel eeprom; /* EEPROM regulatory limit */ |
205 | struct iwl4965_eeprom_channel fat_eeprom; /* EEPROM regulatory limit for | |
206 | * FAT channel */ | |
5d08cd1d CH |
207 | |
208 | u8 channel; /* channel number */ | |
209 | u8 flags; /* flags copied from EEPROM */ | |
210 | s8 max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */ | |
fcd427bb | 211 | s8 curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) limit */ |
5d08cd1d CH |
212 | s8 min_power; /* always 0 */ |
213 | s8 scan_power; /* (dBm) regul. eeprom, direct scans, any rate */ | |
214 | ||
215 | u8 group_index; /* 0-4, maps channel to group1/2/3/4/5 */ | |
216 | u8 band_index; /* 0-4, maps channel to band1/2/3/4/5 */ | |
8318d78a | 217 | enum ieee80211_band band; |
5d08cd1d CH |
218 | |
219 | /* Radio/DSP gain settings for each "normal" data Tx rate. | |
220 | * These include, in addition to RF and DSP gain, a few fields for | |
221 | * remembering/modifying gain settings (indexes). */ | |
bb8c093b | 222 | struct iwl4965_channel_power_info power_info[IWL4965_MAX_RATE]; |
5d08cd1d CH |
223 | |
224 | /* FAT channel info */ | |
225 | s8 fat_max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */ | |
226 | s8 fat_curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) */ | |
227 | s8 fat_min_power; /* always 0 */ | |
228 | s8 fat_scan_power; /* (dBm) eeprom, direct scans, any rate */ | |
229 | u8 fat_flags; /* flags copied from EEPROM */ | |
fcd427bb | 230 | u8 fat_extension_channel; /* HT_IE_EXT_CHANNEL_* */ |
5d08cd1d CH |
231 | |
232 | /* Radio/DSP gain settings for each scan rate, for directed scans. */ | |
bb8c093b | 233 | struct iwl4965_scan_power_info scan_pwr_info[IWL_NUM_SCAN_RATES]; |
5d08cd1d CH |
234 | }; |
235 | ||
bb8c093b | 236 | struct iwl4965_clip_group { |
5d08cd1d CH |
237 | /* maximum power level to prevent clipping for each rate, derived by |
238 | * us from this band's saturation power in EEPROM */ | |
239 | const s8 clip_powers[IWL_MAX_RATES]; | |
240 | }; | |
241 | ||
242 | #include "iwl-4965-rs.h" | |
243 | ||
244 | #define IWL_TX_FIFO_AC0 0 | |
245 | #define IWL_TX_FIFO_AC1 1 | |
246 | #define IWL_TX_FIFO_AC2 2 | |
247 | #define IWL_TX_FIFO_AC3 3 | |
248 | #define IWL_TX_FIFO_HCCA_1 5 | |
249 | #define IWL_TX_FIFO_HCCA_2 6 | |
250 | #define IWL_TX_FIFO_NONE 7 | |
251 | ||
252 | /* Minimum number of queues. MAX_NUM is defined in hw specific files */ | |
253 | #define IWL_MIN_NUM_QUEUES 4 | |
254 | ||
255 | /* Power management (not Tx power) structures */ | |
256 | ||
bb8c093b CH |
257 | struct iwl4965_power_vec_entry { |
258 | struct iwl4965_powertable_cmd cmd; | |
5d08cd1d CH |
259 | u8 no_dtim; |
260 | }; | |
261 | #define IWL_POWER_RANGE_0 (0) | |
262 | #define IWL_POWER_RANGE_1 (1) | |
263 | ||
264 | #define IWL_POWER_MODE_CAM 0x00 /* Continuously Aware Mode, always on */ | |
265 | #define IWL_POWER_INDEX_3 0x03 | |
266 | #define IWL_POWER_INDEX_5 0x05 | |
267 | #define IWL_POWER_AC 0x06 | |
268 | #define IWL_POWER_BATTERY 0x07 | |
269 | #define IWL_POWER_LIMIT 0x07 | |
270 | #define IWL_POWER_MASK 0x0F | |
271 | #define IWL_POWER_ENABLED 0x10 | |
272 | #define IWL_POWER_LEVEL(x) ((x) & IWL_POWER_MASK) | |
273 | ||
bb8c093b | 274 | struct iwl4965_power_mgr { |
5d08cd1d | 275 | spinlock_t lock; |
bb8c093b CH |
276 | struct iwl4965_power_vec_entry pwr_range_0[IWL_POWER_AC]; |
277 | struct iwl4965_power_vec_entry pwr_range_1[IWL_POWER_AC]; | |
5d08cd1d CH |
278 | u8 active_index; |
279 | u32 dtim_val; | |
280 | }; | |
281 | ||
282 | #define IEEE80211_DATA_LEN 2304 | |
283 | #define IEEE80211_4ADDR_LEN 30 | |
284 | #define IEEE80211_HLEN (IEEE80211_4ADDR_LEN) | |
285 | #define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN) | |
286 | ||
bb8c093b | 287 | struct iwl4965_frame { |
5d08cd1d CH |
288 | union { |
289 | struct ieee80211_hdr frame; | |
bb8c093b | 290 | struct iwl4965_tx_beacon_cmd beacon; |
5d08cd1d CH |
291 | u8 raw[IEEE80211_FRAME_LEN]; |
292 | u8 cmd[360]; | |
293 | } u; | |
294 | struct list_head list; | |
295 | }; | |
296 | ||
297 | #define SEQ_TO_QUEUE(x) ((x >> 8) & 0xbf) | |
298 | #define QUEUE_TO_SEQ(x) ((x & 0xbf) << 8) | |
299 | #define SEQ_TO_INDEX(x) (x & 0xff) | |
300 | #define INDEX_TO_SEQ(x) (x & 0xff) | |
301 | #define SEQ_HUGE_FRAME (0x4000) | |
302 | #define SEQ_RX_FRAME __constant_cpu_to_le16(0x8000) | |
303 | #define SEQ_TO_SN(seq) (((seq) & IEEE80211_SCTL_SEQ) >> 4) | |
304 | #define SN_TO_SEQ(ssn) (((ssn) << 4) & IEEE80211_SCTL_SEQ) | |
305 | #define MAX_SN ((IEEE80211_SCTL_SEQ) >> 4) | |
306 | ||
307 | enum { | |
308 | /* CMD_SIZE_NORMAL = 0, */ | |
309 | CMD_SIZE_HUGE = (1 << 0), | |
310 | /* CMD_SYNC = 0, */ | |
311 | CMD_ASYNC = (1 << 1), | |
312 | /* CMD_NO_SKB = 0, */ | |
313 | CMD_WANT_SKB = (1 << 2), | |
314 | }; | |
315 | ||
bb8c093b CH |
316 | struct iwl4965_cmd; |
317 | struct iwl4965_priv; | |
5d08cd1d | 318 | |
bb8c093b CH |
319 | struct iwl4965_cmd_meta { |
320 | struct iwl4965_cmd_meta *source; | |
5d08cd1d CH |
321 | union { |
322 | struct sk_buff *skb; | |
bb8c093b CH |
323 | int (*callback)(struct iwl4965_priv *priv, |
324 | struct iwl4965_cmd *cmd, struct sk_buff *skb); | |
5d08cd1d CH |
325 | } __attribute__ ((packed)) u; |
326 | ||
327 | /* The CMD_SIZE_HUGE flag bit indicates that the command | |
328 | * structure is stored at the end of the shared queue memory. */ | |
329 | u32 flags; | |
330 | ||
331 | } __attribute__ ((packed)); | |
332 | ||
bc47279f BC |
333 | /** |
334 | * struct iwl4965_cmd | |
335 | * | |
336 | * For allocation of the command and tx queues, this establishes the overall | |
337 | * size of the largest command we send to uCode, except for a scan command | |
338 | * (which is relatively huge; space is allocated separately). | |
339 | */ | |
bb8c093b | 340 | struct iwl4965_cmd { |
bc47279f BC |
341 | struct iwl4965_cmd_meta meta; /* driver data */ |
342 | struct iwl4965_cmd_header hdr; /* uCode API */ | |
5d08cd1d | 343 | union { |
bb8c093b CH |
344 | struct iwl4965_addsta_cmd addsta; |
345 | struct iwl4965_led_cmd led; | |
5d08cd1d CH |
346 | u32 flags; |
347 | u8 val8; | |
348 | u16 val16; | |
349 | u32 val32; | |
bb8c093b CH |
350 | struct iwl4965_bt_cmd bt; |
351 | struct iwl4965_rxon_time_cmd rxon_time; | |
352 | struct iwl4965_powertable_cmd powertable; | |
353 | struct iwl4965_qosparam_cmd qosparam; | |
354 | struct iwl4965_tx_cmd tx; | |
355 | struct iwl4965_tx_beacon_cmd tx_beacon; | |
356 | struct iwl4965_rxon_assoc_cmd rxon_assoc; | |
5d08cd1d CH |
357 | u8 *indirect; |
358 | u8 payload[360]; | |
359 | } __attribute__ ((packed)) cmd; | |
360 | } __attribute__ ((packed)); | |
361 | ||
bb8c093b | 362 | struct iwl4965_host_cmd { |
5d08cd1d CH |
363 | u8 id; |
364 | u16 len; | |
bb8c093b | 365 | struct iwl4965_cmd_meta meta; |
5d08cd1d CH |
366 | const void *data; |
367 | }; | |
368 | ||
bb8c093b CH |
369 | #define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl4965_cmd) - \ |
370 | sizeof(struct iwl4965_cmd_meta)) | |
5d08cd1d CH |
371 | |
372 | /* | |
373 | * RX related structures and functions | |
374 | */ | |
375 | #define RX_FREE_BUFFERS 64 | |
376 | #define RX_LOW_WATERMARK 8 | |
377 | ||
378 | #define SUP_RATE_11A_MAX_NUM_CHANNELS 8 | |
379 | #define SUP_RATE_11B_MAX_NUM_CHANNELS 4 | |
380 | #define SUP_RATE_11G_MAX_NUM_CHANNELS 12 | |
381 | ||
382 | /** | |
bb8c093b | 383 | * struct iwl4965_rx_queue - Rx queue |
5d08cd1d CH |
384 | * @processed: Internal index to last handled Rx packet |
385 | * @read: Shared index to newest available Rx buffer | |
386 | * @write: Shared index to oldest written Rx packet | |
387 | * @free_count: Number of pre-allocated buffers in rx_free | |
388 | * @rx_free: list of free SKBs for use | |
389 | * @rx_used: List of Rx buffers with no SKB | |
390 | * @need_update: flag to indicate we need to update read/write index | |
391 | * | |
bb8c093b | 392 | * NOTE: rx_free and rx_used are used as a FIFO for iwl4965_rx_mem_buffers |
5d08cd1d | 393 | */ |
bb8c093b | 394 | struct iwl4965_rx_queue { |
5d08cd1d CH |
395 | __le32 *bd; |
396 | dma_addr_t dma_addr; | |
bb8c093b CH |
397 | struct iwl4965_rx_mem_buffer pool[RX_QUEUE_SIZE + RX_FREE_BUFFERS]; |
398 | struct iwl4965_rx_mem_buffer *queue[RX_QUEUE_SIZE]; | |
5d08cd1d CH |
399 | u32 processed; |
400 | u32 read; | |
401 | u32 write; | |
402 | u32 free_count; | |
403 | struct list_head rx_free; | |
404 | struct list_head rx_used; | |
405 | int need_update; | |
406 | spinlock_t lock; | |
407 | }; | |
408 | ||
409 | #define IWL_SUPPORTED_RATES_IE_LEN 8 | |
410 | ||
411 | #define SCAN_INTERVAL 100 | |
412 | ||
413 | #define MAX_A_CHANNELS 252 | |
414 | #define MIN_A_CHANNELS 7 | |
415 | ||
416 | #define MAX_B_CHANNELS 14 | |
417 | #define MIN_B_CHANNELS 1 | |
418 | ||
419 | #define STATUS_HCMD_ACTIVE 0 /* host command in progress */ | |
420 | #define STATUS_INT_ENABLED 1 | |
421 | #define STATUS_RF_KILL_HW 2 | |
422 | #define STATUS_RF_KILL_SW 3 | |
423 | #define STATUS_INIT 4 | |
424 | #define STATUS_ALIVE 5 | |
425 | #define STATUS_READY 6 | |
426 | #define STATUS_TEMPERATURE 7 | |
427 | #define STATUS_GEO_CONFIGURED 8 | |
428 | #define STATUS_EXIT_PENDING 9 | |
429 | #define STATUS_IN_SUSPEND 10 | |
430 | #define STATUS_STATISTICS 11 | |
431 | #define STATUS_SCANNING 12 | |
432 | #define STATUS_SCAN_ABORTING 13 | |
433 | #define STATUS_SCAN_HW 14 | |
434 | #define STATUS_POWER_PMI 15 | |
435 | #define STATUS_FW_ERROR 16 | |
a0646470 | 436 | #define STATUS_CONF_PENDING 17 |
5d08cd1d CH |
437 | |
438 | #define MAX_TID_COUNT 9 | |
439 | ||
440 | #define IWL_INVALID_RATE 0xFF | |
441 | #define IWL_INVALID_VALUE -1 | |
442 | ||
c8b0e6e1 | 443 | #ifdef CONFIG_IWL4965_HT |
bc47279f BC |
444 | /** |
445 | * struct iwl4965_ht_agg -- aggregation status while waiting for block-ack | |
446 | * @txq_id: Tx queue used for Tx attempt | |
447 | * @frame_count: # frames attempted by Tx command | |
448 | * @wait_for_ba: Expect block-ack before next Tx reply | |
449 | * @start_idx: Index of 1st Transmit Frame Descriptor (TFD) in Tx window | |
450 | * @bitmap0: Low order bitmap, one bit for each frame pending ACK in Tx window | |
451 | * @bitmap1: High order, one bit for each frame pending ACK in Tx window | |
452 | * @rate_n_flags: Rate at which Tx was attempted | |
453 | * | |
454 | * If REPLY_TX indicates that aggregation was attempted, driver must wait | |
455 | * for block ack (REPLY_COMPRESSED_BA). This struct stores tx reply info | |
456 | * until block ack arrives. | |
457 | */ | |
bb8c093b | 458 | struct iwl4965_ht_agg { |
5d08cd1d CH |
459 | u16 txq_id; |
460 | u16 frame_count; | |
461 | u16 wait_for_ba; | |
462 | u16 start_idx; | |
fe01b477 | 463 | u64 bitmap; |
5d08cd1d | 464 | u32 rate_n_flags; |
fe01b477 RR |
465 | #define IWL_AGG_OFF 0 |
466 | #define IWL_AGG_ON 1 | |
467 | #define IWL_EMPTYING_HW_QUEUE_ADDBA 2 | |
468 | #define IWL_EMPTYING_HW_QUEUE_DELBA 3 | |
469 | u8 state; | |
5d08cd1d | 470 | }; |
fe01b477 | 471 | |
c8b0e6e1 | 472 | #endif /* CONFIG_IWL4965_HT */ |
5d08cd1d | 473 | |
bb8c093b | 474 | struct iwl4965_tid_data { |
5d08cd1d | 475 | u16 seq_number; |
fe01b477 | 476 | u16 tfds_in_queue; |
c8b0e6e1 | 477 | #ifdef CONFIG_IWL4965_HT |
bb8c093b | 478 | struct iwl4965_ht_agg agg; |
c8b0e6e1 | 479 | #endif /* CONFIG_IWL4965_HT */ |
5d08cd1d CH |
480 | }; |
481 | ||
bb8c093b | 482 | struct iwl4965_hw_key { |
5d08cd1d CH |
483 | enum ieee80211_key_alg alg; |
484 | int keylen; | |
485 | u8 key[32]; | |
486 | }; | |
487 | ||
bb8c093b | 488 | union iwl4965_ht_rate_supp { |
5d08cd1d CH |
489 | u16 rates; |
490 | struct { | |
491 | u8 siso_rate; | |
492 | u8 mimo_rate; | |
493 | }; | |
494 | }; | |
495 | ||
c8b0e6e1 | 496 | #ifdef CONFIG_IWL4965_HT |
5d08cd1d | 497 | #define CFG_HT_RX_AMPDU_FACTOR_DEF (0x3) |
5d08cd1d CH |
498 | #define CFG_HT_MPDU_DENSITY_2USEC (0x5) |
499 | #define CFG_HT_MPDU_DENSITY_DEF CFG_HT_MPDU_DENSITY_2USEC | |
500 | ||
9e0cc6de RR |
501 | struct iwl_ht_info { |
502 | /* self configuration data */ | |
5d08cd1d | 503 | u8 is_ht; |
9e0cc6de | 504 | u8 supported_chan_width; |
5d08cd1d | 505 | u16 tx_mimo_ps_mode; |
9e0cc6de | 506 | u8 is_green_field; |
bb54244b | 507 | u8 sgf; /* HT_SHORT_GI_* short guard interval */ |
5d08cd1d CH |
508 | u8 max_amsdu_size; |
509 | u8 ampdu_factor; | |
510 | u8 mpdu_density; | |
9e0cc6de RR |
511 | u8 supp_mcs_set[16]; |
512 | /* BSS related data */ | |
513 | u8 control_channel; | |
5d08cd1d | 514 | u8 extension_chan_offset; |
5d08cd1d | 515 | u8 tx_chan_width; |
9e0cc6de RR |
516 | u8 ht_protection; |
517 | u8 non_GF_STA_present; | |
5d08cd1d | 518 | }; |
c8b0e6e1 | 519 | #endif /*CONFIG_IWL4965_HT */ |
5d08cd1d | 520 | |
bb8c093b | 521 | union iwl4965_qos_capabity { |
5d08cd1d CH |
522 | struct { |
523 | u8 edca_count:4; /* bit 0-3 */ | |
524 | u8 q_ack:1; /* bit 4 */ | |
525 | u8 queue_request:1; /* bit 5 */ | |
526 | u8 txop_request:1; /* bit 6 */ | |
527 | u8 reserved:1; /* bit 7 */ | |
528 | } q_AP; | |
529 | struct { | |
530 | u8 acvo_APSD:1; /* bit 0 */ | |
531 | u8 acvi_APSD:1; /* bit 1 */ | |
532 | u8 ac_bk_APSD:1; /* bit 2 */ | |
533 | u8 ac_be_APSD:1; /* bit 3 */ | |
534 | u8 q_ack:1; /* bit 4 */ | |
535 | u8 max_len:2; /* bit 5-6 */ | |
536 | u8 more_data_ack:1; /* bit 7 */ | |
537 | } q_STA; | |
538 | u8 val; | |
539 | }; | |
540 | ||
541 | /* QoS structures */ | |
bb8c093b | 542 | struct iwl4965_qos_info { |
5d08cd1d CH |
543 | int qos_enable; |
544 | int qos_active; | |
bb8c093b CH |
545 | union iwl4965_qos_capabity qos_cap; |
546 | struct iwl4965_qosparam_cmd def_qos_parm; | |
5d08cd1d | 547 | }; |
5d08cd1d CH |
548 | |
549 | #define STA_PS_STATUS_WAKE 0 | |
550 | #define STA_PS_STATUS_SLEEP 1 | |
551 | ||
bb8c093b CH |
552 | struct iwl4965_station_entry { |
553 | struct iwl4965_addsta_cmd sta; | |
554 | struct iwl4965_tid_data tid[MAX_TID_COUNT]; | |
5d08cd1d CH |
555 | u8 used; |
556 | u8 ps_status; | |
bb8c093b | 557 | struct iwl4965_hw_key keyinfo; |
5d08cd1d CH |
558 | }; |
559 | ||
560 | /* one for each uCode image (inst/data, boot/init/runtime) */ | |
561 | struct fw_desc { | |
562 | void *v_addr; /* access by driver */ | |
563 | dma_addr_t p_addr; /* access by card's busmaster DMA */ | |
564 | u32 len; /* bytes */ | |
565 | }; | |
566 | ||
567 | /* uCode file layout */ | |
bb8c093b | 568 | struct iwl4965_ucode { |
5d08cd1d CH |
569 | __le32 ver; /* major/minor/subminor */ |
570 | __le32 inst_size; /* bytes of runtime instructions */ | |
571 | __le32 data_size; /* bytes of runtime data */ | |
572 | __le32 init_size; /* bytes of initialization instructions */ | |
573 | __le32 init_data_size; /* bytes of initialization data */ | |
574 | __le32 boot_size; /* bytes of bootstrap instructions */ | |
575 | u8 data[0]; /* data in same order as "size" elements */ | |
576 | }; | |
577 | ||
578 | #define IWL_IBSS_MAC_HASH_SIZE 32 | |
579 | ||
bb8c093b | 580 | struct iwl4965_ibss_seq { |
5d08cd1d CH |
581 | u8 mac[ETH_ALEN]; |
582 | u16 seq_num; | |
583 | u16 frag_num; | |
584 | unsigned long packet_time; | |
585 | struct list_head list; | |
586 | }; | |
587 | ||
bc47279f BC |
588 | /** |
589 | * struct iwl4965_driver_hw_info | |
590 | * @max_txq_num: Max # Tx queues supported | |
bc47279f | 591 | * @tx_cmd_len: Size of Tx command (but not including frame itself) |
3e82a822 | 592 | * @tx_ant_num: Number of TX antennas |
bc47279f BC |
593 | * @max_rxq_size: Max # Rx frames in Rx queue (must be power-of-2) |
594 | * @rx_buffer_size: | |
595 | * @max_rxq_log: Log-base-2 of max_rxq_size | |
596 | * @max_stations: | |
597 | * @bcast_sta_id: | |
598 | * @shared_virt: Pointer to driver/uCode shared Tx Byte Counts and Rx status | |
599 | * @shared_phys: Physical Pointer to Tx Byte Counts and Rx status | |
600 | */ | |
bb8c093b | 601 | struct iwl4965_driver_hw_info { |
5d08cd1d | 602 | u16 max_txq_num; |
5d08cd1d | 603 | u16 tx_cmd_len; |
3e82a822 | 604 | u16 tx_ant_num; |
5d08cd1d | 605 | u16 max_rxq_size; |
9ee1ba47 RR |
606 | u32 rx_buf_size; |
607 | u32 max_pkt_size; | |
5d08cd1d CH |
608 | u16 max_rxq_log; |
609 | u8 max_stations; | |
610 | u8 bcast_sta_id; | |
611 | void *shared_virt; | |
612 | dma_addr_t shared_phys; | |
613 | }; | |
614 | ||
5d08cd1d CH |
615 | #define HT_SHORT_GI_20MHZ_ONLY (1 << 0) |
616 | #define HT_SHORT_GI_40MHZ_ONLY (1 << 1) | |
617 | ||
618 | ||
bb8c093b | 619 | #define IWL_RX_HDR(x) ((struct iwl4965_rx_frame_hdr *)(\ |
5d08cd1d CH |
620 | x->u.rx_frame.stats.payload + \ |
621 | x->u.rx_frame.stats.phy_count)) | |
bb8c093b | 622 | #define IWL_RX_END(x) ((struct iwl4965_rx_frame_end *)(\ |
5d08cd1d CH |
623 | IWL_RX_HDR(x)->payload + \ |
624 | le16_to_cpu(IWL_RX_HDR(x)->len))) | |
625 | #define IWL_RX_STATS(x) (&x->u.rx_frame.stats) | |
626 | #define IWL_RX_DATA(x) (IWL_RX_HDR(x)->payload) | |
627 | ||
628 | ||
629 | /****************************************************************************** | |
630 | * | |
631 | * Functions implemented in iwl-base.c which are forward declared here | |
632 | * for use by iwl-*.c | |
633 | * | |
634 | *****************************************************************************/ | |
bb8c093b CH |
635 | struct iwl4965_addsta_cmd; |
636 | extern int iwl4965_send_add_station(struct iwl4965_priv *priv, | |
637 | struct iwl4965_addsta_cmd *sta, u8 flags); | |
67d62035 RR |
638 | extern u8 iwl4965_add_station_flags(struct iwl4965_priv *priv, const u8 *addr, |
639 | int is_ap, u8 flags, void *ht_data); | |
bb8c093b | 640 | extern int iwl4965_is_network_packet(struct iwl4965_priv *priv, |
5d08cd1d | 641 | struct ieee80211_hdr *header); |
bb8c093b CH |
642 | extern int iwl4965_power_init_handle(struct iwl4965_priv *priv); |
643 | extern int iwl4965_eeprom_init(struct iwl4965_priv *priv); | |
bb8c093b CH |
644 | extern void iwl4965_handle_data_packet_monitor(struct iwl4965_priv *priv, |
645 | struct iwl4965_rx_mem_buffer *rxb, | |
5d08cd1d CH |
646 | void *data, short len, |
647 | struct ieee80211_rx_status *stats, | |
648 | u16 phy_flags); | |
bb8c093b CH |
649 | extern int iwl4965_is_duplicate_packet(struct iwl4965_priv *priv, |
650 | struct ieee80211_hdr *header); | |
651 | extern int iwl4965_rx_queue_alloc(struct iwl4965_priv *priv); | |
652 | extern void iwl4965_rx_queue_reset(struct iwl4965_priv *priv, | |
653 | struct iwl4965_rx_queue *rxq); | |
654 | extern int iwl4965_calc_db_from_ratio(int sig_ratio); | |
655 | extern int iwl4965_calc_sig_qual(int rssi_dbm, int noise_dbm); | |
656 | extern int iwl4965_tx_queue_init(struct iwl4965_priv *priv, | |
657 | struct iwl4965_tx_queue *txq, int count, u32 id); | |
658 | extern void iwl4965_rx_replenish(void *data); | |
659 | extern void iwl4965_tx_queue_free(struct iwl4965_priv *priv, struct iwl4965_tx_queue *txq); | |
660 | extern int iwl4965_send_cmd_pdu(struct iwl4965_priv *priv, u8 id, u16 len, | |
5d08cd1d | 661 | const void *data); |
bb8c093b CH |
662 | extern int __must_check iwl4965_send_cmd(struct iwl4965_priv *priv, |
663 | struct iwl4965_host_cmd *cmd); | |
664 | extern unsigned int iwl4965_fill_beacon_frame(struct iwl4965_priv *priv, | |
5d08cd1d CH |
665 | struct ieee80211_hdr *hdr, |
666 | const u8 *dest, int left); | |
bb8c093b CH |
667 | extern int iwl4965_rx_queue_update_write_ptr(struct iwl4965_priv *priv, |
668 | struct iwl4965_rx_queue *q); | |
669 | extern int iwl4965_send_statistics_request(struct iwl4965_priv *priv); | |
670 | extern void iwl4965_set_decrypted_flag(struct iwl4965_priv *priv, struct sk_buff *skb, | |
5d08cd1d CH |
671 | u32 decrypt_res, |
672 | struct ieee80211_rx_status *stats); | |
673 | extern __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr); | |
674 | ||
bb8c093b | 675 | extern const u8 iwl4965_broadcast_addr[ETH_ALEN]; |
5d08cd1d CH |
676 | |
677 | /* | |
678 | * Currently used by iwl-3945-rs... look at restructuring so that it doesn't | |
679 | * call this... todo... fix that. | |
680 | */ | |
bb8c093b | 681 | extern u8 iwl4965_sync_station(struct iwl4965_priv *priv, int sta_id, |
5d08cd1d CH |
682 | u16 tx_rate, u8 flags); |
683 | ||
684 | /****************************************************************************** | |
685 | * | |
686 | * Functions implemented in iwl-[34]*.c which are forward declared here | |
687 | * for use by iwl-base.c | |
688 | * | |
689 | * NOTE: The implementation of these functions are hardware specific | |
690 | * which is why they are in the hardware specific files (vs. iwl-base.c) | |
691 | * | |
692 | * Naming convention -- | |
bb8c093b CH |
693 | * iwl4965_ <-- Its part of iwlwifi (should be changed to iwl4965_) |
694 | * iwl4965_hw_ <-- Hardware specific (implemented in iwl-XXXX.c by all HW) | |
5d08cd1d | 695 | * iwlXXXX_ <-- Hardware specific (implemented in iwl-XXXX.c for XXXX) |
bb8c093b CH |
696 | * iwl4965_bg_ <-- Called from work queue context |
697 | * iwl4965_mac_ <-- mac80211 callback | |
5d08cd1d CH |
698 | * |
699 | ****************************************************************************/ | |
bb8c093b CH |
700 | extern void iwl4965_hw_rx_handler_setup(struct iwl4965_priv *priv); |
701 | extern void iwl4965_hw_setup_deferred_work(struct iwl4965_priv *priv); | |
702 | extern void iwl4965_hw_cancel_deferred_work(struct iwl4965_priv *priv); | |
703 | extern int iwl4965_hw_rxq_stop(struct iwl4965_priv *priv); | |
704 | extern int iwl4965_hw_set_hw_setting(struct iwl4965_priv *priv); | |
705 | extern int iwl4965_hw_nic_init(struct iwl4965_priv *priv); | |
706 | extern int iwl4965_hw_nic_stop_master(struct iwl4965_priv *priv); | |
707 | extern void iwl4965_hw_txq_ctx_free(struct iwl4965_priv *priv); | |
708 | extern void iwl4965_hw_txq_ctx_stop(struct iwl4965_priv *priv); | |
709 | extern int iwl4965_hw_nic_reset(struct iwl4965_priv *priv); | |
710 | extern int iwl4965_hw_txq_attach_buf_to_tfd(struct iwl4965_priv *priv, void *tfd, | |
5d08cd1d | 711 | dma_addr_t addr, u16 len); |
bb8c093b CH |
712 | extern int iwl4965_hw_txq_free_tfd(struct iwl4965_priv *priv, struct iwl4965_tx_queue *txq); |
713 | extern int iwl4965_hw_get_temperature(struct iwl4965_priv *priv); | |
714 | extern int iwl4965_hw_tx_queue_init(struct iwl4965_priv *priv, | |
715 | struct iwl4965_tx_queue *txq); | |
716 | extern unsigned int iwl4965_hw_get_beacon_cmd(struct iwl4965_priv *priv, | |
717 | struct iwl4965_frame *frame, u8 rate); | |
718 | extern int iwl4965_hw_get_rx_read(struct iwl4965_priv *priv); | |
719 | extern void iwl4965_hw_build_tx_cmd_rate(struct iwl4965_priv *priv, | |
720 | struct iwl4965_cmd *cmd, | |
5d08cd1d CH |
721 | struct ieee80211_tx_control *ctrl, |
722 | struct ieee80211_hdr *hdr, | |
723 | int sta_id, int tx_id); | |
bb8c093b CH |
724 | extern int iwl4965_hw_reg_send_txpower(struct iwl4965_priv *priv); |
725 | extern int iwl4965_hw_reg_set_txpower(struct iwl4965_priv *priv, s8 power); | |
726 | extern void iwl4965_hw_rx_statistics(struct iwl4965_priv *priv, | |
727 | struct iwl4965_rx_mem_buffer *rxb); | |
728 | extern void iwl4965_disable_events(struct iwl4965_priv *priv); | |
729 | extern int iwl4965_get_temperature(const struct iwl4965_priv *priv); | |
5d08cd1d CH |
730 | |
731 | /** | |
bb8c093b | 732 | * iwl4965_hw_find_station - Find station id for a given BSSID |
5d08cd1d CH |
733 | * @bssid: MAC address of station ID to find |
734 | * | |
735 | * NOTE: This should not be hardware specific but the code has | |
736 | * not yet been merged into a single common layer for managing the | |
737 | * station tables. | |
738 | */ | |
bb8c093b | 739 | extern u8 iwl4965_hw_find_station(struct iwl4965_priv *priv, const u8 *bssid); |
5d08cd1d | 740 | |
bb8c093b CH |
741 | extern int iwl4965_hw_channel_switch(struct iwl4965_priv *priv, u16 channel); |
742 | extern int iwl4965_tx_queue_reclaim(struct iwl4965_priv *priv, int txq_id, int index); | |
fe01b477 | 743 | extern int iwl4965_queue_space(const struct iwl4965_queue *q); |
bb8c093b | 744 | struct iwl4965_priv; |
b481de9c ZY |
745 | |
746 | /* | |
747 | * Forward declare iwl-4965.c functions for iwl-base.c | |
748 | */ | |
bb8c093b | 749 | extern int iwl4965_eeprom_acquire_semaphore(struct iwl4965_priv *priv); |
b481de9c | 750 | |
bb8c093b CH |
751 | extern int iwl4965_tx_queue_update_wr_ptr(struct iwl4965_priv *priv, |
752 | struct iwl4965_tx_queue *txq, | |
b481de9c | 753 | u16 byte_cnt); |
bb8c093b | 754 | extern void iwl4965_add_station(struct iwl4965_priv *priv, const u8 *addr, |
b481de9c | 755 | int is_ap); |
bb8c093b | 756 | extern void iwl4965_set_rxon_chain(struct iwl4965_priv *priv); |
bb8c093b CH |
757 | extern int iwl4965_alive_notify(struct iwl4965_priv *priv); |
758 | extern void iwl4965_update_rate_scaling(struct iwl4965_priv *priv, u8 mode); | |
bb8c093b CH |
759 | extern void iwl4965_chain_noise_reset(struct iwl4965_priv *priv); |
760 | extern void iwl4965_init_sensitivity(struct iwl4965_priv *priv, u8 flags, | |
b481de9c | 761 | u8 force); |
8318d78a JB |
762 | extern int iwl4965_set_fat_chan_info(struct iwl4965_priv *priv, |
763 | enum ieee80211_band band, | |
b481de9c | 764 | u16 channel, |
bb8c093b | 765 | const struct iwl4965_eeprom_channel *eeprom_ch, |
b481de9c | 766 | u8 fat_extension_channel); |
bb8c093b | 767 | extern void iwl4965_rf_kill_ct_config(struct iwl4965_priv *priv); |
4c424e4c RR |
768 | extern void iwl4965_hwrate_to_tx_control(struct iwl4965_priv *priv, |
769 | u32 rate_n_flags, | |
770 | struct ieee80211_tx_control *control); | |
b481de9c | 771 | |
c8b0e6e1 | 772 | #ifdef CONFIG_IWL4965_HT |
78330fdd TW |
773 | void iwl4965_init_ht_hw_capab(struct ieee80211_ht_info *ht_info, |
774 | enum ieee80211_band band); | |
775 | void iwl4965_set_rxon_ht(struct iwl4965_priv *priv, | |
776 | struct iwl_ht_info *ht_info); | |
777 | void iwl4965_set_ht_add_station(struct iwl4965_priv *priv, u8 index, | |
67d62035 | 778 | struct ieee80211_ht_info *sta_ht_inf); |
78330fdd | 779 | int iwl4965_mac_ampdu_action(struct ieee80211_hw *hw, |
9ab46173 | 780 | enum ieee80211_ampdu_mlme_action action, |
0df3ef45 | 781 | const u8 *addr, u16 tid, u16 *ssn); |
78330fdd | 782 | int iwl4965_check_empty_hw_queue(struct iwl4965_priv *priv, int sta_id, |
fe01b477 | 783 | u8 tid, int txq_id); |
78330fdd TW |
784 | #else |
785 | static inline void iwl4965_init_ht_hw_capab(struct ieee80211_ht_info *ht_info, | |
786 | enum ieee80211_band band) {} | |
787 | ||
c8b0e6e1 | 788 | #endif /*CONFIG_IWL4965_HT */ |
b481de9c ZY |
789 | /* Structures, enum, and defines specific to the 4965 */ |
790 | ||
791 | #define IWL4965_KW_SIZE 0x1000 /*4k */ | |
792 | ||
bb8c093b | 793 | struct iwl4965_kw { |
b481de9c ZY |
794 | dma_addr_t dma_addr; |
795 | void *v_addr; | |
796 | size_t size; | |
797 | }; | |
798 | ||
b481de9c ZY |
799 | #define IWL_CHANNEL_WIDTH_20MHZ 0 |
800 | #define IWL_CHANNEL_WIDTH_40MHZ 1 | |
801 | ||
802 | #define IWL_MIMO_PS_STATIC 0 | |
803 | #define IWL_MIMO_PS_NONE 3 | |
804 | #define IWL_MIMO_PS_DYNAMIC 1 | |
805 | #define IWL_MIMO_PS_INVALID 2 | |
806 | ||
807 | #define IWL_OPERATION_MODE_AUTO 0 | |
808 | #define IWL_OPERATION_MODE_HT_ONLY 1 | |
809 | #define IWL_OPERATION_MODE_MIXED 2 | |
810 | #define IWL_OPERATION_MODE_20MHZ 3 | |
811 | ||
134eb5d3 GC |
812 | #define IWL_EXT_CHANNEL_OFFSET_NONE 0 |
813 | #define IWL_EXT_CHANNEL_OFFSET_ABOVE 1 | |
814 | #define IWL_EXT_CHANNEL_OFFSET_RESERVE1 2 | |
815 | #define IWL_EXT_CHANNEL_OFFSET_BELOW 3 | |
b481de9c ZY |
816 | |
817 | #define NRG_NUM_PREV_STAT_L 20 | |
818 | #define NUM_RX_CHAINS (3) | |
819 | ||
b481de9c | 820 | #define TX_POWER_IWL_ILLEGAL_VOLTAGE -10000 |
b481de9c | 821 | |
bb8c093b | 822 | struct iwl4965_lq_mngr { |
b481de9c ZY |
823 | spinlock_t lock; |
824 | s32 max_window_size; | |
825 | s32 *expected_tpt; | |
826 | u8 *next_higher_rate; | |
827 | u8 *next_lower_rate; | |
828 | unsigned long stamp; | |
829 | unsigned long stamp_last; | |
830 | u32 flush_time; | |
831 | u32 tx_packets; | |
832 | u8 lq_ready; | |
833 | }; | |
834 | ||
b481de9c ZY |
835 | /* Sensitivity and chain noise calibration */ |
836 | #define INTERFERENCE_DATA_AVAILABLE __constant_cpu_to_le32(1) | |
837 | #define INITIALIZATION_VALUE 0xFFFF | |
838 | #define CAL_NUM_OF_BEACONS 20 | |
839 | #define MAXIMUM_ALLOWED_PATHLOSS 15 | |
840 | ||
b481de9c ZY |
841 | #define CHAIN_NOISE_MAX_DELTA_GAIN_CODE 3 |
842 | ||
843 | #define MAX_FA_OFDM 50 | |
844 | #define MIN_FA_OFDM 5 | |
845 | #define MAX_FA_CCK 50 | |
846 | #define MIN_FA_CCK 5 | |
847 | ||
848 | #define NRG_MIN_CCK 97 | |
849 | #define NRG_MAX_CCK 0 | |
850 | ||
851 | #define AUTO_CORR_MIN_OFDM 85 | |
852 | #define AUTO_CORR_MIN_OFDM_MRC 170 | |
853 | #define AUTO_CORR_MIN_OFDM_X1 105 | |
854 | #define AUTO_CORR_MIN_OFDM_MRC_X1 220 | |
855 | #define AUTO_CORR_MAX_OFDM 120 | |
856 | #define AUTO_CORR_MAX_OFDM_MRC 210 | |
857 | #define AUTO_CORR_MAX_OFDM_X1 140 | |
858 | #define AUTO_CORR_MAX_OFDM_MRC_X1 270 | |
859 | #define AUTO_CORR_STEP_OFDM 1 | |
860 | ||
861 | #define AUTO_CORR_MIN_CCK (125) | |
862 | #define AUTO_CORR_MAX_CCK (200) | |
863 | #define AUTO_CORR_MIN_CCK_MRC 200 | |
864 | #define AUTO_CORR_MAX_CCK_MRC 400 | |
865 | #define AUTO_CORR_STEP_CCK 3 | |
866 | #define AUTO_CORR_MAX_TH_CCK 160 | |
867 | ||
b481de9c ZY |
868 | #define NRG_DIFF 2 |
869 | #define NRG_STEP_CCK 2 | |
870 | #define NRG_MARGIN 8 | |
871 | #define MAX_NUMBER_CCK_NO_FA 100 | |
872 | ||
873 | #define AUTO_CORR_CCK_MIN_VAL_DEF (125) | |
874 | ||
875 | #define CHAIN_A 0 | |
876 | #define CHAIN_B 1 | |
877 | #define CHAIN_C 2 | |
878 | #define CHAIN_NOISE_DELTA_GAIN_INIT_VAL 4 | |
879 | #define ALL_BAND_FILTER 0xFF00 | |
880 | #define IN_BAND_FILTER 0xFF | |
881 | #define MIN_AVERAGE_NOISE_MAX_VALUE 0xFFFFFFFF | |
882 | ||
bb8c093b | 883 | enum iwl4965_false_alarm_state { |
b481de9c ZY |
884 | IWL_FA_TOO_MANY = 0, |
885 | IWL_FA_TOO_FEW = 1, | |
886 | IWL_FA_GOOD_RANGE = 2, | |
887 | }; | |
888 | ||
bb8c093b | 889 | enum iwl4965_chain_noise_state { |
b481de9c ZY |
890 | IWL_CHAIN_NOISE_ALIVE = 0, /* must be 0 */ |
891 | IWL_CHAIN_NOISE_ACCUMULATE = 1, | |
892 | IWL_CHAIN_NOISE_CALIBRATED = 2, | |
893 | }; | |
894 | ||
bb8c093b | 895 | enum iwl4965_sensitivity_state { |
b481de9c ZY |
896 | IWL_SENS_CALIB_ALLOWED = 0, |
897 | IWL_SENS_CALIB_NEED_REINIT = 1, | |
898 | }; | |
899 | ||
bb8c093b | 900 | enum iwl4965_calib_enabled_state { |
b481de9c ZY |
901 | IWL_CALIB_DISABLED = 0, /* must be 0 */ |
902 | IWL_CALIB_ENABLED = 1, | |
903 | }; | |
904 | ||
905 | struct statistics_general_data { | |
906 | u32 beacon_silence_rssi_a; | |
907 | u32 beacon_silence_rssi_b; | |
908 | u32 beacon_silence_rssi_c; | |
909 | u32 beacon_energy_a; | |
910 | u32 beacon_energy_b; | |
911 | u32 beacon_energy_c; | |
912 | }; | |
913 | ||
914 | /* Sensitivity calib data */ | |
bb8c093b | 915 | struct iwl4965_sensitivity_data { |
b481de9c ZY |
916 | u32 auto_corr_ofdm; |
917 | u32 auto_corr_ofdm_mrc; | |
918 | u32 auto_corr_ofdm_x1; | |
919 | u32 auto_corr_ofdm_mrc_x1; | |
920 | u32 auto_corr_cck; | |
921 | u32 auto_corr_cck_mrc; | |
922 | ||
923 | u32 last_bad_plcp_cnt_ofdm; | |
924 | u32 last_fa_cnt_ofdm; | |
925 | u32 last_bad_plcp_cnt_cck; | |
926 | u32 last_fa_cnt_cck; | |
927 | ||
928 | u32 nrg_curr_state; | |
929 | u32 nrg_prev_state; | |
930 | u32 nrg_value[10]; | |
931 | u8 nrg_silence_rssi[NRG_NUM_PREV_STAT_L]; | |
932 | u32 nrg_silence_ref; | |
933 | u32 nrg_energy_idx; | |
934 | u32 nrg_silence_idx; | |
935 | u32 nrg_th_cck; | |
936 | s32 nrg_auto_corr_silence_diff; | |
937 | u32 num_in_cck_no_fa; | |
938 | u32 nrg_th_ofdm; | |
939 | ||
940 | u8 state; | |
941 | }; | |
942 | ||
943 | /* Chain noise (differential Rx gain) calib data */ | |
bb8c093b | 944 | struct iwl4965_chain_noise_data { |
b481de9c ZY |
945 | u8 state; |
946 | u16 beacon_count; | |
947 | u32 chain_noise_a; | |
948 | u32 chain_noise_b; | |
949 | u32 chain_noise_c; | |
950 | u32 chain_signal_a; | |
951 | u32 chain_signal_b; | |
952 | u32 chain_signal_c; | |
953 | u8 disconn_array[NUM_RX_CHAINS]; | |
954 | u8 delta_gain_code[NUM_RX_CHAINS]; | |
955 | u8 radio_write; | |
956 | }; | |
957 | ||
abceddb4 BC |
958 | #define EEPROM_SEM_TIMEOUT 10 /* milliseconds */ |
959 | #define EEPROM_SEM_RETRY_LIMIT 1000 /* number of attempts (not time) */ | |
b481de9c | 960 | |
5d08cd1d | 961 | |
c8b0e6e1 | 962 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
5d08cd1d CH |
963 | |
964 | enum { | |
965 | MEASUREMENT_READY = (1 << 0), | |
966 | MEASUREMENT_ACTIVE = (1 << 1), | |
967 | }; | |
968 | ||
969 | #endif | |
970 | ||
bb8c093b | 971 | struct iwl4965_priv { |
5d08cd1d CH |
972 | |
973 | /* ieee device used by generic ieee processing code */ | |
974 | struct ieee80211_hw *hw; | |
975 | struct ieee80211_channel *ieee_channels; | |
976 | struct ieee80211_rate *ieee_rates; | |
82b9a121 | 977 | struct iwl_cfg *cfg; |
5d08cd1d CH |
978 | |
979 | /* temporary frame storage list */ | |
980 | struct list_head free_frames; | |
981 | int frames_count; | |
982 | ||
8318d78a | 983 | enum ieee80211_band band; |
5d08cd1d | 984 | int alloc_rxb_skb; |
12342c47 | 985 | bool add_radiotap; |
5d08cd1d | 986 | |
bb8c093b CH |
987 | void (*rx_handlers[REPLY_MAX])(struct iwl4965_priv *priv, |
988 | struct iwl4965_rx_mem_buffer *rxb); | |
5d08cd1d | 989 | |
8318d78a | 990 | struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS]; |
5d08cd1d | 991 | |
c8b0e6e1 | 992 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
5d08cd1d | 993 | /* spectrum measurement report caching */ |
bb8c093b | 994 | struct iwl4965_spectrum_notification measure_report; |
5d08cd1d CH |
995 | u8 measurement_status; |
996 | #endif | |
997 | /* ucode beacon time */ | |
998 | u32 ucode_beacon_time; | |
999 | ||
bb8c093b | 1000 | /* we allocate array of iwl4965_channel_info for NIC's valid channels. |
5d08cd1d | 1001 | * Access via channel # using indirect index array */ |
bb8c093b | 1002 | struct iwl4965_channel_info *channel_info; /* channel info array */ |
5d08cd1d CH |
1003 | u8 channel_count; /* # of channels */ |
1004 | ||
1005 | /* each calibration channel group in the EEPROM has a derived | |
1006 | * clip setting for each rate. */ | |
bb8c093b | 1007 | const struct iwl4965_clip_group clip_groups[5]; |
5d08cd1d CH |
1008 | |
1009 | /* thermal calibration */ | |
1010 | s32 temperature; /* degrees Kelvin */ | |
1011 | s32 last_temperature; | |
1012 | ||
1013 | /* Scan related variables */ | |
1014 | unsigned long last_scan_jiffies; | |
7878a5a4 | 1015 | unsigned long next_scan_jiffies; |
5d08cd1d CH |
1016 | unsigned long scan_start; |
1017 | unsigned long scan_pass_start; | |
1018 | unsigned long scan_start_tsf; | |
1019 | int scan_bands; | |
1020 | int one_direct_scan; | |
1021 | u8 direct_ssid_len; | |
1022 | u8 direct_ssid[IW_ESSID_MAX_SIZE]; | |
bb8c093b | 1023 | struct iwl4965_scan_cmd *scan; |
5d08cd1d CH |
1024 | u8 only_active_channel; |
1025 | ||
1026 | /* spinlock */ | |
1027 | spinlock_t lock; /* protect general shared data */ | |
1028 | spinlock_t hcmd_lock; /* protect hcmd */ | |
1029 | struct mutex mutex; | |
1030 | ||
1031 | /* basic pci-network driver stuff */ | |
1032 | struct pci_dev *pci_dev; | |
1033 | ||
1034 | /* pci hardware address support */ | |
1035 | void __iomem *hw_base; | |
1036 | ||
1037 | /* uCode images, save to reload in case of failure */ | |
1038 | struct fw_desc ucode_code; /* runtime inst */ | |
1039 | struct fw_desc ucode_data; /* runtime data original */ | |
1040 | struct fw_desc ucode_data_backup; /* runtime data save/restore */ | |
1041 | struct fw_desc ucode_init; /* initialization inst */ | |
1042 | struct fw_desc ucode_init_data; /* initialization data */ | |
1043 | struct fw_desc ucode_boot; /* bootstrap inst */ | |
1044 | ||
1045 | ||
bb8c093b | 1046 | struct iwl4965_rxon_time_cmd rxon_timing; |
5d08cd1d CH |
1047 | |
1048 | /* We declare this const so it can only be | |
1049 | * changed via explicit cast within the | |
1050 | * routines that actually update the physical | |
1051 | * hardware */ | |
bb8c093b CH |
1052 | const struct iwl4965_rxon_cmd active_rxon; |
1053 | struct iwl4965_rxon_cmd staging_rxon; | |
5d08cd1d CH |
1054 | |
1055 | int error_recovering; | |
bb8c093b | 1056 | struct iwl4965_rxon_cmd recovery_rxon; |
5d08cd1d CH |
1057 | |
1058 | /* 1st responses from initialize and runtime uCode images. | |
1059 | * 4965's initialize alive response contains some calibration data. */ | |
bb8c093b CH |
1060 | struct iwl4965_init_alive_resp card_alive_init; |
1061 | struct iwl4965_alive_resp card_alive; | |
5d08cd1d CH |
1062 | |
1063 | #ifdef LED | |
1064 | /* LED related variables */ | |
bb8c093b | 1065 | struct iwl4965_activity_blink activity; |
5d08cd1d CH |
1066 | unsigned long led_packets; |
1067 | int led_state; | |
1068 | #endif | |
1069 | ||
1070 | u16 active_rate; | |
1071 | u16 active_rate_basic; | |
1072 | ||
1073 | u8 call_post_assoc_from_beacon; | |
1074 | u8 assoc_station_added; | |
1075 | u8 use_ant_b_for_management_frame; /* Tx antenna selection */ | |
5d08cd1d | 1076 | u8 valid_antenna; /* Bit mask of antennas actually connected */ |
c8b0e6e1 | 1077 | #ifdef CONFIG_IWL4965_SENSITIVITY |
bb8c093b CH |
1078 | struct iwl4965_sensitivity_data sensitivity_data; |
1079 | struct iwl4965_chain_noise_data chain_noise_data; | |
5d08cd1d CH |
1080 | u8 start_calib; |
1081 | __le16 sensitivity_tbl[HD_TABLE_SIZE]; | |
c8b0e6e1 | 1082 | #endif /*CONFIG_IWL4965_SENSITIVITY*/ |
5d08cd1d | 1083 | |
c8b0e6e1 | 1084 | #ifdef CONFIG_IWL4965_HT |
9e0cc6de | 1085 | struct iwl_ht_info current_ht_config; |
5d08cd1d | 1086 | #endif |
5d08cd1d CH |
1087 | u8 last_phy_res[100]; |
1088 | ||
1089 | /* Rate scaling data */ | |
bb8c093b | 1090 | struct iwl4965_lq_mngr lq_mngr; |
5d08cd1d CH |
1091 | |
1092 | /* Rate scaling data */ | |
1093 | s8 data_retry_limit; | |
1094 | u8 retry_rate; | |
1095 | ||
1096 | wait_queue_head_t wait_command_queue; | |
1097 | ||
1098 | int activity_timer_active; | |
1099 | ||
1100 | /* Rx and Tx DMA processing queues */ | |
bb8c093b CH |
1101 | struct iwl4965_rx_queue rxq; |
1102 | struct iwl4965_tx_queue txq[IWL_MAX_NUM_QUEUES]; | |
5d08cd1d | 1103 | unsigned long txq_ctx_active_msk; |
bb8c093b | 1104 | struct iwl4965_kw kw; /* keep warm address */ |
5d08cd1d CH |
1105 | u32 scd_base_addr; /* scheduler sram base address */ |
1106 | ||
1107 | unsigned long status; | |
5d08cd1d CH |
1108 | |
1109 | int last_rx_rssi; /* From Rx packet statisitics */ | |
1110 | int last_rx_noise; /* From beacon statistics */ | |
1111 | ||
bb8c093b | 1112 | struct iwl4965_power_mgr power_data; |
5d08cd1d | 1113 | |
bb8c093b | 1114 | struct iwl4965_notif_statistics statistics; |
5d08cd1d CH |
1115 | unsigned long last_statistics_time; |
1116 | ||
1117 | /* context information */ | |
1118 | u8 essid[IW_ESSID_MAX_SIZE]; | |
1119 | u8 essid_len; | |
1120 | u16 rates_mask; | |
1121 | ||
1122 | u32 power_mode; | |
1123 | u32 antenna; | |
1124 | u8 bssid[ETH_ALEN]; | |
1125 | u16 rts_threshold; | |
1126 | u8 mac_addr[ETH_ALEN]; | |
1127 | ||
1128 | /*station table variables */ | |
1129 | spinlock_t sta_lock; | |
1130 | int num_stations; | |
bb8c093b | 1131 | struct iwl4965_station_entry stations[IWL_STATION_COUNT]; |
5d08cd1d CH |
1132 | |
1133 | /* Indication if ieee80211_ops->open has been called */ | |
1134 | int is_open; | |
1135 | ||
1136 | u8 mac80211_registered; | |
5d08cd1d CH |
1137 | |
1138 | u32 notif_missed_beacons; | |
1139 | ||
1140 | /* Rx'd packet timing information */ | |
1141 | u32 last_beacon_time; | |
1142 | u64 last_tsf; | |
1143 | ||
1144 | /* Duplicate packet detection */ | |
1145 | u16 last_seq_num; | |
1146 | u16 last_frag_num; | |
1147 | unsigned long last_packet_time; | |
bc47279f BC |
1148 | |
1149 | /* Hash table for finding stations in IBSS network */ | |
5d08cd1d CH |
1150 | struct list_head ibss_mac_hash[IWL_IBSS_MAC_HASH_SIZE]; |
1151 | ||
1152 | /* eeprom */ | |
bb8c093b | 1153 | struct iwl4965_eeprom eeprom; |
5d08cd1d CH |
1154 | |
1155 | int iw_mode; | |
1156 | ||
1157 | struct sk_buff *ibss_beacon; | |
1158 | ||
1159 | /* Last Rx'd beacon timestamp */ | |
1160 | u32 timestamp0; | |
1161 | u32 timestamp1; | |
1162 | u16 beacon_int; | |
bb8c093b | 1163 | struct iwl4965_driver_hw_info hw_setting; |
32bfd35d | 1164 | struct ieee80211_vif *vif; |
5d08cd1d CH |
1165 | |
1166 | /* Current association information needed to configure the | |
1167 | * hardware */ | |
1168 | u16 assoc_id; | |
1169 | u16 assoc_capability; | |
1170 | u8 ps_mode; | |
1171 | ||
bb8c093b | 1172 | struct iwl4965_qos_info qos_data; |
5d08cd1d CH |
1173 | |
1174 | struct workqueue_struct *workqueue; | |
1175 | ||
1176 | struct work_struct up; | |
1177 | struct work_struct restart; | |
1178 | struct work_struct calibrated_work; | |
1179 | struct work_struct scan_completed; | |
1180 | struct work_struct rx_replenish; | |
1181 | struct work_struct rf_kill; | |
1182 | struct work_struct abort_scan; | |
1183 | struct work_struct update_link_led; | |
1184 | struct work_struct auth_work; | |
1185 | struct work_struct report_work; | |
1186 | struct work_struct request_scan; | |
1187 | struct work_struct beacon_update; | |
1188 | ||
1189 | struct tasklet_struct irq_tasklet; | |
1190 | ||
1191 | struct delayed_work init_alive_start; | |
1192 | struct delayed_work alive_start; | |
1193 | struct delayed_work activity_timer; | |
1194 | struct delayed_work thermal_periodic; | |
1195 | struct delayed_work gather_stats; | |
1196 | struct delayed_work scan_check; | |
1197 | struct delayed_work post_associate; | |
1198 | ||
1199 | #define IWL_DEFAULT_TX_POWER 0x0F | |
1200 | s8 user_txpower_limit; | |
1201 | s8 max_channel_txpower_limit; | |
1202 | ||
1203 | #ifdef CONFIG_PM | |
1204 | u32 pm_state[16]; | |
1205 | #endif | |
1206 | ||
c8b0e6e1 | 1207 | #ifdef CONFIG_IWL4965_DEBUG |
5d08cd1d CH |
1208 | /* debugging info */ |
1209 | u32 framecnt_to_us; | |
1210 | atomic_t restrict_refcnt; | |
1211 | #endif | |
1212 | ||
1213 | struct work_struct txpower_work; | |
c8b0e6e1 | 1214 | #ifdef CONFIG_IWL4965_SENSITIVITY |
5d08cd1d CH |
1215 | struct work_struct sensitivity_work; |
1216 | #endif | |
1217 | struct work_struct statistics_work; | |
1218 | struct timer_list statistics_periodic; | |
0c11b4de | 1219 | }; /*iwl4965_priv */ |
5d08cd1d | 1220 | |
bb8c093b | 1221 | static inline int iwl4965_is_associated(struct iwl4965_priv *priv) |
5d08cd1d CH |
1222 | { |
1223 | return (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ? 1 : 0; | |
1224 | } | |
1225 | ||
bb8c093b | 1226 | static inline int is_channel_valid(const struct iwl4965_channel_info *ch_info) |
5d08cd1d CH |
1227 | { |
1228 | if (ch_info == NULL) | |
1229 | return 0; | |
1230 | return (ch_info->flags & EEPROM_CHANNEL_VALID) ? 1 : 0; | |
1231 | } | |
1232 | ||
bb8c093b | 1233 | static inline int is_channel_narrow(const struct iwl4965_channel_info *ch_info) |
5d08cd1d CH |
1234 | { |
1235 | return (ch_info->flags & EEPROM_CHANNEL_NARROW) ? 1 : 0; | |
1236 | } | |
1237 | ||
bb8c093b | 1238 | static inline int is_channel_radar(const struct iwl4965_channel_info *ch_info) |
5d08cd1d CH |
1239 | { |
1240 | return (ch_info->flags & EEPROM_CHANNEL_RADAR) ? 1 : 0; | |
1241 | } | |
1242 | ||
bb8c093b | 1243 | static inline u8 is_channel_a_band(const struct iwl4965_channel_info *ch_info) |
5d08cd1d | 1244 | { |
8318d78a | 1245 | return ch_info->band == IEEE80211_BAND_5GHZ; |
5d08cd1d CH |
1246 | } |
1247 | ||
bb8c093b | 1248 | static inline u8 is_channel_bg_band(const struct iwl4965_channel_info *ch_info) |
5d08cd1d | 1249 | { |
8318d78a | 1250 | return ch_info->band == IEEE80211_BAND_2GHZ; |
5d08cd1d CH |
1251 | } |
1252 | ||
bb8c093b | 1253 | static inline int is_channel_passive(const struct iwl4965_channel_info *ch) |
5d08cd1d CH |
1254 | { |
1255 | return (!(ch->flags & EEPROM_CHANNEL_ACTIVE)) ? 1 : 0; | |
1256 | } | |
1257 | ||
bb8c093b | 1258 | static inline int is_channel_ibss(const struct iwl4965_channel_info *ch) |
5d08cd1d CH |
1259 | { |
1260 | return ((ch->flags & EEPROM_CHANNEL_IBSS)) ? 1 : 0; | |
1261 | } | |
1262 | ||
bb8c093b | 1263 | extern const struct iwl4965_channel_info *iwl4965_get_channel_info( |
8318d78a | 1264 | const struct iwl4965_priv *priv, enum ieee80211_band band, u16 channel); |
5d08cd1d | 1265 | |
bb8c093b | 1266 | /* Requires full declaration of iwl4965_priv before including */ |
5d08cd1d CH |
1267 | #include "iwl-4965-io.h" |
1268 | ||
bb8c093b | 1269 | #endif /* __iwl4965_4965_h__ */ |