]>
Commit | Line | Data |
---|---|---|
c85eb619 EG |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
4e318262 | 8 | * Copyright(c) 2007 - 2012 Intel Corporation. All rights reserved. |
c85eb619 EG |
9 | * |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
22 | * USA | |
23 | * | |
24 | * The full GNU General Public License is included in this distribution | |
25 | * in the file called LICENSE.GPL. | |
26 | * | |
27 | * Contact Information: | |
28 | * Intel Linux Wireless <ilw@linux.intel.com> | |
29 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
30 | * | |
31 | * BSD LICENSE | |
32 | * | |
4e318262 | 33 | * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved. |
c85eb619 EG |
34 | * All rights reserved. |
35 | * | |
36 | * Redistribution and use in source and binary forms, with or without | |
37 | * modification, are permitted provided that the following conditions | |
38 | * are met: | |
39 | * | |
40 | * * Redistributions of source code must retain the above copyright | |
41 | * notice, this list of conditions and the following disclaimer. | |
42 | * * Redistributions in binary form must reproduce the above copyright | |
43 | * notice, this list of conditions and the following disclaimer in | |
44 | * the documentation and/or other materials provided with the | |
45 | * distribution. | |
46 | * * Neither the name Intel Corporation nor the names of its | |
47 | * contributors may be used to endorse or promote products derived | |
48 | * from this software without specific prior written permission. | |
49 | * | |
50 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
51 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
52 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
53 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
54 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
55 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
56 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
57 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
58 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
59 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
60 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
61 | * | |
62 | *****************************************************************************/ | |
41c50542 EG |
63 | #ifndef __iwl_trans_h__ |
64 | #define __iwl_trans_h__ | |
253a634c | 65 | |
87e5666c | 66 | #include <linux/debugfs.h> |
a72b8b08 EG |
67 | #include <linux/skbuff.h> |
68 | ||
69 | #include "iwl-shared.h" | |
70 | #include "iwl-commands.h" | |
6516174d | 71 | #include "iwl-ucode.h" |
69655ebf | 72 | #include "iwl-debug.h" |
87e5666c | 73 | |
60396183 EG |
74 | /** |
75 | * DOC: Transport layer - what is it ? | |
76 | * | |
77 | * The tranport layer is the layer that deals with the HW directly. It provides | |
78 | * an abstraction of the underlying HW to the upper layer. The transport layer | |
79 | * doesn't provide any policy, algorithm or anything of this kind, but only | |
80 | * mechanisms to make the HW do something.It is not completely stateless but | |
81 | * close to it. | |
82 | * We will have an implementation for each different supported bus. | |
83 | */ | |
84 | ||
85 | /** | |
86 | * DOC: Life cycle of the transport layer | |
87 | * | |
88 | * The transport layer has a very precise life cycle. | |
89 | * | |
90 | * 1) A helper function is called during the module initialization and | |
91 | * registers the bus driver's ops with the transport's alloc function. | |
92 | * 2) Bus's probe calls to the transport layer's allocation functions. | |
93 | * Of course this function is bus specific. | |
94 | * 3) This allocation functions will spawn the upper layer which will | |
95 | * register mac80211. | |
96 | * | |
97 | * 4) At some point (i.e. mac80211's start call), the op_mode will call | |
98 | * the following sequence: | |
99 | * start_hw | |
100 | * start_fw | |
101 | * | |
102 | * 5) Then when finished (or reset): | |
103 | * stop_fw (a.k.a. stop device for the moment) | |
104 | * stop_hw | |
105 | * | |
106 | * 6) Eventually, the free function will be called. | |
107 | */ | |
108 | ||
109 | /** | |
110 | * DOC: API needed by the transport layer from the op_mode | |
111 | * | |
112 | * TODO | |
113 | */ | |
253a634c | 114 | |
41c50542 | 115 | struct iwl_priv; |
e6bb4c9c | 116 | struct iwl_shared; |
ed277c93 | 117 | struct iwl_op_mode; |
522376d2 | 118 | |
60396183 EG |
119 | /** |
120 | * DOC: Host command section | |
121 | * | |
122 | * A host command is a commaned issued by the upper layer to the fw. There are | |
123 | * several versions of fw that have several APIs. The transport layer is | |
124 | * completely agnostic to these differences. | |
125 | * The transport does provide helper functionnality (i.e. SYNC / ASYNC mode), | |
126 | */ | |
522376d2 EG |
127 | #define SEQ_TO_SN(seq) (((seq) & IEEE80211_SCTL_SEQ) >> 4) |
128 | #define SN_TO_SEQ(ssn) (((ssn) << 4) & IEEE80211_SCTL_SEQ) | |
129 | #define MAX_SN ((IEEE80211_SCTL_SEQ) >> 4) | |
130 | ||
60396183 EG |
131 | /** |
132 | * enum CMD_MODE - how to send the host commands ? | |
133 | * | |
134 | * @CMD_SYNC: The caller will be stalled until the fw responds to the command | |
135 | * @CMD_ASYNC: Return right away and don't want for the response | |
136 | * @CMD_WANT_SKB: valid only with CMD_SYNC. The caller needs the buffer of the | |
137 | * response. | |
138 | * @CMD_ON_DEMAND: This command is sent by the test mode pipe. | |
139 | */ | |
140 | enum CMD_MODE { | |
522376d2 EG |
141 | CMD_SYNC = 0, |
142 | CMD_ASYNC = BIT(0), | |
143 | CMD_WANT_SKB = BIT(1), | |
144 | CMD_ON_DEMAND = BIT(2), | |
145 | }; | |
146 | ||
147 | #define DEF_CMD_PAYLOAD_SIZE 320 | |
148 | ||
149 | /** | |
150 | * struct iwl_device_cmd | |
151 | * | |
152 | * For allocation of the command and tx queues, this establishes the overall | |
153 | * size of the largest command we send to uCode, except for commands that | |
154 | * aren't fully copied and use other TFD space. | |
155 | */ | |
156 | struct iwl_device_cmd { | |
157 | struct iwl_cmd_header hdr; /* uCode API */ | |
132f98c2 | 158 | u8 payload[DEF_CMD_PAYLOAD_SIZE]; |
522376d2 EG |
159 | } __packed; |
160 | ||
161 | #define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl_device_cmd)) | |
162 | ||
163 | #define IWL_MAX_CMD_TFDS 2 | |
164 | ||
60396183 EG |
165 | /** |
166 | * struct iwl_hcmd_dataflag - flag for each one of the chunks of the command | |
167 | * | |
168 | * IWL_HCMD_DFL_NOCOPY: By default, the command is copied to the host command's | |
169 | * ring. The transport layer doesn't map the command's buffer to DMA, but | |
170 | * rather copies it to an previously allocated DMA buffer. This flag tells | |
171 | * the transport layer not to copy the command, but to map the existing | |
172 | * buffer. This can save memcpy and is worth with very big comamnds. | |
173 | */ | |
522376d2 EG |
174 | enum iwl_hcmd_dataflag { |
175 | IWL_HCMD_DFL_NOCOPY = BIT(0), | |
176 | }; | |
177 | ||
178 | /** | |
179 | * struct iwl_host_cmd - Host command to the uCode | |
60396183 | 180 | * |
522376d2 EG |
181 | * @data: array of chunks that composes the data of the host command |
182 | * @reply_page: pointer to the page that holds the response to the host command | |
247c61d6 EG |
183 | * @handler_status: return value of the handler of the command |
184 | * (put in setup_rx_handlers) - valid for SYNC mode only | |
60396183 | 185 | * @flags: can be CMD_* |
522376d2 | 186 | * @len: array of the lenths of the chunks in data |
60396183 | 187 | * @dataflags: IWL_HCMD_DFL_* |
522376d2 EG |
188 | * @id: id of the host command |
189 | */ | |
190 | struct iwl_host_cmd { | |
191 | const void *data[IWL_MAX_CMD_TFDS]; | |
192 | unsigned long reply_page; | |
247c61d6 EG |
193 | int handler_status; |
194 | ||
522376d2 EG |
195 | u32 flags; |
196 | u16 len[IWL_MAX_CMD_TFDS]; | |
197 | u8 dataflags[IWL_MAX_CMD_TFDS]; | |
198 | u8 id; | |
199 | }; | |
41c50542 EG |
200 | |
201 | /** | |
202 | * struct iwl_trans_ops - transport specific operations | |
60396183 EG |
203 | * |
204 | * All the handlers MUST be implemented | |
205 | * | |
57a1dc89 | 206 | * @start_hw: starts the HW- from that point on, the HW can send interrupts |
60396183 | 207 | * May sleep |
cc56feb2 EG |
208 | * @stop_hw: stops the HW- from that point on, the HW will be in low power but |
209 | * will still issue interrupt if the HW RF kill is triggered. | |
60396183 | 210 | * May sleep |
cf614297 | 211 | * @start_fw: allocates and inits all the resources for the transport |
60396183 EG |
212 | * layer. Also kick a fw image. |
213 | * May sleep | |
ed6a3803 | 214 | * @fw_alive: called when the fw sends alive notification |
60396183 | 215 | * May sleep |
e13c0c59 | 216 | * @wake_any_queue: wake all the queues of a specfic context IWL_RXON_CTX_* |
41c50542 | 217 | * @stop_device:stops the whole device (embedded CPU put to reset) |
60396183 | 218 | * May sleep |
41c50542 | 219 | * @send_cmd:send a host command |
60396183 | 220 | * May sleep only if CMD_SYNC is set |
41c50542 | 221 | * @tx: send an skb |
60396183 | 222 | * Must be atomic |
a0eaad71 | 223 | * @reclaim: free packet until ssn. Returns a list of freed packets. |
60396183 | 224 | * Must be atomic |
288712a6 | 225 | * @tx_agg_alloc: allocate resources for a TX BA session |
60396183 | 226 | * May sleep |
c91bd124 | 227 | * @tx_agg_setup: setup a tx queue for AMPDU - will be called once the HW is |
60396183 EG |
228 | * ready and a successful ADDBA response has been received. |
229 | * May sleep | |
7f01d567 | 230 | * @tx_agg_disable: de-configure a Tx queue to send AMPDUs |
60396183 | 231 | * May sleep |
41c50542 | 232 | * @free: release all the ressource for the transport layer itself such as |
60396183 EG |
233 | * irq, tasklet etc... From this point on, the device may not issue |
234 | * any interrupt (incl. RFKILL). | |
235 | * May sleep | |
e20d4341 | 236 | * @stop_queue: stop a specific queue |
f22be624 | 237 | * @check_stuck_queue: check if a specific queue is stuck |
5f178cd2 | 238 | * @wait_tx_queue_empty: wait until all tx queues are empty |
60396183 | 239 | * May sleep |
87e5666c EG |
240 | * @dbgfs_register: add the dbgfs files under this directory. Files will be |
241 | * automatically deleted. | |
57210f7c EG |
242 | * @suspend: stop the device unless WoWLAN is configured |
243 | * @resume: resume activity of the device | |
03905495 EG |
244 | * @write8: write a u8 to a register at offset ofs from the BAR |
245 | * @write32: write a u32 to a register at offset ofs from the BAR | |
246 | * @read32: read a u32 register at offset ofs from the BAR | |
41c50542 EG |
247 | */ |
248 | struct iwl_trans_ops { | |
249 | ||
57a1dc89 | 250 | int (*start_hw)(struct iwl_trans *iwl_trans); |
cc56feb2 | 251 | void (*stop_hw)(struct iwl_trans *iwl_trans); |
cf614297 | 252 | int (*start_fw)(struct iwl_trans *trans, struct fw_img *fw); |
ed6a3803 | 253 | void (*fw_alive)(struct iwl_trans *trans); |
6d8f6eeb | 254 | void (*stop_device)(struct iwl_trans *trans); |
41c50542 | 255 | |
14991a9d | 256 | void (*wake_any_queue)(struct iwl_trans *trans, |
81a3de1c EG |
257 | enum iwl_rxon_context_id ctx, |
258 | const char *msg); | |
e13c0c59 | 259 | |
6d8f6eeb | 260 | int (*send_cmd)(struct iwl_trans *trans, struct iwl_host_cmd *cmd); |
41c50542 | 261 | |
e13c0c59 | 262 | int (*tx)(struct iwl_trans *trans, struct sk_buff *skb, |
14991a9d | 263 | struct iwl_device_cmd *dev_cmd, enum iwl_rxon_context_id ctx, |
34b5321e | 264 | u8 sta_id, u8 tid); |
76bc10fc | 265 | int (*reclaim)(struct iwl_trans *trans, int sta_id, int tid, |
464021ff EG |
266 | int txq_id, int ssn, u32 status, |
267 | struct sk_buff_head *skbs); | |
41c50542 | 268 | |
7f01d567 | 269 | int (*tx_agg_disable)(struct iwl_trans *trans, |
bc237730 | 270 | int sta_id, int tid); |
288712a6 | 271 | int (*tx_agg_alloc)(struct iwl_trans *trans, |
3c69b595 | 272 | int sta_id, int tid); |
c91bd124 EG |
273 | void (*tx_agg_setup)(struct iwl_trans *trans, |
274 | enum iwl_rxon_context_id ctx, int sta_id, int tid, | |
822e8b2a | 275 | int frame_limit, u16 ssn); |
41c50542 | 276 | |
6d8f6eeb | 277 | void (*free)(struct iwl_trans *trans); |
87e5666c | 278 | |
81a3de1c | 279 | void (*stop_queue)(struct iwl_trans *trans, int q, const char *msg); |
e20d4341 | 280 | |
87e5666c | 281 | int (*dbgfs_register)(struct iwl_trans *trans, struct dentry* dir); |
f22be624 | 282 | int (*check_stuck_queue)(struct iwl_trans *trans, int q); |
5f178cd2 | 283 | int (*wait_tx_queue_empty)(struct iwl_trans *trans); |
c01a4047 | 284 | #ifdef CONFIG_PM_SLEEP |
57210f7c EG |
285 | int (*suspend)(struct iwl_trans *trans); |
286 | int (*resume)(struct iwl_trans *trans); | |
c01a4047 | 287 | #endif |
03905495 EG |
288 | void (*write8)(struct iwl_trans *trans, u32 ofs, u8 val); |
289 | void (*write32)(struct iwl_trans *trans, u32 ofs, u32 val); | |
290 | u32 (*read32)(struct iwl_trans *trans, u32 ofs); | |
41c50542 EG |
291 | }; |
292 | ||
45c30dba DF |
293 | /* Opaque calibration results */ |
294 | struct iwl_calib_result { | |
295 | struct list_head list; | |
296 | size_t cmd_len; | |
297 | struct iwl_calib_hdr hdr; | |
298 | /* data follows */ | |
299 | }; | |
300 | ||
69655ebf EG |
301 | /** |
302 | * enum iwl_trans_state - state of the transport layer | |
303 | * | |
304 | * @IWL_TRANS_NO_FW: no fw has sent an alive response | |
305 | * @IWL_TRANS_FW_ALIVE: a fw has sent an alive response | |
306 | */ | |
307 | enum iwl_trans_state { | |
308 | IWL_TRANS_NO_FW = 0, | |
309 | IWL_TRANS_FW_ALIVE = 1, | |
310 | }; | |
311 | ||
6fbfae8e EG |
312 | /** |
313 | * struct iwl_trans - transport common data | |
60396183 | 314 | * |
6fbfae8e | 315 | * @ops - pointer to iwl_trans_ops |
ed277c93 | 316 | * @op_mode - pointer to the op_mode |
6fbfae8e | 317 | * @shrd - pointer to iwl_shared which holds shared data from the upper layer |
72012474 | 318 | * @hcmd_lock: protects HCMD |
1042db2a | 319 | * @reg_lock - protect hw register access |
a42a1844 EG |
320 | * @dev - pointer to struct device * that represents the device |
321 | * @irq - the irq number for the device | |
99673ee5 | 322 | * @hw_id: a u32 with the ID of the device / subdevice. |
60396183 | 323 | * Set during transport allocation. |
9ca85961 | 324 | * @hw_id_str: a string with info about HW ID. Set during transport allocation. |
5703ddb0 | 325 | * @ucode_write_complete: indicates that the ucode has been copied. |
45c30dba | 326 | * @nvm_device_type: indicates OTP or eeprom |
f6d0e9be | 327 | * @pm_support: set to true in start_hw if link pm is supported |
45c30dba | 328 | * @calib_results: list head for init calibration results |
6fbfae8e | 329 | */ |
41c50542 EG |
330 | struct iwl_trans { |
331 | const struct iwl_trans_ops *ops; | |
ed277c93 | 332 | struct iwl_op_mode *op_mode; |
e6bb4c9c | 333 | struct iwl_shared *shrd; |
69655ebf | 334 | enum iwl_trans_state state; |
72012474 | 335 | spinlock_t hcmd_lock; |
1042db2a | 336 | spinlock_t reg_lock; |
e6bb4c9c | 337 | |
a42a1844 EG |
338 | struct device *dev; |
339 | unsigned int irq; | |
08079a49 | 340 | u32 hw_rev; |
99673ee5 | 341 | u32 hw_id; |
9ca85961 | 342 | char hw_id_str[52]; |
a42a1844 | 343 | |
60396183 | 344 | u8 ucode_write_complete; |
5703ddb0 | 345 | |
97b52cfd | 346 | int nvm_device_type; |
f6d0e9be | 347 | bool pm_support; |
97b52cfd | 348 | |
45c30dba DF |
349 | struct list_head calib_results; |
350 | ||
e6bb4c9c EG |
351 | /* pointer to trans specific struct */ |
352 | /*Ensure that this pointer will always be aligned to sizeof pointer */ | |
cbe6ab4e | 353 | char trans_specific[0] __aligned(sizeof(void *)); |
41c50542 EG |
354 | }; |
355 | ||
ed277c93 EG |
356 | static inline void iwl_trans_configure(struct iwl_trans *trans, |
357 | struct iwl_op_mode *op_mode) | |
358 | { | |
359 | /* | |
360 | * only set the op_mode for the moment. Later on, this function will do | |
361 | * more | |
362 | */ | |
363 | trans->op_mode = op_mode; | |
364 | } | |
365 | ||
57a1dc89 | 366 | static inline int iwl_trans_start_hw(struct iwl_trans *trans) |
e6bb4c9c | 367 | { |
60396183 EG |
368 | might_sleep(); |
369 | ||
57a1dc89 | 370 | return trans->ops->start_hw(trans); |
e6bb4c9c EG |
371 | } |
372 | ||
cc56feb2 EG |
373 | static inline void iwl_trans_stop_hw(struct iwl_trans *trans) |
374 | { | |
60396183 EG |
375 | might_sleep(); |
376 | ||
cc56feb2 | 377 | trans->ops->stop_hw(trans); |
69655ebf EG |
378 | |
379 | trans->state = IWL_TRANS_NO_FW; | |
cc56feb2 EG |
380 | } |
381 | ||
ed6a3803 EG |
382 | static inline void iwl_trans_fw_alive(struct iwl_trans *trans) |
383 | { | |
60396183 EG |
384 | might_sleep(); |
385 | ||
ed6a3803 | 386 | trans->ops->fw_alive(trans); |
69655ebf EG |
387 | |
388 | trans->state = IWL_TRANS_FW_ALIVE; | |
ed6a3803 EG |
389 | } |
390 | ||
cf614297 | 391 | static inline int iwl_trans_start_fw(struct iwl_trans *trans, struct fw_img *fw) |
bdfbf092 | 392 | { |
cf614297 EG |
393 | might_sleep(); |
394 | ||
395 | return trans->ops->start_fw(trans, fw); | |
bdfbf092 EG |
396 | } |
397 | ||
e6bb4c9c | 398 | static inline void iwl_trans_stop_device(struct iwl_trans *trans) |
bdfbf092 | 399 | { |
60396183 EG |
400 | might_sleep(); |
401 | ||
6d8f6eeb | 402 | trans->ops->stop_device(trans); |
69655ebf EG |
403 | |
404 | trans->state = IWL_TRANS_NO_FW; | |
bdfbf092 EG |
405 | } |
406 | ||
14991a9d | 407 | static inline void iwl_trans_wake_any_queue(struct iwl_trans *trans, |
81a3de1c EG |
408 | enum iwl_rxon_context_id ctx, |
409 | const char *msg) | |
e13c0c59 | 410 | { |
69655ebf EG |
411 | if (trans->state != IWL_TRANS_FW_ALIVE) |
412 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
413 | ||
81a3de1c | 414 | trans->ops->wake_any_queue(trans, ctx, msg); |
e13c0c59 EG |
415 | } |
416 | ||
417 | ||
e6bb4c9c | 418 | static inline int iwl_trans_send_cmd(struct iwl_trans *trans, |
bdfbf092 EG |
419 | struct iwl_host_cmd *cmd) |
420 | { | |
69655ebf EG |
421 | if (trans->state != IWL_TRANS_FW_ALIVE) |
422 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
423 | ||
6d8f6eeb | 424 | return trans->ops->send_cmd(trans, cmd); |
bdfbf092 EG |
425 | } |
426 | ||
370ad313 JB |
427 | int iwl_trans_send_cmd_pdu(struct iwl_trans *trans, u8 id, |
428 | u32 flags, u16 len, const void *data); | |
c85eb619 | 429 | |
e6bb4c9c | 430 | static inline int iwl_trans_tx(struct iwl_trans *trans, struct sk_buff *skb, |
14991a9d | 431 | struct iwl_device_cmd *dev_cmd, enum iwl_rxon_context_id ctx, |
34b5321e | 432 | u8 sta_id, u8 tid) |
47c1b496 | 433 | { |
69655ebf EG |
434 | if (trans->state != IWL_TRANS_FW_ALIVE) |
435 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
436 | ||
34b5321e | 437 | return trans->ops->tx(trans, skb, dev_cmd, ctx, sta_id, tid); |
47c1b496 EG |
438 | } |
439 | ||
76bc10fc | 440 | static inline int iwl_trans_reclaim(struct iwl_trans *trans, int sta_id, |
464021ff | 441 | int tid, int txq_id, int ssn, u32 status, |
a0eaad71 EG |
442 | struct sk_buff_head *skbs) |
443 | { | |
69655ebf EG |
444 | if (trans->state != IWL_TRANS_FW_ALIVE) |
445 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
446 | ||
76bc10fc EG |
447 | return trans->ops->reclaim(trans, sta_id, tid, txq_id, ssn, |
448 | status, skbs); | |
a0eaad71 EG |
449 | } |
450 | ||
7f01d567 | 451 | static inline int iwl_trans_tx_agg_disable(struct iwl_trans *trans, |
7f01d567 | 452 | int sta_id, int tid) |
48d42c42 | 453 | { |
60396183 EG |
454 | might_sleep(); |
455 | ||
69655ebf EG |
456 | if (trans->state != IWL_TRANS_FW_ALIVE) |
457 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
458 | ||
bc237730 | 459 | return trans->ops->tx_agg_disable(trans, sta_id, tid); |
48d42c42 EG |
460 | } |
461 | ||
288712a6 | 462 | static inline int iwl_trans_tx_agg_alloc(struct iwl_trans *trans, |
3c69b595 | 463 | int sta_id, int tid) |
288712a6 | 464 | { |
60396183 EG |
465 | might_sleep(); |
466 | ||
69655ebf EG |
467 | if (trans->state != IWL_TRANS_FW_ALIVE) |
468 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
469 | ||
3c69b595 | 470 | return trans->ops->tx_agg_alloc(trans, sta_id, tid); |
288712a6 EG |
471 | } |
472 | ||
473 | ||
c91bd124 | 474 | static inline void iwl_trans_tx_agg_setup(struct iwl_trans *trans, |
ba562f71 EG |
475 | enum iwl_rxon_context_id ctx, |
476 | int sta_id, int tid, | |
822e8b2a | 477 | int frame_limit, u16 ssn) |
48d42c42 | 478 | { |
60396183 EG |
479 | might_sleep(); |
480 | ||
69655ebf EG |
481 | if (trans->state != IWL_TRANS_FW_ALIVE) |
482 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
483 | ||
822e8b2a | 484 | trans->ops->tx_agg_setup(trans, ctx, sta_id, tid, frame_limit, ssn); |
48d42c42 EG |
485 | } |
486 | ||
e6bb4c9c | 487 | static inline void iwl_trans_free(struct iwl_trans *trans) |
34c1b7ba | 488 | { |
6d8f6eeb | 489 | trans->ops->free(trans); |
34c1b7ba EG |
490 | } |
491 | ||
81a3de1c EG |
492 | static inline void iwl_trans_stop_queue(struct iwl_trans *trans, int q, |
493 | const char *msg) | |
e20d4341 | 494 | { |
69655ebf EG |
495 | if (trans->state != IWL_TRANS_FW_ALIVE) |
496 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
497 | ||
81a3de1c | 498 | trans->ops->stop_queue(trans, q, msg); |
e20d4341 EG |
499 | } |
500 | ||
5f178cd2 EG |
501 | static inline int iwl_trans_wait_tx_queue_empty(struct iwl_trans *trans) |
502 | { | |
69655ebf EG |
503 | if (trans->state != IWL_TRANS_FW_ALIVE) |
504 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
505 | ||
5f178cd2 EG |
506 | return trans->ops->wait_tx_queue_empty(trans); |
507 | } | |
508 | ||
f22be624 EG |
509 | static inline int iwl_trans_check_stuck_queue(struct iwl_trans *trans, int q) |
510 | { | |
69655ebf EG |
511 | if (trans->state != IWL_TRANS_FW_ALIVE) |
512 | IWL_ERR(trans, "%s bad state = %d", __func__, trans->state); | |
513 | ||
f22be624 EG |
514 | return trans->ops->check_stuck_queue(trans, q); |
515 | } | |
87e5666c EG |
516 | static inline int iwl_trans_dbgfs_register(struct iwl_trans *trans, |
517 | struct dentry *dir) | |
518 | { | |
519 | return trans->ops->dbgfs_register(trans, dir); | |
520 | } | |
521 | ||
c01a4047 | 522 | #ifdef CONFIG_PM_SLEEP |
57210f7c EG |
523 | static inline int iwl_trans_suspend(struct iwl_trans *trans) |
524 | { | |
525 | return trans->ops->suspend(trans); | |
526 | } | |
527 | ||
528 | static inline int iwl_trans_resume(struct iwl_trans *trans) | |
529 | { | |
530 | return trans->ops->resume(trans); | |
531 | } | |
c01a4047 | 532 | #endif |
57210f7c | 533 | |
03905495 EG |
534 | static inline void iwl_trans_write8(struct iwl_trans *trans, u32 ofs, u8 val) |
535 | { | |
536 | trans->ops->write8(trans, ofs, val); | |
537 | } | |
538 | ||
539 | static inline void iwl_trans_write32(struct iwl_trans *trans, u32 ofs, u32 val) | |
540 | { | |
541 | trans->ops->write32(trans, ofs, val); | |
542 | } | |
543 | ||
544 | static inline u32 iwl_trans_read32(struct iwl_trans *trans, u32 ofs) | |
545 | { | |
546 | return trans->ops->read32(trans, ofs); | |
547 | } | |
548 | ||
e6bb4c9c | 549 | /***************************************************** |
b52e7ea1 | 550 | * Utils functions |
e6bb4c9c | 551 | ******************************************************/ |
45c30dba DF |
552 | int iwl_send_calib_results(struct iwl_trans *trans); |
553 | int iwl_calib_set(struct iwl_trans *trans, | |
554 | const struct iwl_calib_hdr *cmd, int len); | |
555 | void iwl_calib_free_results(struct iwl_trans *trans); | |
556 | ||
b52e7ea1 EG |
557 | /***************************************************** |
558 | * Transport layers implementations + their allocation function | |
559 | ******************************************************/ | |
560 | struct pci_dev; | |
561 | struct pci_device_id; | |
562 | extern const struct iwl_trans_ops trans_ops_pcie; | |
563 | struct iwl_trans *iwl_trans_pcie_alloc(struct iwl_shared *shrd, | |
564 | struct pci_dev *pdev, | |
565 | const struct pci_device_id *ent); | |
566 | ||
567 | extern const struct iwl_trans_ops trans_ops_idi; | |
568 | struct iwl_trans *iwl_trans_idi_alloc(struct iwl_shared *shrd, | |
569 | void *pdev_void, | |
570 | const void *ent_void); | |
41c50542 | 571 | #endif /* __iwl_trans_h__ */ |