]>
Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
3 | * Copyright(c) 2003 - 2007 Intel Corporation. All rights reserved. | |
4 | * | |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
25 | * James P. Ketrenos <ipw2100-admin@linux.intel.com> | |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
27 | * | |
28 | *****************************************************************************/ | |
29 | ||
b481de9c ZY |
30 | #include <linux/kernel.h> |
31 | #include <linux/module.h> | |
32 | #include <linux/version.h> | |
33 | #include <linux/init.h> | |
34 | #include <linux/pci.h> | |
35 | #include <linux/dma-mapping.h> | |
36 | #include <linux/delay.h> | |
37 | #include <linux/skbuff.h> | |
38 | #include <linux/netdevice.h> | |
39 | #include <linux/wireless.h> | |
40 | #include <linux/firmware.h> | |
b481de9c ZY |
41 | #include <linux/etherdevice.h> |
42 | #include <linux/if_arp.h> | |
43 | ||
b481de9c ZY |
44 | #include <net/mac80211.h> |
45 | ||
46 | #include <asm/div64.h> | |
47 | ||
b481de9c ZY |
48 | #include "iwl-4965.h" |
49 | #include "iwl-helpers.h" | |
50 | ||
c8b0e6e1 | 51 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 52 | u32 iwl4965_debug_level; |
b481de9c ZY |
53 | #endif |
54 | ||
bb8c093b CH |
55 | static int iwl4965_tx_queue_update_write_ptr(struct iwl4965_priv *priv, |
56 | struct iwl4965_tx_queue *txq); | |
416e1438 | 57 | |
b481de9c ZY |
58 | /****************************************************************************** |
59 | * | |
60 | * module boiler plate | |
61 | * | |
62 | ******************************************************************************/ | |
63 | ||
64 | /* module parameters */ | |
6440adb5 BC |
65 | static int iwl4965_param_disable_hw_scan; /* def: 0 = use 4965's h/w scan */ |
66 | static int iwl4965_param_debug; /* def: 0 = minimal debug log messages */ | |
9fbab516 BC |
67 | static int iwl4965_param_disable; /* def: enable radio */ |
68 | static int iwl4965_param_antenna; /* def: 0 = both antennas (use diversity) */ | |
69 | int iwl4965_param_hwcrypto; /* def: using software encryption */ | |
6440adb5 BC |
70 | static int iwl4965_param_qos_enable = 1; /* def: 1 = use quality of service */ |
71 | int iwl4965_param_queues_num = IWL_MAX_NUM_QUEUES; /* def: 16 Tx queues */ | |
9ee1ba47 | 72 | int iwl4965_param_amsdu_size_8K; /* def: enable 8K amsdu size */ |
b481de9c ZY |
73 | |
74 | /* | |
75 | * module name, copyright, version, etc. | |
76 | * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk | |
77 | */ | |
78 | ||
79 | #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link 4965AGN driver for Linux" | |
80 | ||
c8b0e6e1 | 81 | #ifdef CONFIG_IWL4965_DEBUG |
b481de9c ZY |
82 | #define VD "d" |
83 | #else | |
84 | #define VD | |
85 | #endif | |
86 | ||
c8b0e6e1 | 87 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
b481de9c ZY |
88 | #define VS "s" |
89 | #else | |
90 | #define VS | |
91 | #endif | |
92 | ||
b9e0b449 | 93 | #define IWLWIFI_VERSION "1.2.26k" VD VS |
b481de9c ZY |
94 | #define DRV_COPYRIGHT "Copyright(c) 2003-2007 Intel Corporation" |
95 | #define DRV_VERSION IWLWIFI_VERSION | |
96 | ||
97 | /* Change firmware file name, using "-" and incrementing number, | |
98 | * *only* when uCode interface or architecture changes so that it | |
99 | * is not compatible with earlier drivers. | |
100 | * This number will also appear in << 8 position of 1st dword of uCode file */ | |
101 | #define IWL4965_UCODE_API "-1" | |
102 | ||
103 | MODULE_DESCRIPTION(DRV_DESCRIPTION); | |
104 | MODULE_VERSION(DRV_VERSION); | |
105 | MODULE_AUTHOR(DRV_COPYRIGHT); | |
106 | MODULE_LICENSE("GPL"); | |
107 | ||
108 | __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr) | |
109 | { | |
110 | u16 fc = le16_to_cpu(hdr->frame_control); | |
111 | int hdr_len = ieee80211_get_hdrlen(fc); | |
112 | ||
113 | if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA)) | |
114 | return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN); | |
115 | return NULL; | |
116 | } | |
117 | ||
8318d78a JB |
118 | static const struct ieee80211_supported_band *iwl4965_get_hw_mode( |
119 | struct iwl4965_priv *priv, enum ieee80211_band band) | |
b481de9c | 120 | { |
8318d78a | 121 | return priv->hw->wiphy->bands[band]; |
b481de9c ZY |
122 | } |
123 | ||
bb8c093b | 124 | static int iwl4965_is_empty_essid(const char *essid, int essid_len) |
b481de9c ZY |
125 | { |
126 | /* Single white space is for Linksys APs */ | |
127 | if (essid_len == 1 && essid[0] == ' ') | |
128 | return 1; | |
129 | ||
130 | /* Otherwise, if the entire essid is 0, we assume it is hidden */ | |
131 | while (essid_len) { | |
132 | essid_len--; | |
133 | if (essid[essid_len] != '\0') | |
134 | return 0; | |
135 | } | |
136 | ||
137 | return 1; | |
138 | } | |
139 | ||
bb8c093b | 140 | static const char *iwl4965_escape_essid(const char *essid, u8 essid_len) |
b481de9c ZY |
141 | { |
142 | static char escaped[IW_ESSID_MAX_SIZE * 2 + 1]; | |
143 | const char *s = essid; | |
144 | char *d = escaped; | |
145 | ||
bb8c093b | 146 | if (iwl4965_is_empty_essid(essid, essid_len)) { |
b481de9c ZY |
147 | memcpy(escaped, "<hidden>", sizeof("<hidden>")); |
148 | return escaped; | |
149 | } | |
150 | ||
151 | essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE); | |
152 | while (essid_len--) { | |
153 | if (*s == '\0') { | |
154 | *d++ = '\\'; | |
155 | *d++ = '0'; | |
156 | s++; | |
157 | } else | |
158 | *d++ = *s++; | |
159 | } | |
160 | *d = '\0'; | |
161 | return escaped; | |
162 | } | |
163 | ||
bb8c093b | 164 | static void iwl4965_print_hex_dump(int level, void *p, u32 len) |
b481de9c | 165 | { |
c8b0e6e1 | 166 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 167 | if (!(iwl4965_debug_level & level)) |
b481de9c ZY |
168 | return; |
169 | ||
170 | print_hex_dump(KERN_DEBUG, "iwl data: ", DUMP_PREFIX_OFFSET, 16, 1, | |
171 | p, len, 1); | |
172 | #endif | |
173 | } | |
174 | ||
175 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** | |
176 | * DMA services | |
177 | * | |
178 | * Theory of operation | |
179 | * | |
6440adb5 BC |
180 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer |
181 | * of buffer descriptors, each of which points to one or more data buffers for | |
182 | * the device to read from or fill. Driver and device exchange status of each | |
183 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
184 | * entries in each circular buffer, to protect against confusing empty and full | |
185 | * queue states. | |
186 | * | |
187 | * The device reads or writes the data in the queues via the device's several | |
188 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
b481de9c ZY |
189 | * |
190 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
191 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
192 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
193 | * Tx queue resumed. | |
194 | * | |
6440adb5 BC |
195 | * The 4965 operates with up to 17 queues: One receive queue, one transmit |
196 | * queue (#4) for sending commands to the device firmware, and 15 other | |
197 | * Tx queues that may be mapped to prioritized Tx DMA/FIFO channels. | |
e3851447 BC |
198 | * |
199 | * See more detailed info in iwl-4965-hw.h. | |
b481de9c ZY |
200 | ***************************************************/ |
201 | ||
fe01b477 | 202 | int iwl4965_queue_space(const struct iwl4965_queue *q) |
b481de9c | 203 | { |
fc4b6853 | 204 | int s = q->read_ptr - q->write_ptr; |
b481de9c | 205 | |
fc4b6853 | 206 | if (q->read_ptr > q->write_ptr) |
b481de9c ZY |
207 | s -= q->n_bd; |
208 | ||
209 | if (s <= 0) | |
210 | s += q->n_window; | |
211 | /* keep some reserve to not confuse empty and full situations */ | |
212 | s -= 2; | |
213 | if (s < 0) | |
214 | s = 0; | |
215 | return s; | |
216 | } | |
217 | ||
6440adb5 BC |
218 | /** |
219 | * iwl4965_queue_inc_wrap - increment queue index, wrap back to beginning | |
220 | * @index -- current index | |
221 | * @n_bd -- total number of entries in queue (must be power of 2) | |
222 | */ | |
bb8c093b | 223 | static inline int iwl4965_queue_inc_wrap(int index, int n_bd) |
b481de9c ZY |
224 | { |
225 | return ++index & (n_bd - 1); | |
226 | } | |
227 | ||
6440adb5 BC |
228 | /** |
229 | * iwl4965_queue_dec_wrap - decrement queue index, wrap back to end | |
230 | * @index -- current index | |
231 | * @n_bd -- total number of entries in queue (must be power of 2) | |
232 | */ | |
bb8c093b | 233 | static inline int iwl4965_queue_dec_wrap(int index, int n_bd) |
b481de9c ZY |
234 | { |
235 | return --index & (n_bd - 1); | |
236 | } | |
237 | ||
bb8c093b | 238 | static inline int x2_queue_used(const struct iwl4965_queue *q, int i) |
b481de9c | 239 | { |
fc4b6853 TW |
240 | return q->write_ptr > q->read_ptr ? |
241 | (i >= q->read_ptr && i < q->write_ptr) : | |
242 | !(i < q->read_ptr && i >= q->write_ptr); | |
b481de9c ZY |
243 | } |
244 | ||
bb8c093b | 245 | static inline u8 get_cmd_index(struct iwl4965_queue *q, u32 index, int is_huge) |
b481de9c | 246 | { |
6440adb5 | 247 | /* This is for scan command, the big buffer at end of command array */ |
b481de9c | 248 | if (is_huge) |
6440adb5 | 249 | return q->n_window; /* must be power of 2 */ |
b481de9c | 250 | |
6440adb5 | 251 | /* Otherwise, use normal size buffers */ |
b481de9c ZY |
252 | return index & (q->n_window - 1); |
253 | } | |
254 | ||
6440adb5 BC |
255 | /** |
256 | * iwl4965_queue_init - Initialize queue's high/low-water and read/write indexes | |
257 | */ | |
bb8c093b | 258 | static int iwl4965_queue_init(struct iwl4965_priv *priv, struct iwl4965_queue *q, |
b481de9c ZY |
259 | int count, int slots_num, u32 id) |
260 | { | |
261 | q->n_bd = count; | |
262 | q->n_window = slots_num; | |
263 | q->id = id; | |
264 | ||
bb8c093b CH |
265 | /* count must be power-of-two size, otherwise iwl4965_queue_inc_wrap |
266 | * and iwl4965_queue_dec_wrap are broken. */ | |
b481de9c ZY |
267 | BUG_ON(!is_power_of_2(count)); |
268 | ||
269 | /* slots_num must be power-of-two size, otherwise | |
270 | * get_cmd_index is broken. */ | |
271 | BUG_ON(!is_power_of_2(slots_num)); | |
272 | ||
273 | q->low_mark = q->n_window / 4; | |
274 | if (q->low_mark < 4) | |
275 | q->low_mark = 4; | |
276 | ||
277 | q->high_mark = q->n_window / 8; | |
278 | if (q->high_mark < 2) | |
279 | q->high_mark = 2; | |
280 | ||
fc4b6853 | 281 | q->write_ptr = q->read_ptr = 0; |
b481de9c ZY |
282 | |
283 | return 0; | |
284 | } | |
285 | ||
6440adb5 BC |
286 | /** |
287 | * iwl4965_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue | |
288 | */ | |
bb8c093b CH |
289 | static int iwl4965_tx_queue_alloc(struct iwl4965_priv *priv, |
290 | struct iwl4965_tx_queue *txq, u32 id) | |
b481de9c ZY |
291 | { |
292 | struct pci_dev *dev = priv->pci_dev; | |
293 | ||
6440adb5 BC |
294 | /* Driver private data, only for Tx (not command) queues, |
295 | * not shared with device. */ | |
b481de9c ZY |
296 | if (id != IWL_CMD_QUEUE_NUM) { |
297 | txq->txb = kmalloc(sizeof(txq->txb[0]) * | |
298 | TFD_QUEUE_SIZE_MAX, GFP_KERNEL); | |
299 | if (!txq->txb) { | |
01ebd063 | 300 | IWL_ERROR("kmalloc for auxiliary BD " |
b481de9c ZY |
301 | "structures failed\n"); |
302 | goto error; | |
303 | } | |
304 | } else | |
305 | txq->txb = NULL; | |
306 | ||
6440adb5 BC |
307 | /* Circular buffer of transmit frame descriptors (TFDs), |
308 | * shared with device */ | |
b481de9c ZY |
309 | txq->bd = pci_alloc_consistent(dev, |
310 | sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX, | |
311 | &txq->q.dma_addr); | |
312 | ||
313 | if (!txq->bd) { | |
314 | IWL_ERROR("pci_alloc_consistent(%zd) failed\n", | |
315 | sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX); | |
316 | goto error; | |
317 | } | |
318 | txq->q.id = id; | |
319 | ||
320 | return 0; | |
321 | ||
322 | error: | |
323 | if (txq->txb) { | |
324 | kfree(txq->txb); | |
325 | txq->txb = NULL; | |
326 | } | |
327 | ||
328 | return -ENOMEM; | |
329 | } | |
330 | ||
8b6eaea8 BC |
331 | /** |
332 | * iwl4965_tx_queue_init - Allocate and initialize one tx/cmd queue | |
333 | */ | |
bb8c093b CH |
334 | int iwl4965_tx_queue_init(struct iwl4965_priv *priv, |
335 | struct iwl4965_tx_queue *txq, int slots_num, u32 txq_id) | |
b481de9c ZY |
336 | { |
337 | struct pci_dev *dev = priv->pci_dev; | |
338 | int len; | |
339 | int rc = 0; | |
340 | ||
8b6eaea8 BC |
341 | /* |
342 | * Alloc buffer array for commands (Tx or other types of commands). | |
343 | * For the command queue (#4), allocate command space + one big | |
344 | * command for scan, since scan command is very huge; the system will | |
345 | * not have two scans at the same time, so only one is needed. | |
bb54244b | 346 | * For normal Tx queues (all other queues), no super-size command |
8b6eaea8 BC |
347 | * space is needed. |
348 | */ | |
bb8c093b | 349 | len = sizeof(struct iwl4965_cmd) * slots_num; |
b481de9c ZY |
350 | if (txq_id == IWL_CMD_QUEUE_NUM) |
351 | len += IWL_MAX_SCAN_SIZE; | |
352 | txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd); | |
353 | if (!txq->cmd) | |
354 | return -ENOMEM; | |
355 | ||
8b6eaea8 | 356 | /* Alloc driver data array and TFD circular buffer */ |
bb8c093b | 357 | rc = iwl4965_tx_queue_alloc(priv, txq, txq_id); |
b481de9c ZY |
358 | if (rc) { |
359 | pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd); | |
360 | ||
361 | return -ENOMEM; | |
362 | } | |
363 | txq->need_update = 0; | |
364 | ||
365 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise | |
bb8c093b | 366 | * iwl4965_queue_inc_wrap and iwl4965_queue_dec_wrap are broken. */ |
b481de9c | 367 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); |
8b6eaea8 BC |
368 | |
369 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
bb8c093b | 370 | iwl4965_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id); |
b481de9c | 371 | |
8b6eaea8 | 372 | /* Tell device where to find queue */ |
bb8c093b | 373 | iwl4965_hw_tx_queue_init(priv, txq); |
b481de9c ZY |
374 | |
375 | return 0; | |
376 | } | |
377 | ||
378 | /** | |
bb8c093b | 379 | * iwl4965_tx_queue_free - Deallocate DMA queue. |
b481de9c ZY |
380 | * @txq: Transmit queue to deallocate. |
381 | * | |
382 | * Empty queue by removing and destroying all BD's. | |
6440adb5 BC |
383 | * Free all buffers. |
384 | * 0-fill, but do not free "txq" descriptor structure. | |
b481de9c | 385 | */ |
bb8c093b | 386 | void iwl4965_tx_queue_free(struct iwl4965_priv *priv, struct iwl4965_tx_queue *txq) |
b481de9c | 387 | { |
bb8c093b | 388 | struct iwl4965_queue *q = &txq->q; |
b481de9c ZY |
389 | struct pci_dev *dev = priv->pci_dev; |
390 | int len; | |
391 | ||
392 | if (q->n_bd == 0) | |
393 | return; | |
394 | ||
395 | /* first, empty all BD's */ | |
fc4b6853 | 396 | for (; q->write_ptr != q->read_ptr; |
bb8c093b CH |
397 | q->read_ptr = iwl4965_queue_inc_wrap(q->read_ptr, q->n_bd)) |
398 | iwl4965_hw_txq_free_tfd(priv, txq); | |
b481de9c | 399 | |
bb8c093b | 400 | len = sizeof(struct iwl4965_cmd) * q->n_window; |
b481de9c ZY |
401 | if (q->id == IWL_CMD_QUEUE_NUM) |
402 | len += IWL_MAX_SCAN_SIZE; | |
403 | ||
6440adb5 | 404 | /* De-alloc array of command/tx buffers */ |
b481de9c ZY |
405 | pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd); |
406 | ||
6440adb5 | 407 | /* De-alloc circular buffer of TFDs */ |
b481de9c | 408 | if (txq->q.n_bd) |
bb8c093b | 409 | pci_free_consistent(dev, sizeof(struct iwl4965_tfd_frame) * |
b481de9c ZY |
410 | txq->q.n_bd, txq->bd, txq->q.dma_addr); |
411 | ||
6440adb5 | 412 | /* De-alloc array of per-TFD driver data */ |
b481de9c ZY |
413 | if (txq->txb) { |
414 | kfree(txq->txb); | |
415 | txq->txb = NULL; | |
416 | } | |
417 | ||
6440adb5 | 418 | /* 0-fill queue descriptor structure */ |
b481de9c ZY |
419 | memset(txq, 0, sizeof(*txq)); |
420 | } | |
421 | ||
bb8c093b | 422 | const u8 iwl4965_broadcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }; |
b481de9c ZY |
423 | |
424 | /*************** STATION TABLE MANAGEMENT **** | |
9fbab516 | 425 | * mac80211 should be examined to determine if sta_info is duplicating |
b481de9c ZY |
426 | * the functionality provided here |
427 | */ | |
428 | ||
429 | /**************************************************************/ | |
430 | ||
01ebd063 | 431 | #if 0 /* temporary disable till we add real remove station */ |
6440adb5 BC |
432 | /** |
433 | * iwl4965_remove_station - Remove driver's knowledge of station. | |
434 | * | |
435 | * NOTE: This does not remove station from device's station table. | |
436 | */ | |
bb8c093b | 437 | static u8 iwl4965_remove_station(struct iwl4965_priv *priv, const u8 *addr, int is_ap) |
b481de9c ZY |
438 | { |
439 | int index = IWL_INVALID_STATION; | |
440 | int i; | |
441 | unsigned long flags; | |
442 | ||
443 | spin_lock_irqsave(&priv->sta_lock, flags); | |
444 | ||
445 | if (is_ap) | |
446 | index = IWL_AP_ID; | |
447 | else if (is_broadcast_ether_addr(addr)) | |
448 | index = priv->hw_setting.bcast_sta_id; | |
449 | else | |
450 | for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) | |
451 | if (priv->stations[i].used && | |
452 | !compare_ether_addr(priv->stations[i].sta.sta.addr, | |
453 | addr)) { | |
454 | index = i; | |
455 | break; | |
456 | } | |
457 | ||
458 | if (unlikely(index == IWL_INVALID_STATION)) | |
459 | goto out; | |
460 | ||
461 | if (priv->stations[index].used) { | |
462 | priv->stations[index].used = 0; | |
463 | priv->num_stations--; | |
464 | } | |
465 | ||
466 | BUG_ON(priv->num_stations < 0); | |
467 | ||
468 | out: | |
469 | spin_unlock_irqrestore(&priv->sta_lock, flags); | |
470 | return 0; | |
471 | } | |
556f8db7 | 472 | #endif |
b481de9c | 473 | |
6440adb5 BC |
474 | /** |
475 | * iwl4965_clear_stations_table - Clear the driver's station table | |
476 | * | |
477 | * NOTE: This does not clear or otherwise alter the device's station table. | |
478 | */ | |
bb8c093b | 479 | static void iwl4965_clear_stations_table(struct iwl4965_priv *priv) |
b481de9c ZY |
480 | { |
481 | unsigned long flags; | |
482 | ||
483 | spin_lock_irqsave(&priv->sta_lock, flags); | |
484 | ||
485 | priv->num_stations = 0; | |
486 | memset(priv->stations, 0, sizeof(priv->stations)); | |
487 | ||
488 | spin_unlock_irqrestore(&priv->sta_lock, flags); | |
489 | } | |
490 | ||
6440adb5 BC |
491 | /** |
492 | * iwl4965_add_station_flags - Add station to tables in driver and device | |
493 | */ | |
67d62035 RR |
494 | u8 iwl4965_add_station_flags(struct iwl4965_priv *priv, const u8 *addr, |
495 | int is_ap, u8 flags, void *ht_data) | |
b481de9c ZY |
496 | { |
497 | int i; | |
498 | int index = IWL_INVALID_STATION; | |
bb8c093b | 499 | struct iwl4965_station_entry *station; |
b481de9c | 500 | unsigned long flags_spin; |
0795af57 | 501 | DECLARE_MAC_BUF(mac); |
b481de9c ZY |
502 | |
503 | spin_lock_irqsave(&priv->sta_lock, flags_spin); | |
504 | if (is_ap) | |
505 | index = IWL_AP_ID; | |
506 | else if (is_broadcast_ether_addr(addr)) | |
507 | index = priv->hw_setting.bcast_sta_id; | |
508 | else | |
509 | for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) { | |
510 | if (!compare_ether_addr(priv->stations[i].sta.sta.addr, | |
511 | addr)) { | |
512 | index = i; | |
513 | break; | |
514 | } | |
515 | ||
516 | if (!priv->stations[i].used && | |
517 | index == IWL_INVALID_STATION) | |
518 | index = i; | |
519 | } | |
520 | ||
521 | ||
9fbab516 BC |
522 | /* These two conditions have the same outcome, but keep them separate |
523 | since they have different meanings */ | |
b481de9c ZY |
524 | if (unlikely(index == IWL_INVALID_STATION)) { |
525 | spin_unlock_irqrestore(&priv->sta_lock, flags_spin); | |
526 | return index; | |
527 | } | |
528 | ||
529 | if (priv->stations[index].used && | |
530 | !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) { | |
531 | spin_unlock_irqrestore(&priv->sta_lock, flags_spin); | |
532 | return index; | |
533 | } | |
534 | ||
535 | ||
0795af57 | 536 | IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr)); |
b481de9c ZY |
537 | station = &priv->stations[index]; |
538 | station->used = 1; | |
539 | priv->num_stations++; | |
540 | ||
6440adb5 | 541 | /* Set up the REPLY_ADD_STA command to send to device */ |
bb8c093b | 542 | memset(&station->sta, 0, sizeof(struct iwl4965_addsta_cmd)); |
b481de9c ZY |
543 | memcpy(station->sta.sta.addr, addr, ETH_ALEN); |
544 | station->sta.mode = 0; | |
545 | station->sta.sta.sta_id = index; | |
546 | station->sta.station_flags = 0; | |
547 | ||
c8b0e6e1 | 548 | #ifdef CONFIG_IWL4965_HT |
b481de9c ZY |
549 | /* BCAST station and IBSS stations do not work in HT mode */ |
550 | if (index != priv->hw_setting.bcast_sta_id && | |
551 | priv->iw_mode != IEEE80211_IF_TYPE_IBSS) | |
67d62035 RR |
552 | iwl4965_set_ht_add_station(priv, index, |
553 | (struct ieee80211_ht_info *) ht_data); | |
c8b0e6e1 | 554 | #endif /*CONFIG_IWL4965_HT*/ |
b481de9c ZY |
555 | |
556 | spin_unlock_irqrestore(&priv->sta_lock, flags_spin); | |
6440adb5 BC |
557 | |
558 | /* Add station to device's station table */ | |
bb8c093b | 559 | iwl4965_send_add_station(priv, &station->sta, flags); |
b481de9c ZY |
560 | return index; |
561 | ||
562 | } | |
563 | ||
564 | /*************** DRIVER STATUS FUNCTIONS *****/ | |
565 | ||
bb8c093b | 566 | static inline int iwl4965_is_ready(struct iwl4965_priv *priv) |
b481de9c ZY |
567 | { |
568 | /* The adapter is 'ready' if READY and GEO_CONFIGURED bits are | |
569 | * set but EXIT_PENDING is not */ | |
570 | return test_bit(STATUS_READY, &priv->status) && | |
571 | test_bit(STATUS_GEO_CONFIGURED, &priv->status) && | |
572 | !test_bit(STATUS_EXIT_PENDING, &priv->status); | |
573 | } | |
574 | ||
bb8c093b | 575 | static inline int iwl4965_is_alive(struct iwl4965_priv *priv) |
b481de9c ZY |
576 | { |
577 | return test_bit(STATUS_ALIVE, &priv->status); | |
578 | } | |
579 | ||
bb8c093b | 580 | static inline int iwl4965_is_init(struct iwl4965_priv *priv) |
b481de9c ZY |
581 | { |
582 | return test_bit(STATUS_INIT, &priv->status); | |
583 | } | |
584 | ||
bb8c093b | 585 | static inline int iwl4965_is_rfkill(struct iwl4965_priv *priv) |
b481de9c ZY |
586 | { |
587 | return test_bit(STATUS_RF_KILL_HW, &priv->status) || | |
588 | test_bit(STATUS_RF_KILL_SW, &priv->status); | |
589 | } | |
590 | ||
bb8c093b | 591 | static inline int iwl4965_is_ready_rf(struct iwl4965_priv *priv) |
b481de9c ZY |
592 | { |
593 | ||
bb8c093b | 594 | if (iwl4965_is_rfkill(priv)) |
b481de9c ZY |
595 | return 0; |
596 | ||
bb8c093b | 597 | return iwl4965_is_ready(priv); |
b481de9c ZY |
598 | } |
599 | ||
600 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ | |
601 | ||
602 | #define IWL_CMD(x) case x : return #x | |
603 | ||
604 | static const char *get_cmd_string(u8 cmd) | |
605 | { | |
606 | switch (cmd) { | |
607 | IWL_CMD(REPLY_ALIVE); | |
608 | IWL_CMD(REPLY_ERROR); | |
609 | IWL_CMD(REPLY_RXON); | |
610 | IWL_CMD(REPLY_RXON_ASSOC); | |
611 | IWL_CMD(REPLY_QOS_PARAM); | |
612 | IWL_CMD(REPLY_RXON_TIMING); | |
613 | IWL_CMD(REPLY_ADD_STA); | |
614 | IWL_CMD(REPLY_REMOVE_STA); | |
615 | IWL_CMD(REPLY_REMOVE_ALL_STA); | |
616 | IWL_CMD(REPLY_TX); | |
617 | IWL_CMD(REPLY_RATE_SCALE); | |
618 | IWL_CMD(REPLY_LEDS_CMD); | |
619 | IWL_CMD(REPLY_TX_LINK_QUALITY_CMD); | |
620 | IWL_CMD(RADAR_NOTIFICATION); | |
621 | IWL_CMD(REPLY_QUIET_CMD); | |
622 | IWL_CMD(REPLY_CHANNEL_SWITCH); | |
623 | IWL_CMD(CHANNEL_SWITCH_NOTIFICATION); | |
624 | IWL_CMD(REPLY_SPECTRUM_MEASUREMENT_CMD); | |
625 | IWL_CMD(SPECTRUM_MEASURE_NOTIFICATION); | |
626 | IWL_CMD(POWER_TABLE_CMD); | |
627 | IWL_CMD(PM_SLEEP_NOTIFICATION); | |
628 | IWL_CMD(PM_DEBUG_STATISTIC_NOTIFIC); | |
629 | IWL_CMD(REPLY_SCAN_CMD); | |
630 | IWL_CMD(REPLY_SCAN_ABORT_CMD); | |
631 | IWL_CMD(SCAN_START_NOTIFICATION); | |
632 | IWL_CMD(SCAN_RESULTS_NOTIFICATION); | |
633 | IWL_CMD(SCAN_COMPLETE_NOTIFICATION); | |
634 | IWL_CMD(BEACON_NOTIFICATION); | |
635 | IWL_CMD(REPLY_TX_BEACON); | |
636 | IWL_CMD(WHO_IS_AWAKE_NOTIFICATION); | |
637 | IWL_CMD(QUIET_NOTIFICATION); | |
638 | IWL_CMD(REPLY_TX_PWR_TABLE_CMD); | |
639 | IWL_CMD(MEASURE_ABORT_NOTIFICATION); | |
640 | IWL_CMD(REPLY_BT_CONFIG); | |
641 | IWL_CMD(REPLY_STATISTICS_CMD); | |
642 | IWL_CMD(STATISTICS_NOTIFICATION); | |
643 | IWL_CMD(REPLY_CARD_STATE_CMD); | |
644 | IWL_CMD(CARD_STATE_NOTIFICATION); | |
645 | IWL_CMD(MISSED_BEACONS_NOTIFICATION); | |
646 | IWL_CMD(REPLY_CT_KILL_CONFIG_CMD); | |
647 | IWL_CMD(SENSITIVITY_CMD); | |
648 | IWL_CMD(REPLY_PHY_CALIBRATION_CMD); | |
649 | IWL_CMD(REPLY_RX_PHY_CMD); | |
650 | IWL_CMD(REPLY_RX_MPDU_CMD); | |
651 | IWL_CMD(REPLY_4965_RX); | |
652 | IWL_CMD(REPLY_COMPRESSED_BA); | |
653 | default: | |
654 | return "UNKNOWN"; | |
655 | ||
656 | } | |
657 | } | |
658 | ||
659 | #define HOST_COMPLETE_TIMEOUT (HZ / 2) | |
660 | ||
661 | /** | |
bb8c093b | 662 | * iwl4965_enqueue_hcmd - enqueue a uCode command |
b481de9c ZY |
663 | * @priv: device private data point |
664 | * @cmd: a point to the ucode command structure | |
665 | * | |
666 | * The function returns < 0 values to indicate the operation is | |
667 | * failed. On success, it turns the index (> 0) of command in the | |
668 | * command queue. | |
669 | */ | |
bb8c093b | 670 | static int iwl4965_enqueue_hcmd(struct iwl4965_priv *priv, struct iwl4965_host_cmd *cmd) |
b481de9c | 671 | { |
bb8c093b CH |
672 | struct iwl4965_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM]; |
673 | struct iwl4965_queue *q = &txq->q; | |
674 | struct iwl4965_tfd_frame *tfd; | |
b481de9c | 675 | u32 *control_flags; |
bb8c093b | 676 | struct iwl4965_cmd *out_cmd; |
b481de9c ZY |
677 | u32 idx; |
678 | u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr)); | |
679 | dma_addr_t phys_addr; | |
680 | int ret; | |
681 | unsigned long flags; | |
682 | ||
683 | /* If any of the command structures end up being larger than | |
684 | * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then | |
685 | * we will need to increase the size of the TFD entries */ | |
686 | BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) && | |
687 | !(cmd->meta.flags & CMD_SIZE_HUGE)); | |
688 | ||
c342a1b9 GG |
689 | if (iwl4965_is_rfkill(priv)) { |
690 | IWL_DEBUG_INFO("Not sending command - RF KILL"); | |
691 | return -EIO; | |
692 | } | |
693 | ||
bb8c093b | 694 | if (iwl4965_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) { |
b481de9c ZY |
695 | IWL_ERROR("No space for Tx\n"); |
696 | return -ENOSPC; | |
697 | } | |
698 | ||
699 | spin_lock_irqsave(&priv->hcmd_lock, flags); | |
700 | ||
fc4b6853 | 701 | tfd = &txq->bd[q->write_ptr]; |
b481de9c ZY |
702 | memset(tfd, 0, sizeof(*tfd)); |
703 | ||
704 | control_flags = (u32 *) tfd; | |
705 | ||
fc4b6853 | 706 | idx = get_cmd_index(q, q->write_ptr, cmd->meta.flags & CMD_SIZE_HUGE); |
b481de9c ZY |
707 | out_cmd = &txq->cmd[idx]; |
708 | ||
709 | out_cmd->hdr.cmd = cmd->id; | |
710 | memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta)); | |
711 | memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len); | |
712 | ||
713 | /* At this point, the out_cmd now has all of the incoming cmd | |
714 | * information */ | |
715 | ||
716 | out_cmd->hdr.flags = 0; | |
717 | out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) | | |
fc4b6853 | 718 | INDEX_TO_SEQ(q->write_ptr)); |
b481de9c ZY |
719 | if (out_cmd->meta.flags & CMD_SIZE_HUGE) |
720 | out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME); | |
721 | ||
722 | phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx + | |
bb8c093b CH |
723 | offsetof(struct iwl4965_cmd, hdr); |
724 | iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size); | |
b481de9c ZY |
725 | |
726 | IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, " | |
727 | "%d bytes at %d[%d]:%d\n", | |
728 | get_cmd_string(out_cmd->hdr.cmd), | |
729 | out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence), | |
fc4b6853 | 730 | fix_size, q->write_ptr, idx, IWL_CMD_QUEUE_NUM); |
b481de9c ZY |
731 | |
732 | txq->need_update = 1; | |
6440adb5 BC |
733 | |
734 | /* Set up entry in queue's byte count circular buffer */ | |
b481de9c | 735 | ret = iwl4965_tx_queue_update_wr_ptr(priv, txq, 0); |
6440adb5 BC |
736 | |
737 | /* Increment and update queue's write index */ | |
bb8c093b CH |
738 | q->write_ptr = iwl4965_queue_inc_wrap(q->write_ptr, q->n_bd); |
739 | iwl4965_tx_queue_update_write_ptr(priv, txq); | |
b481de9c ZY |
740 | |
741 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); | |
742 | return ret ? ret : idx; | |
743 | } | |
744 | ||
bb8c093b | 745 | static int iwl4965_send_cmd_async(struct iwl4965_priv *priv, struct iwl4965_host_cmd *cmd) |
b481de9c ZY |
746 | { |
747 | int ret; | |
748 | ||
749 | BUG_ON(!(cmd->meta.flags & CMD_ASYNC)); | |
750 | ||
751 | /* An asynchronous command can not expect an SKB to be set. */ | |
752 | BUG_ON(cmd->meta.flags & CMD_WANT_SKB); | |
753 | ||
754 | /* An asynchronous command MUST have a callback. */ | |
755 | BUG_ON(!cmd->meta.u.callback); | |
756 | ||
757 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
758 | return -EBUSY; | |
759 | ||
bb8c093b | 760 | ret = iwl4965_enqueue_hcmd(priv, cmd); |
b481de9c | 761 | if (ret < 0) { |
bb8c093b | 762 | IWL_ERROR("Error sending %s: iwl4965_enqueue_hcmd failed: %d\n", |
b481de9c ZY |
763 | get_cmd_string(cmd->id), ret); |
764 | return ret; | |
765 | } | |
766 | return 0; | |
767 | } | |
768 | ||
bb8c093b | 769 | static int iwl4965_send_cmd_sync(struct iwl4965_priv *priv, struct iwl4965_host_cmd *cmd) |
b481de9c ZY |
770 | { |
771 | int cmd_idx; | |
772 | int ret; | |
773 | static atomic_t entry = ATOMIC_INIT(0); /* reentrance protection */ | |
774 | ||
775 | BUG_ON(cmd->meta.flags & CMD_ASYNC); | |
776 | ||
777 | /* A synchronous command can not have a callback set. */ | |
778 | BUG_ON(cmd->meta.u.callback != NULL); | |
779 | ||
780 | if (atomic_xchg(&entry, 1)) { | |
781 | IWL_ERROR("Error sending %s: Already sending a host command\n", | |
782 | get_cmd_string(cmd->id)); | |
783 | return -EBUSY; | |
784 | } | |
785 | ||
786 | set_bit(STATUS_HCMD_ACTIVE, &priv->status); | |
787 | ||
788 | if (cmd->meta.flags & CMD_WANT_SKB) | |
789 | cmd->meta.source = &cmd->meta; | |
790 | ||
bb8c093b | 791 | cmd_idx = iwl4965_enqueue_hcmd(priv, cmd); |
b481de9c ZY |
792 | if (cmd_idx < 0) { |
793 | ret = cmd_idx; | |
bb8c093b | 794 | IWL_ERROR("Error sending %s: iwl4965_enqueue_hcmd failed: %d\n", |
b481de9c ZY |
795 | get_cmd_string(cmd->id), ret); |
796 | goto out; | |
797 | } | |
798 | ||
799 | ret = wait_event_interruptible_timeout(priv->wait_command_queue, | |
800 | !test_bit(STATUS_HCMD_ACTIVE, &priv->status), | |
801 | HOST_COMPLETE_TIMEOUT); | |
802 | if (!ret) { | |
803 | if (test_bit(STATUS_HCMD_ACTIVE, &priv->status)) { | |
804 | IWL_ERROR("Error sending %s: time out after %dms.\n", | |
805 | get_cmd_string(cmd->id), | |
806 | jiffies_to_msecs(HOST_COMPLETE_TIMEOUT)); | |
807 | ||
808 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); | |
809 | ret = -ETIMEDOUT; | |
810 | goto cancel; | |
811 | } | |
812 | } | |
813 | ||
814 | if (test_bit(STATUS_RF_KILL_HW, &priv->status)) { | |
815 | IWL_DEBUG_INFO("Command %s aborted: RF KILL Switch\n", | |
816 | get_cmd_string(cmd->id)); | |
817 | ret = -ECANCELED; | |
818 | goto fail; | |
819 | } | |
820 | if (test_bit(STATUS_FW_ERROR, &priv->status)) { | |
821 | IWL_DEBUG_INFO("Command %s failed: FW Error\n", | |
822 | get_cmd_string(cmd->id)); | |
823 | ret = -EIO; | |
824 | goto fail; | |
825 | } | |
826 | if ((cmd->meta.flags & CMD_WANT_SKB) && !cmd->meta.u.skb) { | |
827 | IWL_ERROR("Error: Response NULL in '%s'\n", | |
828 | get_cmd_string(cmd->id)); | |
829 | ret = -EIO; | |
830 | goto out; | |
831 | } | |
832 | ||
833 | ret = 0; | |
834 | goto out; | |
835 | ||
836 | cancel: | |
837 | if (cmd->meta.flags & CMD_WANT_SKB) { | |
bb8c093b | 838 | struct iwl4965_cmd *qcmd; |
b481de9c ZY |
839 | |
840 | /* Cancel the CMD_WANT_SKB flag for the cmd in the | |
841 | * TX cmd queue. Otherwise in case the cmd comes | |
842 | * in later, it will possibly set an invalid | |
843 | * address (cmd->meta.source). */ | |
844 | qcmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_idx]; | |
845 | qcmd->meta.flags &= ~CMD_WANT_SKB; | |
846 | } | |
847 | fail: | |
848 | if (cmd->meta.u.skb) { | |
849 | dev_kfree_skb_any(cmd->meta.u.skb); | |
850 | cmd->meta.u.skb = NULL; | |
851 | } | |
852 | out: | |
853 | atomic_set(&entry, 0); | |
854 | return ret; | |
855 | } | |
856 | ||
bb8c093b | 857 | int iwl4965_send_cmd(struct iwl4965_priv *priv, struct iwl4965_host_cmd *cmd) |
b481de9c | 858 | { |
b481de9c | 859 | if (cmd->meta.flags & CMD_ASYNC) |
bb8c093b | 860 | return iwl4965_send_cmd_async(priv, cmd); |
b481de9c | 861 | |
bb8c093b | 862 | return iwl4965_send_cmd_sync(priv, cmd); |
b481de9c ZY |
863 | } |
864 | ||
bb8c093b | 865 | int iwl4965_send_cmd_pdu(struct iwl4965_priv *priv, u8 id, u16 len, const void *data) |
b481de9c | 866 | { |
bb8c093b | 867 | struct iwl4965_host_cmd cmd = { |
b481de9c ZY |
868 | .id = id, |
869 | .len = len, | |
870 | .data = data, | |
871 | }; | |
872 | ||
bb8c093b | 873 | return iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
874 | } |
875 | ||
bb8c093b | 876 | static int __must_check iwl4965_send_cmd_u32(struct iwl4965_priv *priv, u8 id, u32 val) |
b481de9c | 877 | { |
bb8c093b | 878 | struct iwl4965_host_cmd cmd = { |
b481de9c ZY |
879 | .id = id, |
880 | .len = sizeof(val), | |
881 | .data = &val, | |
882 | }; | |
883 | ||
bb8c093b | 884 | return iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
885 | } |
886 | ||
bb8c093b | 887 | int iwl4965_send_statistics_request(struct iwl4965_priv *priv) |
b481de9c | 888 | { |
bb8c093b | 889 | return iwl4965_send_cmd_u32(priv, REPLY_STATISTICS_CMD, 0); |
b481de9c ZY |
890 | } |
891 | ||
892 | /** | |
bb8c093b | 893 | * iwl4965_rxon_add_station - add station into station table. |
b481de9c ZY |
894 | * |
895 | * there is only one AP station with id= IWL_AP_ID | |
9fbab516 BC |
896 | * NOTE: mutex must be held before calling this fnction |
897 | */ | |
bb8c093b | 898 | static int iwl4965_rxon_add_station(struct iwl4965_priv *priv, |
b481de9c ZY |
899 | const u8 *addr, int is_ap) |
900 | { | |
556f8db7 | 901 | u8 sta_id; |
b481de9c | 902 | |
6440adb5 | 903 | /* Add station to device's station table */ |
67d62035 RR |
904 | #ifdef CONFIG_IWL4965_HT |
905 | struct ieee80211_conf *conf = &priv->hw->conf; | |
906 | struct ieee80211_ht_info *cur_ht_config = &conf->ht_conf; | |
907 | ||
908 | if ((is_ap) && | |
909 | (conf->flags & IEEE80211_CONF_SUPPORT_HT_MODE) && | |
910 | (priv->iw_mode == IEEE80211_IF_TYPE_STA)) | |
911 | sta_id = iwl4965_add_station_flags(priv, addr, is_ap, | |
912 | 0, cur_ht_config); | |
913 | else | |
914 | #endif /* CONFIG_IWL4965_HT */ | |
915 | sta_id = iwl4965_add_station_flags(priv, addr, is_ap, | |
916 | 0, NULL); | |
6440adb5 BC |
917 | |
918 | /* Set up default rate scaling table in device's station table */ | |
b481de9c ZY |
919 | iwl4965_add_station(priv, addr, is_ap); |
920 | ||
556f8db7 | 921 | return sta_id; |
b481de9c ZY |
922 | } |
923 | ||
924 | /** | |
bb8c093b | 925 | * iwl4965_set_rxon_channel - Set the phymode and channel values in staging RXON |
b481de9c ZY |
926 | * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz |
927 | * @channel: Any channel valid for the requested phymode | |
928 | ||
929 | * In addition to setting the staging RXON, priv->phymode is also set. | |
930 | * | |
931 | * NOTE: Does not commit to the hardware; it sets appropriate bit fields | |
932 | * in the staging RXON flag structure based on the phymode | |
933 | */ | |
8318d78a JB |
934 | static int iwl4965_set_rxon_channel(struct iwl4965_priv *priv, |
935 | enum ieee80211_band band, | |
9fbab516 | 936 | u16 channel) |
b481de9c | 937 | { |
8318d78a | 938 | if (!iwl4965_get_channel_info(priv, band, channel)) { |
b481de9c | 939 | IWL_DEBUG_INFO("Could not set channel to %d [%d]\n", |
8318d78a | 940 | channel, band); |
b481de9c ZY |
941 | return -EINVAL; |
942 | } | |
943 | ||
944 | if ((le16_to_cpu(priv->staging_rxon.channel) == channel) && | |
8318d78a | 945 | (priv->band == band)) |
b481de9c ZY |
946 | return 0; |
947 | ||
948 | priv->staging_rxon.channel = cpu_to_le16(channel); | |
8318d78a | 949 | if (band == IEEE80211_BAND_5GHZ) |
b481de9c ZY |
950 | priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK; |
951 | else | |
952 | priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK; | |
953 | ||
8318d78a | 954 | priv->band = band; |
b481de9c | 955 | |
8318d78a | 956 | IWL_DEBUG_INFO("Staging channel set to %d [%d]\n", channel, band); |
b481de9c ZY |
957 | |
958 | return 0; | |
959 | } | |
960 | ||
961 | /** | |
bb8c093b | 962 | * iwl4965_check_rxon_cmd - validate RXON structure is valid |
b481de9c ZY |
963 | * |
964 | * NOTE: This is really only useful during development and can eventually | |
965 | * be #ifdef'd out once the driver is stable and folks aren't actively | |
966 | * making changes | |
967 | */ | |
bb8c093b | 968 | static int iwl4965_check_rxon_cmd(struct iwl4965_rxon_cmd *rxon) |
b481de9c ZY |
969 | { |
970 | int error = 0; | |
971 | int counter = 1; | |
972 | ||
973 | if (rxon->flags & RXON_FLG_BAND_24G_MSK) { | |
974 | error |= le32_to_cpu(rxon->flags & | |
975 | (RXON_FLG_TGJ_NARROW_BAND_MSK | | |
976 | RXON_FLG_RADAR_DETECT_MSK)); | |
977 | if (error) | |
978 | IWL_WARNING("check 24G fields %d | %d\n", | |
979 | counter++, error); | |
980 | } else { | |
981 | error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ? | |
982 | 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK); | |
983 | if (error) | |
984 | IWL_WARNING("check 52 fields %d | %d\n", | |
985 | counter++, error); | |
986 | error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK); | |
987 | if (error) | |
988 | IWL_WARNING("check 52 CCK %d | %d\n", | |
989 | counter++, error); | |
990 | } | |
991 | error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1; | |
992 | if (error) | |
993 | IWL_WARNING("check mac addr %d | %d\n", counter++, error); | |
994 | ||
995 | /* make sure basic rates 6Mbps and 1Mbps are supported */ | |
996 | error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) && | |
997 | ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0)); | |
998 | if (error) | |
999 | IWL_WARNING("check basic rate %d | %d\n", counter++, error); | |
1000 | ||
1001 | error |= (le16_to_cpu(rxon->assoc_id) > 2007); | |
1002 | if (error) | |
1003 | IWL_WARNING("check assoc id %d | %d\n", counter++, error); | |
1004 | ||
1005 | error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK)) | |
1006 | == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK)); | |
1007 | if (error) | |
1008 | IWL_WARNING("check CCK and short slot %d | %d\n", | |
1009 | counter++, error); | |
1010 | ||
1011 | error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK)) | |
1012 | == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK)); | |
1013 | if (error) | |
1014 | IWL_WARNING("check CCK & auto detect %d | %d\n", | |
1015 | counter++, error); | |
1016 | ||
1017 | error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK | | |
1018 | RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK); | |
1019 | if (error) | |
1020 | IWL_WARNING("check TGG and auto detect %d | %d\n", | |
1021 | counter++, error); | |
1022 | ||
1023 | if (error) | |
1024 | IWL_WARNING("Tuning to channel %d\n", | |
1025 | le16_to_cpu(rxon->channel)); | |
1026 | ||
1027 | if (error) { | |
bb8c093b | 1028 | IWL_ERROR("Not a valid iwl4965_rxon_assoc_cmd field values\n"); |
b481de9c ZY |
1029 | return -1; |
1030 | } | |
1031 | return 0; | |
1032 | } | |
1033 | ||
1034 | /** | |
9fbab516 | 1035 | * iwl4965_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed |
01ebd063 | 1036 | * @priv: staging_rxon is compared to active_rxon |
b481de9c | 1037 | * |
9fbab516 BC |
1038 | * If the RXON structure is changing enough to require a new tune, |
1039 | * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that | |
1040 | * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required. | |
b481de9c | 1041 | */ |
bb8c093b | 1042 | static int iwl4965_full_rxon_required(struct iwl4965_priv *priv) |
b481de9c ZY |
1043 | { |
1044 | ||
1045 | /* These items are only settable from the full RXON command */ | |
1046 | if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) || | |
1047 | compare_ether_addr(priv->staging_rxon.bssid_addr, | |
1048 | priv->active_rxon.bssid_addr) || | |
1049 | compare_ether_addr(priv->staging_rxon.node_addr, | |
1050 | priv->active_rxon.node_addr) || | |
1051 | compare_ether_addr(priv->staging_rxon.wlap_bssid_addr, | |
1052 | priv->active_rxon.wlap_bssid_addr) || | |
1053 | (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) || | |
1054 | (priv->staging_rxon.channel != priv->active_rxon.channel) || | |
1055 | (priv->staging_rxon.air_propagation != | |
1056 | priv->active_rxon.air_propagation) || | |
1057 | (priv->staging_rxon.ofdm_ht_single_stream_basic_rates != | |
1058 | priv->active_rxon.ofdm_ht_single_stream_basic_rates) || | |
1059 | (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates != | |
1060 | priv->active_rxon.ofdm_ht_dual_stream_basic_rates) || | |
1061 | (priv->staging_rxon.rx_chain != priv->active_rxon.rx_chain) || | |
1062 | (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id)) | |
1063 | return 1; | |
1064 | ||
1065 | /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can | |
1066 | * be updated with the RXON_ASSOC command -- however only some | |
1067 | * flag transitions are allowed using RXON_ASSOC */ | |
1068 | ||
1069 | /* Check if we are not switching bands */ | |
1070 | if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) != | |
1071 | (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)) | |
1072 | return 1; | |
1073 | ||
1074 | /* Check if we are switching association toggle */ | |
1075 | if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) != | |
1076 | (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) | |
1077 | return 1; | |
1078 | ||
1079 | return 0; | |
1080 | } | |
1081 | ||
bb8c093b | 1082 | static int iwl4965_send_rxon_assoc(struct iwl4965_priv *priv) |
b481de9c ZY |
1083 | { |
1084 | int rc = 0; | |
bb8c093b CH |
1085 | struct iwl4965_rx_packet *res = NULL; |
1086 | struct iwl4965_rxon_assoc_cmd rxon_assoc; | |
1087 | struct iwl4965_host_cmd cmd = { | |
b481de9c ZY |
1088 | .id = REPLY_RXON_ASSOC, |
1089 | .len = sizeof(rxon_assoc), | |
1090 | .meta.flags = CMD_WANT_SKB, | |
1091 | .data = &rxon_assoc, | |
1092 | }; | |
bb8c093b CH |
1093 | const struct iwl4965_rxon_cmd *rxon1 = &priv->staging_rxon; |
1094 | const struct iwl4965_rxon_cmd *rxon2 = &priv->active_rxon; | |
b481de9c ZY |
1095 | |
1096 | if ((rxon1->flags == rxon2->flags) && | |
1097 | (rxon1->filter_flags == rxon2->filter_flags) && | |
1098 | (rxon1->cck_basic_rates == rxon2->cck_basic_rates) && | |
1099 | (rxon1->ofdm_ht_single_stream_basic_rates == | |
1100 | rxon2->ofdm_ht_single_stream_basic_rates) && | |
1101 | (rxon1->ofdm_ht_dual_stream_basic_rates == | |
1102 | rxon2->ofdm_ht_dual_stream_basic_rates) && | |
1103 | (rxon1->rx_chain == rxon2->rx_chain) && | |
1104 | (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) { | |
1105 | IWL_DEBUG_INFO("Using current RXON_ASSOC. Not resending.\n"); | |
1106 | return 0; | |
1107 | } | |
1108 | ||
1109 | rxon_assoc.flags = priv->staging_rxon.flags; | |
1110 | rxon_assoc.filter_flags = priv->staging_rxon.filter_flags; | |
1111 | rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates; | |
1112 | rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates; | |
1113 | rxon_assoc.reserved = 0; | |
1114 | rxon_assoc.ofdm_ht_single_stream_basic_rates = | |
1115 | priv->staging_rxon.ofdm_ht_single_stream_basic_rates; | |
1116 | rxon_assoc.ofdm_ht_dual_stream_basic_rates = | |
1117 | priv->staging_rxon.ofdm_ht_dual_stream_basic_rates; | |
1118 | rxon_assoc.rx_chain_select_flags = priv->staging_rxon.rx_chain; | |
1119 | ||
bb8c093b | 1120 | rc = iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
1121 | if (rc) |
1122 | return rc; | |
1123 | ||
bb8c093b | 1124 | res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data; |
b481de9c ZY |
1125 | if (res->hdr.flags & IWL_CMD_FAILED_MSK) { |
1126 | IWL_ERROR("Bad return from REPLY_RXON_ASSOC command\n"); | |
1127 | rc = -EIO; | |
1128 | } | |
1129 | ||
1130 | priv->alloc_rxb_skb--; | |
1131 | dev_kfree_skb_any(cmd.meta.u.skb); | |
1132 | ||
1133 | return rc; | |
1134 | } | |
1135 | ||
1136 | /** | |
bb8c093b | 1137 | * iwl4965_commit_rxon - commit staging_rxon to hardware |
b481de9c | 1138 | * |
01ebd063 | 1139 | * The RXON command in staging_rxon is committed to the hardware and |
b481de9c ZY |
1140 | * the active_rxon structure is updated with the new data. This |
1141 | * function correctly transitions out of the RXON_ASSOC_MSK state if | |
1142 | * a HW tune is required based on the RXON structure changes. | |
1143 | */ | |
bb8c093b | 1144 | static int iwl4965_commit_rxon(struct iwl4965_priv *priv) |
b481de9c ZY |
1145 | { |
1146 | /* cast away the const for active_rxon in this function */ | |
bb8c093b | 1147 | struct iwl4965_rxon_cmd *active_rxon = (void *)&priv->active_rxon; |
0795af57 | 1148 | DECLARE_MAC_BUF(mac); |
b481de9c ZY |
1149 | int rc = 0; |
1150 | ||
bb8c093b | 1151 | if (!iwl4965_is_alive(priv)) |
b481de9c ZY |
1152 | return -1; |
1153 | ||
1154 | /* always get timestamp with Rx frame */ | |
1155 | priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK; | |
1156 | ||
bb8c093b | 1157 | rc = iwl4965_check_rxon_cmd(&priv->staging_rxon); |
b481de9c ZY |
1158 | if (rc) { |
1159 | IWL_ERROR("Invalid RXON configuration. Not committing.\n"); | |
1160 | return -EINVAL; | |
1161 | } | |
1162 | ||
1163 | /* If we don't need to send a full RXON, we can use | |
bb8c093b | 1164 | * iwl4965_rxon_assoc_cmd which is used to reconfigure filter |
b481de9c | 1165 | * and other flags for the current radio configuration. */ |
bb8c093b CH |
1166 | if (!iwl4965_full_rxon_required(priv)) { |
1167 | rc = iwl4965_send_rxon_assoc(priv); | |
b481de9c ZY |
1168 | if (rc) { |
1169 | IWL_ERROR("Error setting RXON_ASSOC " | |
1170 | "configuration (%d).\n", rc); | |
1171 | return rc; | |
1172 | } | |
1173 | ||
1174 | memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon)); | |
1175 | ||
1176 | return 0; | |
1177 | } | |
1178 | ||
1179 | /* station table will be cleared */ | |
1180 | priv->assoc_station_added = 0; | |
1181 | ||
c8b0e6e1 | 1182 | #ifdef CONFIG_IWL4965_SENSITIVITY |
b481de9c ZY |
1183 | priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT; |
1184 | if (!priv->error_recovering) | |
1185 | priv->start_calib = 0; | |
1186 | ||
1187 | iwl4965_init_sensitivity(priv, CMD_ASYNC, 1); | |
c8b0e6e1 | 1188 | #endif /* CONFIG_IWL4965_SENSITIVITY */ |
b481de9c ZY |
1189 | |
1190 | /* If we are currently associated and the new config requires | |
1191 | * an RXON_ASSOC and the new config wants the associated mask enabled, | |
1192 | * we must clear the associated from the active configuration | |
1193 | * before we apply the new config */ | |
bb8c093b | 1194 | if (iwl4965_is_associated(priv) && |
b481de9c ZY |
1195 | (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) { |
1196 | IWL_DEBUG_INFO("Toggling associated bit on current RXON\n"); | |
1197 | active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
1198 | ||
bb8c093b CH |
1199 | rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON, |
1200 | sizeof(struct iwl4965_rxon_cmd), | |
b481de9c ZY |
1201 | &priv->active_rxon); |
1202 | ||
1203 | /* If the mask clearing failed then we set | |
1204 | * active_rxon back to what it was previously */ | |
1205 | if (rc) { | |
1206 | active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK; | |
1207 | IWL_ERROR("Error clearing ASSOC_MSK on current " | |
1208 | "configuration (%d).\n", rc); | |
1209 | return rc; | |
1210 | } | |
b481de9c ZY |
1211 | } |
1212 | ||
1213 | IWL_DEBUG_INFO("Sending RXON\n" | |
1214 | "* with%s RXON_FILTER_ASSOC_MSK\n" | |
1215 | "* channel = %d\n" | |
0795af57 | 1216 | "* bssid = %s\n", |
b481de9c ZY |
1217 | ((priv->staging_rxon.filter_flags & |
1218 | RXON_FILTER_ASSOC_MSK) ? "" : "out"), | |
1219 | le16_to_cpu(priv->staging_rxon.channel), | |
0795af57 | 1220 | print_mac(mac, priv->staging_rxon.bssid_addr)); |
b481de9c ZY |
1221 | |
1222 | /* Apply the new configuration */ | |
bb8c093b CH |
1223 | rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON, |
1224 | sizeof(struct iwl4965_rxon_cmd), &priv->staging_rxon); | |
b481de9c ZY |
1225 | if (rc) { |
1226 | IWL_ERROR("Error setting new configuration (%d).\n", rc); | |
1227 | return rc; | |
1228 | } | |
1229 | ||
bb8c093b | 1230 | iwl4965_clear_stations_table(priv); |
556f8db7 | 1231 | |
c8b0e6e1 | 1232 | #ifdef CONFIG_IWL4965_SENSITIVITY |
b481de9c ZY |
1233 | if (!priv->error_recovering) |
1234 | priv->start_calib = 0; | |
1235 | ||
1236 | priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT; | |
1237 | iwl4965_init_sensitivity(priv, CMD_ASYNC, 1); | |
c8b0e6e1 | 1238 | #endif /* CONFIG_IWL4965_SENSITIVITY */ |
b481de9c ZY |
1239 | |
1240 | memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon)); | |
1241 | ||
1242 | /* If we issue a new RXON command which required a tune then we must | |
1243 | * send a new TXPOWER command or we won't be able to Tx any frames */ | |
bb8c093b | 1244 | rc = iwl4965_hw_reg_send_txpower(priv); |
b481de9c ZY |
1245 | if (rc) { |
1246 | IWL_ERROR("Error setting Tx power (%d).\n", rc); | |
1247 | return rc; | |
1248 | } | |
1249 | ||
1250 | /* Add the broadcast address so we can send broadcast frames */ | |
bb8c093b | 1251 | if (iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0) == |
b481de9c ZY |
1252 | IWL_INVALID_STATION) { |
1253 | IWL_ERROR("Error adding BROADCAST address for transmit.\n"); | |
1254 | return -EIO; | |
1255 | } | |
1256 | ||
1257 | /* If we have set the ASSOC_MSK and we are in BSS mode then | |
1258 | * add the IWL_AP_ID to the station rate table */ | |
bb8c093b | 1259 | if (iwl4965_is_associated(priv) && |
b481de9c | 1260 | (priv->iw_mode == IEEE80211_IF_TYPE_STA)) { |
bb8c093b | 1261 | if (iwl4965_rxon_add_station(priv, priv->active_rxon.bssid_addr, 1) |
b481de9c ZY |
1262 | == IWL_INVALID_STATION) { |
1263 | IWL_ERROR("Error adding AP address for transmit.\n"); | |
1264 | return -EIO; | |
1265 | } | |
1266 | priv->assoc_station_added = 1; | |
1267 | } | |
1268 | ||
1269 | return 0; | |
1270 | } | |
1271 | ||
bb8c093b | 1272 | static int iwl4965_send_bt_config(struct iwl4965_priv *priv) |
b481de9c | 1273 | { |
bb8c093b | 1274 | struct iwl4965_bt_cmd bt_cmd = { |
b481de9c ZY |
1275 | .flags = 3, |
1276 | .lead_time = 0xAA, | |
1277 | .max_kill = 1, | |
1278 | .kill_ack_mask = 0, | |
1279 | .kill_cts_mask = 0, | |
1280 | }; | |
1281 | ||
bb8c093b CH |
1282 | return iwl4965_send_cmd_pdu(priv, REPLY_BT_CONFIG, |
1283 | sizeof(struct iwl4965_bt_cmd), &bt_cmd); | |
b481de9c ZY |
1284 | } |
1285 | ||
bb8c093b | 1286 | static int iwl4965_send_scan_abort(struct iwl4965_priv *priv) |
b481de9c ZY |
1287 | { |
1288 | int rc = 0; | |
bb8c093b CH |
1289 | struct iwl4965_rx_packet *res; |
1290 | struct iwl4965_host_cmd cmd = { | |
b481de9c ZY |
1291 | .id = REPLY_SCAN_ABORT_CMD, |
1292 | .meta.flags = CMD_WANT_SKB, | |
1293 | }; | |
1294 | ||
1295 | /* If there isn't a scan actively going on in the hardware | |
1296 | * then we are in between scan bands and not actually | |
1297 | * actively scanning, so don't send the abort command */ | |
1298 | if (!test_bit(STATUS_SCAN_HW, &priv->status)) { | |
1299 | clear_bit(STATUS_SCAN_ABORTING, &priv->status); | |
1300 | return 0; | |
1301 | } | |
1302 | ||
bb8c093b | 1303 | rc = iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
1304 | if (rc) { |
1305 | clear_bit(STATUS_SCAN_ABORTING, &priv->status); | |
1306 | return rc; | |
1307 | } | |
1308 | ||
bb8c093b | 1309 | res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data; |
b481de9c ZY |
1310 | if (res->u.status != CAN_ABORT_STATUS) { |
1311 | /* The scan abort will return 1 for success or | |
1312 | * 2 for "failure". A failure condition can be | |
1313 | * due to simply not being in an active scan which | |
1314 | * can occur if we send the scan abort before we | |
1315 | * the microcode has notified us that a scan is | |
1316 | * completed. */ | |
1317 | IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status); | |
1318 | clear_bit(STATUS_SCAN_ABORTING, &priv->status); | |
1319 | clear_bit(STATUS_SCAN_HW, &priv->status); | |
1320 | } | |
1321 | ||
1322 | dev_kfree_skb_any(cmd.meta.u.skb); | |
1323 | ||
1324 | return rc; | |
1325 | } | |
1326 | ||
bb8c093b CH |
1327 | static int iwl4965_card_state_sync_callback(struct iwl4965_priv *priv, |
1328 | struct iwl4965_cmd *cmd, | |
b481de9c ZY |
1329 | struct sk_buff *skb) |
1330 | { | |
1331 | return 1; | |
1332 | } | |
1333 | ||
1334 | /* | |
1335 | * CARD_STATE_CMD | |
1336 | * | |
9fbab516 | 1337 | * Use: Sets the device's internal card state to enable, disable, or halt |
b481de9c ZY |
1338 | * |
1339 | * When in the 'enable' state the card operates as normal. | |
1340 | * When in the 'disable' state, the card enters into a low power mode. | |
1341 | * When in the 'halt' state, the card is shut down and must be fully | |
1342 | * restarted to come back on. | |
1343 | */ | |
bb8c093b | 1344 | static int iwl4965_send_card_state(struct iwl4965_priv *priv, u32 flags, u8 meta_flag) |
b481de9c | 1345 | { |
bb8c093b | 1346 | struct iwl4965_host_cmd cmd = { |
b481de9c ZY |
1347 | .id = REPLY_CARD_STATE_CMD, |
1348 | .len = sizeof(u32), | |
1349 | .data = &flags, | |
1350 | .meta.flags = meta_flag, | |
1351 | }; | |
1352 | ||
1353 | if (meta_flag & CMD_ASYNC) | |
bb8c093b | 1354 | cmd.meta.u.callback = iwl4965_card_state_sync_callback; |
b481de9c | 1355 | |
bb8c093b | 1356 | return iwl4965_send_cmd(priv, &cmd); |
b481de9c ZY |
1357 | } |
1358 | ||
bb8c093b CH |
1359 | static int iwl4965_add_sta_sync_callback(struct iwl4965_priv *priv, |
1360 | struct iwl4965_cmd *cmd, struct sk_buff *skb) | |
b481de9c | 1361 | { |
bb8c093b | 1362 | struct iwl4965_rx_packet *res = NULL; |
b481de9c ZY |
1363 | |
1364 | if (!skb) { | |
1365 | IWL_ERROR("Error: Response NULL in REPLY_ADD_STA.\n"); | |
1366 | return 1; | |
1367 | } | |
1368 | ||
bb8c093b | 1369 | res = (struct iwl4965_rx_packet *)skb->data; |
b481de9c ZY |
1370 | if (res->hdr.flags & IWL_CMD_FAILED_MSK) { |
1371 | IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n", | |
1372 | res->hdr.flags); | |
1373 | return 1; | |
1374 | } | |
1375 | ||
1376 | switch (res->u.add_sta.status) { | |
1377 | case ADD_STA_SUCCESS_MSK: | |
1378 | break; | |
1379 | default: | |
1380 | break; | |
1381 | } | |
1382 | ||
1383 | /* We didn't cache the SKB; let the caller free it */ | |
1384 | return 1; | |
1385 | } | |
1386 | ||
bb8c093b CH |
1387 | int iwl4965_send_add_station(struct iwl4965_priv *priv, |
1388 | struct iwl4965_addsta_cmd *sta, u8 flags) | |
b481de9c | 1389 | { |
bb8c093b | 1390 | struct iwl4965_rx_packet *res = NULL; |
b481de9c | 1391 | int rc = 0; |
bb8c093b | 1392 | struct iwl4965_host_cmd cmd = { |
b481de9c | 1393 | .id = REPLY_ADD_STA, |
bb8c093b | 1394 | .len = sizeof(struct iwl4965_addsta_cmd), |
b481de9c ZY |
1395 | .meta.flags = flags, |
1396 | .data = sta, | |
1397 | }; | |
1398 | ||
1399 | if (flags & CMD_ASYNC) | |
bb8c093b | 1400 | cmd.meta.u.callback = iwl4965_add_sta_sync_callback; |
b481de9c ZY |
1401 | else |
1402 | cmd.meta.flags |= CMD_WANT_SKB; | |
1403 | ||
bb8c093b | 1404 | rc = iwl4965_send_cmd(priv, &cmd); |
b481de9c ZY |
1405 | |
1406 | if (rc || (flags & CMD_ASYNC)) | |
1407 | return rc; | |
1408 | ||
bb8c093b | 1409 | res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data; |
b481de9c ZY |
1410 | if (res->hdr.flags & IWL_CMD_FAILED_MSK) { |
1411 | IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n", | |
1412 | res->hdr.flags); | |
1413 | rc = -EIO; | |
1414 | } | |
1415 | ||
1416 | if (rc == 0) { | |
1417 | switch (res->u.add_sta.status) { | |
1418 | case ADD_STA_SUCCESS_MSK: | |
1419 | IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n"); | |
1420 | break; | |
1421 | default: | |
1422 | rc = -EIO; | |
1423 | IWL_WARNING("REPLY_ADD_STA failed\n"); | |
1424 | break; | |
1425 | } | |
1426 | } | |
1427 | ||
1428 | priv->alloc_rxb_skb--; | |
1429 | dev_kfree_skb_any(cmd.meta.u.skb); | |
1430 | ||
1431 | return rc; | |
1432 | } | |
1433 | ||
bb8c093b | 1434 | static int iwl4965_update_sta_key_info(struct iwl4965_priv *priv, |
b481de9c ZY |
1435 | struct ieee80211_key_conf *keyconf, |
1436 | u8 sta_id) | |
1437 | { | |
1438 | unsigned long flags; | |
1439 | __le16 key_flags = 0; | |
1440 | ||
1441 | switch (keyconf->alg) { | |
1442 | case ALG_CCMP: | |
1443 | key_flags |= STA_KEY_FLG_CCMP; | |
1444 | key_flags |= cpu_to_le16( | |
1445 | keyconf->keyidx << STA_KEY_FLG_KEYID_POS); | |
1446 | key_flags &= ~STA_KEY_FLG_INVALID; | |
1447 | break; | |
1448 | case ALG_TKIP: | |
1449 | case ALG_WEP: | |
b481de9c ZY |
1450 | default: |
1451 | return -EINVAL; | |
1452 | } | |
1453 | spin_lock_irqsave(&priv->sta_lock, flags); | |
1454 | priv->stations[sta_id].keyinfo.alg = keyconf->alg; | |
1455 | priv->stations[sta_id].keyinfo.keylen = keyconf->keylen; | |
1456 | memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key, | |
1457 | keyconf->keylen); | |
1458 | ||
1459 | memcpy(priv->stations[sta_id].sta.key.key, keyconf->key, | |
1460 | keyconf->keylen); | |
1461 | priv->stations[sta_id].sta.key.key_flags = key_flags; | |
1462 | priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK; | |
1463 | priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK; | |
1464 | ||
1465 | spin_unlock_irqrestore(&priv->sta_lock, flags); | |
1466 | ||
1467 | IWL_DEBUG_INFO("hwcrypto: modify ucode station key info\n"); | |
bb8c093b | 1468 | iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, 0); |
b481de9c ZY |
1469 | return 0; |
1470 | } | |
1471 | ||
bb8c093b | 1472 | static int iwl4965_clear_sta_key_info(struct iwl4965_priv *priv, u8 sta_id) |
b481de9c ZY |
1473 | { |
1474 | unsigned long flags; | |
1475 | ||
1476 | spin_lock_irqsave(&priv->sta_lock, flags); | |
bb8c093b CH |
1477 | memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl4965_hw_key)); |
1478 | memset(&priv->stations[sta_id].sta.key, 0, sizeof(struct iwl4965_keyinfo)); | |
b481de9c ZY |
1479 | priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC; |
1480 | priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK; | |
1481 | priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK; | |
1482 | spin_unlock_irqrestore(&priv->sta_lock, flags); | |
1483 | ||
1484 | IWL_DEBUG_INFO("hwcrypto: clear ucode station key info\n"); | |
bb8c093b | 1485 | iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, 0); |
b481de9c ZY |
1486 | return 0; |
1487 | } | |
1488 | ||
bb8c093b | 1489 | static void iwl4965_clear_free_frames(struct iwl4965_priv *priv) |
b481de9c ZY |
1490 | { |
1491 | struct list_head *element; | |
1492 | ||
1493 | IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n", | |
1494 | priv->frames_count); | |
1495 | ||
1496 | while (!list_empty(&priv->free_frames)) { | |
1497 | element = priv->free_frames.next; | |
1498 | list_del(element); | |
bb8c093b | 1499 | kfree(list_entry(element, struct iwl4965_frame, list)); |
b481de9c ZY |
1500 | priv->frames_count--; |
1501 | } | |
1502 | ||
1503 | if (priv->frames_count) { | |
1504 | IWL_WARNING("%d frames still in use. Did we lose one?\n", | |
1505 | priv->frames_count); | |
1506 | priv->frames_count = 0; | |
1507 | } | |
1508 | } | |
1509 | ||
bb8c093b | 1510 | static struct iwl4965_frame *iwl4965_get_free_frame(struct iwl4965_priv *priv) |
b481de9c | 1511 | { |
bb8c093b | 1512 | struct iwl4965_frame *frame; |
b481de9c ZY |
1513 | struct list_head *element; |
1514 | if (list_empty(&priv->free_frames)) { | |
1515 | frame = kzalloc(sizeof(*frame), GFP_KERNEL); | |
1516 | if (!frame) { | |
1517 | IWL_ERROR("Could not allocate frame!\n"); | |
1518 | return NULL; | |
1519 | } | |
1520 | ||
1521 | priv->frames_count++; | |
1522 | return frame; | |
1523 | } | |
1524 | ||
1525 | element = priv->free_frames.next; | |
1526 | list_del(element); | |
bb8c093b | 1527 | return list_entry(element, struct iwl4965_frame, list); |
b481de9c ZY |
1528 | } |
1529 | ||
bb8c093b | 1530 | static void iwl4965_free_frame(struct iwl4965_priv *priv, struct iwl4965_frame *frame) |
b481de9c ZY |
1531 | { |
1532 | memset(frame, 0, sizeof(*frame)); | |
1533 | list_add(&frame->list, &priv->free_frames); | |
1534 | } | |
1535 | ||
bb8c093b | 1536 | unsigned int iwl4965_fill_beacon_frame(struct iwl4965_priv *priv, |
b481de9c ZY |
1537 | struct ieee80211_hdr *hdr, |
1538 | const u8 *dest, int left) | |
1539 | { | |
1540 | ||
bb8c093b | 1541 | if (!iwl4965_is_associated(priv) || !priv->ibss_beacon || |
b481de9c ZY |
1542 | ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) && |
1543 | (priv->iw_mode != IEEE80211_IF_TYPE_AP))) | |
1544 | return 0; | |
1545 | ||
1546 | if (priv->ibss_beacon->len > left) | |
1547 | return 0; | |
1548 | ||
1549 | memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len); | |
1550 | ||
1551 | return priv->ibss_beacon->len; | |
1552 | } | |
1553 | ||
bb8c093b | 1554 | int iwl4965_rate_index_from_plcp(int plcp) |
b481de9c ZY |
1555 | { |
1556 | int i = 0; | |
1557 | ||
77626355 | 1558 | /* 4965 HT rate format */ |
b481de9c ZY |
1559 | if (plcp & RATE_MCS_HT_MSK) { |
1560 | i = (plcp & 0xff); | |
1561 | ||
1562 | if (i >= IWL_RATE_MIMO_6M_PLCP) | |
1563 | i = i - IWL_RATE_MIMO_6M_PLCP; | |
1564 | ||
1565 | i += IWL_FIRST_OFDM_RATE; | |
1566 | /* skip 9M not supported in ht*/ | |
1567 | if (i >= IWL_RATE_9M_INDEX) | |
1568 | i += 1; | |
1569 | if ((i >= IWL_FIRST_OFDM_RATE) && | |
1570 | (i <= IWL_LAST_OFDM_RATE)) | |
1571 | return i; | |
77626355 BC |
1572 | |
1573 | /* 4965 legacy rate format, search for match in table */ | |
b481de9c | 1574 | } else { |
bb8c093b CH |
1575 | for (i = 0; i < ARRAY_SIZE(iwl4965_rates); i++) |
1576 | if (iwl4965_rates[i].plcp == (plcp &0xFF)) | |
b481de9c ZY |
1577 | return i; |
1578 | } | |
1579 | return -1; | |
1580 | } | |
1581 | ||
bb8c093b | 1582 | static u8 iwl4965_rate_get_lowest_plcp(int rate_mask) |
b481de9c ZY |
1583 | { |
1584 | u8 i; | |
1585 | ||
1586 | for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID; | |
bb8c093b | 1587 | i = iwl4965_rates[i].next_ieee) { |
b481de9c | 1588 | if (rate_mask & (1 << i)) |
bb8c093b | 1589 | return iwl4965_rates[i].plcp; |
b481de9c ZY |
1590 | } |
1591 | ||
1592 | return IWL_RATE_INVALID; | |
1593 | } | |
1594 | ||
bb8c093b | 1595 | static int iwl4965_send_beacon_cmd(struct iwl4965_priv *priv) |
b481de9c | 1596 | { |
bb8c093b | 1597 | struct iwl4965_frame *frame; |
b481de9c ZY |
1598 | unsigned int frame_size; |
1599 | int rc; | |
1600 | u8 rate; | |
1601 | ||
bb8c093b | 1602 | frame = iwl4965_get_free_frame(priv); |
b481de9c ZY |
1603 | |
1604 | if (!frame) { | |
1605 | IWL_ERROR("Could not obtain free frame buffer for beacon " | |
1606 | "command.\n"); | |
1607 | return -ENOMEM; | |
1608 | } | |
1609 | ||
1610 | if (!(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)) { | |
bb8c093b | 1611 | rate = iwl4965_rate_get_lowest_plcp(priv->active_rate_basic & |
b481de9c ZY |
1612 | 0xFF0); |
1613 | if (rate == IWL_INVALID_RATE) | |
1614 | rate = IWL_RATE_6M_PLCP; | |
1615 | } else { | |
bb8c093b | 1616 | rate = iwl4965_rate_get_lowest_plcp(priv->active_rate_basic & 0xF); |
b481de9c ZY |
1617 | if (rate == IWL_INVALID_RATE) |
1618 | rate = IWL_RATE_1M_PLCP; | |
1619 | } | |
1620 | ||
bb8c093b | 1621 | frame_size = iwl4965_hw_get_beacon_cmd(priv, frame, rate); |
b481de9c | 1622 | |
bb8c093b | 1623 | rc = iwl4965_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size, |
b481de9c ZY |
1624 | &frame->u.cmd[0]); |
1625 | ||
bb8c093b | 1626 | iwl4965_free_frame(priv, frame); |
b481de9c ZY |
1627 | |
1628 | return rc; | |
1629 | } | |
1630 | ||
1631 | /****************************************************************************** | |
1632 | * | |
1633 | * EEPROM related functions | |
1634 | * | |
1635 | ******************************************************************************/ | |
1636 | ||
bb8c093b | 1637 | static void get_eeprom_mac(struct iwl4965_priv *priv, u8 *mac) |
b481de9c ZY |
1638 | { |
1639 | memcpy(mac, priv->eeprom.mac_address, 6); | |
1640 | } | |
1641 | ||
74a3a250 RC |
1642 | static inline void iwl4965_eeprom_release_semaphore(struct iwl4965_priv *priv) |
1643 | { | |
1644 | iwl4965_clear_bit(priv, CSR_HW_IF_CONFIG_REG, | |
1645 | CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM); | |
1646 | } | |
1647 | ||
b481de9c | 1648 | /** |
bb8c093b | 1649 | * iwl4965_eeprom_init - read EEPROM contents |
b481de9c | 1650 | * |
6440adb5 | 1651 | * Load the EEPROM contents from adapter into priv->eeprom |
b481de9c ZY |
1652 | * |
1653 | * NOTE: This routine uses the non-debug IO access functions. | |
1654 | */ | |
bb8c093b | 1655 | int iwl4965_eeprom_init(struct iwl4965_priv *priv) |
b481de9c | 1656 | { |
58ff6d4d | 1657 | u16 *e = (u16 *)&priv->eeprom; |
bb8c093b | 1658 | u32 gp = iwl4965_read32(priv, CSR_EEPROM_GP); |
b481de9c ZY |
1659 | u32 r; |
1660 | int sz = sizeof(priv->eeprom); | |
1661 | int rc; | |
1662 | int i; | |
1663 | u16 addr; | |
1664 | ||
1665 | /* The EEPROM structure has several padding buffers within it | |
1666 | * and when adding new EEPROM maps is subject to programmer errors | |
1667 | * which may be very difficult to identify without explicitly | |
1668 | * checking the resulting size of the eeprom map. */ | |
1669 | BUILD_BUG_ON(sizeof(priv->eeprom) != IWL_EEPROM_IMAGE_SIZE); | |
1670 | ||
1671 | if ((gp & CSR_EEPROM_GP_VALID_MSK) == CSR_EEPROM_GP_BAD_SIGNATURE) { | |
1672 | IWL_ERROR("EEPROM not found, EEPROM_GP=0x%08x", gp); | |
1673 | return -ENOENT; | |
1674 | } | |
1675 | ||
6440adb5 | 1676 | /* Make sure driver (instead of uCode) is allowed to read EEPROM */ |
bb8c093b | 1677 | rc = iwl4965_eeprom_acquire_semaphore(priv); |
b481de9c | 1678 | if (rc < 0) { |
91e17473 | 1679 | IWL_ERROR("Failed to acquire EEPROM semaphore.\n"); |
b481de9c ZY |
1680 | return -ENOENT; |
1681 | } | |
1682 | ||
1683 | /* eeprom is an array of 16bit values */ | |
1684 | for (addr = 0; addr < sz; addr += sizeof(u16)) { | |
bb8c093b CH |
1685 | _iwl4965_write32(priv, CSR_EEPROM_REG, addr << 1); |
1686 | _iwl4965_clear_bit(priv, CSR_EEPROM_REG, CSR_EEPROM_REG_BIT_CMD); | |
b481de9c ZY |
1687 | |
1688 | for (i = 0; i < IWL_EEPROM_ACCESS_TIMEOUT; | |
1689 | i += IWL_EEPROM_ACCESS_DELAY) { | |
bb8c093b | 1690 | r = _iwl4965_read_direct32(priv, CSR_EEPROM_REG); |
b481de9c ZY |
1691 | if (r & CSR_EEPROM_REG_READ_VALID_MSK) |
1692 | break; | |
1693 | udelay(IWL_EEPROM_ACCESS_DELAY); | |
1694 | } | |
1695 | ||
1696 | if (!(r & CSR_EEPROM_REG_READ_VALID_MSK)) { | |
1697 | IWL_ERROR("Time out reading EEPROM[%d]", addr); | |
1698 | rc = -ETIMEDOUT; | |
1699 | goto done; | |
1700 | } | |
58ff6d4d | 1701 | e[addr / 2] = le16_to_cpu((__force __le16)(r >> 16)); |
b481de9c ZY |
1702 | } |
1703 | rc = 0; | |
1704 | ||
1705 | done: | |
bb8c093b | 1706 | iwl4965_eeprom_release_semaphore(priv); |
b481de9c ZY |
1707 | return rc; |
1708 | } | |
1709 | ||
1710 | /****************************************************************************** | |
1711 | * | |
1712 | * Misc. internal state and helper functions | |
1713 | * | |
1714 | ******************************************************************************/ | |
c8b0e6e1 | 1715 | #ifdef CONFIG_IWL4965_DEBUG |
b481de9c ZY |
1716 | |
1717 | /** | |
bb8c093b | 1718 | * iwl4965_report_frame - dump frame to syslog during debug sessions |
b481de9c | 1719 | * |
9fbab516 | 1720 | * You may hack this function to show different aspects of received frames, |
b481de9c ZY |
1721 | * including selective frame dumps. |
1722 | * group100 parameter selects whether to show 1 out of 100 good frames. | |
1723 | * | |
9fbab516 BC |
1724 | * TODO: This was originally written for 3945, need to audit for |
1725 | * proper operation with 4965. | |
b481de9c | 1726 | */ |
bb8c093b CH |
1727 | void iwl4965_report_frame(struct iwl4965_priv *priv, |
1728 | struct iwl4965_rx_packet *pkt, | |
b481de9c ZY |
1729 | struct ieee80211_hdr *header, int group100) |
1730 | { | |
1731 | u32 to_us; | |
1732 | u32 print_summary = 0; | |
1733 | u32 print_dump = 0; /* set to 1 to dump all frames' contents */ | |
1734 | u32 hundred = 0; | |
1735 | u32 dataframe = 0; | |
1736 | u16 fc; | |
1737 | u16 seq_ctl; | |
1738 | u16 channel; | |
1739 | u16 phy_flags; | |
1740 | int rate_sym; | |
1741 | u16 length; | |
1742 | u16 status; | |
1743 | u16 bcn_tmr; | |
1744 | u32 tsf_low; | |
1745 | u64 tsf; | |
1746 | u8 rssi; | |
1747 | u8 agc; | |
1748 | u16 sig_avg; | |
1749 | u16 noise_diff; | |
bb8c093b CH |
1750 | struct iwl4965_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt); |
1751 | struct iwl4965_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt); | |
1752 | struct iwl4965_rx_frame_end *rx_end = IWL_RX_END(pkt); | |
b481de9c ZY |
1753 | u8 *data = IWL_RX_DATA(pkt); |
1754 | ||
1755 | /* MAC header */ | |
1756 | fc = le16_to_cpu(header->frame_control); | |
1757 | seq_ctl = le16_to_cpu(header->seq_ctrl); | |
1758 | ||
1759 | /* metadata */ | |
1760 | channel = le16_to_cpu(rx_hdr->channel); | |
1761 | phy_flags = le16_to_cpu(rx_hdr->phy_flags); | |
1762 | rate_sym = rx_hdr->rate; | |
1763 | length = le16_to_cpu(rx_hdr->len); | |
1764 | ||
1765 | /* end-of-frame status and timestamp */ | |
1766 | status = le32_to_cpu(rx_end->status); | |
1767 | bcn_tmr = le32_to_cpu(rx_end->beacon_timestamp); | |
1768 | tsf_low = le64_to_cpu(rx_end->timestamp) & 0x0ffffffff; | |
1769 | tsf = le64_to_cpu(rx_end->timestamp); | |
1770 | ||
1771 | /* signal statistics */ | |
1772 | rssi = rx_stats->rssi; | |
1773 | agc = rx_stats->agc; | |
1774 | sig_avg = le16_to_cpu(rx_stats->sig_avg); | |
1775 | noise_diff = le16_to_cpu(rx_stats->noise_diff); | |
1776 | ||
1777 | to_us = !compare_ether_addr(header->addr1, priv->mac_addr); | |
1778 | ||
1779 | /* if data frame is to us and all is good, | |
1780 | * (optionally) print summary for only 1 out of every 100 */ | |
1781 | if (to_us && (fc & ~IEEE80211_FCTL_PROTECTED) == | |
1782 | (IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) { | |
1783 | dataframe = 1; | |
1784 | if (!group100) | |
1785 | print_summary = 1; /* print each frame */ | |
1786 | else if (priv->framecnt_to_us < 100) { | |
1787 | priv->framecnt_to_us++; | |
1788 | print_summary = 0; | |
1789 | } else { | |
1790 | priv->framecnt_to_us = 0; | |
1791 | print_summary = 1; | |
1792 | hundred = 1; | |
1793 | } | |
1794 | } else { | |
1795 | /* print summary for all other frames */ | |
1796 | print_summary = 1; | |
1797 | } | |
1798 | ||
1799 | if (print_summary) { | |
1800 | char *title; | |
1801 | u32 rate; | |
1802 | ||
1803 | if (hundred) | |
1804 | title = "100Frames"; | |
1805 | else if (fc & IEEE80211_FCTL_RETRY) | |
1806 | title = "Retry"; | |
1807 | else if (ieee80211_is_assoc_response(fc)) | |
1808 | title = "AscRsp"; | |
1809 | else if (ieee80211_is_reassoc_response(fc)) | |
1810 | title = "RasRsp"; | |
1811 | else if (ieee80211_is_probe_response(fc)) { | |
1812 | title = "PrbRsp"; | |
1813 | print_dump = 1; /* dump frame contents */ | |
1814 | } else if (ieee80211_is_beacon(fc)) { | |
1815 | title = "Beacon"; | |
1816 | print_dump = 1; /* dump frame contents */ | |
1817 | } else if (ieee80211_is_atim(fc)) | |
1818 | title = "ATIM"; | |
1819 | else if (ieee80211_is_auth(fc)) | |
1820 | title = "Auth"; | |
1821 | else if (ieee80211_is_deauth(fc)) | |
1822 | title = "DeAuth"; | |
1823 | else if (ieee80211_is_disassoc(fc)) | |
1824 | title = "DisAssoc"; | |
1825 | else | |
1826 | title = "Frame"; | |
1827 | ||
bb8c093b | 1828 | rate = iwl4965_rate_index_from_plcp(rate_sym); |
b481de9c ZY |
1829 | if (rate == -1) |
1830 | rate = 0; | |
1831 | else | |
bb8c093b | 1832 | rate = iwl4965_rates[rate].ieee / 2; |
b481de9c ZY |
1833 | |
1834 | /* print frame summary. | |
1835 | * MAC addresses show just the last byte (for brevity), | |
1836 | * but you can hack it to show more, if you'd like to. */ | |
1837 | if (dataframe) | |
1838 | IWL_DEBUG_RX("%s: mhd=0x%04x, dst=0x%02x, " | |
1839 | "len=%u, rssi=%d, chnl=%d, rate=%u, \n", | |
1840 | title, fc, header->addr1[5], | |
1841 | length, rssi, channel, rate); | |
1842 | else { | |
1843 | /* src/dst addresses assume managed mode */ | |
1844 | IWL_DEBUG_RX("%s: 0x%04x, dst=0x%02x, " | |
1845 | "src=0x%02x, rssi=%u, tim=%lu usec, " | |
1846 | "phy=0x%02x, chnl=%d\n", | |
1847 | title, fc, header->addr1[5], | |
1848 | header->addr3[5], rssi, | |
1849 | tsf_low - priv->scan_start_tsf, | |
1850 | phy_flags, channel); | |
1851 | } | |
1852 | } | |
1853 | if (print_dump) | |
bb8c093b | 1854 | iwl4965_print_hex_dump(IWL_DL_RX, data, length); |
b481de9c ZY |
1855 | } |
1856 | #endif | |
1857 | ||
bb8c093b | 1858 | static void iwl4965_unset_hw_setting(struct iwl4965_priv *priv) |
b481de9c ZY |
1859 | { |
1860 | if (priv->hw_setting.shared_virt) | |
1861 | pci_free_consistent(priv->pci_dev, | |
bb8c093b | 1862 | sizeof(struct iwl4965_shared), |
b481de9c ZY |
1863 | priv->hw_setting.shared_virt, |
1864 | priv->hw_setting.shared_phys); | |
1865 | } | |
1866 | ||
1867 | /** | |
bb8c093b | 1868 | * iwl4965_supported_rate_to_ie - fill in the supported rate in IE field |
b481de9c ZY |
1869 | * |
1870 | * return : set the bit for each supported rate insert in ie | |
1871 | */ | |
bb8c093b | 1872 | static u16 iwl4965_supported_rate_to_ie(u8 *ie, u16 supported_rate, |
c7c46676 | 1873 | u16 basic_rate, int *left) |
b481de9c ZY |
1874 | { |
1875 | u16 ret_rates = 0, bit; | |
1876 | int i; | |
c7c46676 TW |
1877 | u8 *cnt = ie; |
1878 | u8 *rates = ie + 1; | |
b481de9c ZY |
1879 | |
1880 | for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) { | |
1881 | if (bit & supported_rate) { | |
1882 | ret_rates |= bit; | |
bb8c093b | 1883 | rates[*cnt] = iwl4965_rates[i].ieee | |
c7c46676 TW |
1884 | ((bit & basic_rate) ? 0x80 : 0x00); |
1885 | (*cnt)++; | |
1886 | (*left)--; | |
1887 | if ((*left <= 0) || | |
1888 | (*cnt >= IWL_SUPPORTED_RATES_IE_LEN)) | |
b481de9c ZY |
1889 | break; |
1890 | } | |
1891 | } | |
1892 | ||
1893 | return ret_rates; | |
1894 | } | |
1895 | ||
b481de9c | 1896 | /** |
bb8c093b | 1897 | * iwl4965_fill_probe_req - fill in all required fields and IE for probe request |
b481de9c | 1898 | */ |
bb8c093b | 1899 | static u16 iwl4965_fill_probe_req(struct iwl4965_priv *priv, |
78330fdd TW |
1900 | enum ieee80211_band band, |
1901 | struct ieee80211_mgmt *frame, | |
1902 | int left, int is_direct) | |
b481de9c ZY |
1903 | { |
1904 | int len = 0; | |
1905 | u8 *pos = NULL; | |
bee488db | 1906 | u16 active_rates, ret_rates, cck_rates, active_rate_basic; |
8fb88032 | 1907 | #ifdef CONFIG_IWL4965_HT |
78330fdd TW |
1908 | const struct ieee80211_supported_band *sband = |
1909 | iwl4965_get_hw_mode(priv, band); | |
8fb88032 | 1910 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c ZY |
1911 | |
1912 | /* Make sure there is enough space for the probe request, | |
1913 | * two mandatory IEs and the data */ | |
1914 | left -= 24; | |
1915 | if (left < 0) | |
1916 | return 0; | |
1917 | len += 24; | |
1918 | ||
1919 | frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ); | |
bb8c093b | 1920 | memcpy(frame->da, iwl4965_broadcast_addr, ETH_ALEN); |
b481de9c | 1921 | memcpy(frame->sa, priv->mac_addr, ETH_ALEN); |
bb8c093b | 1922 | memcpy(frame->bssid, iwl4965_broadcast_addr, ETH_ALEN); |
b481de9c ZY |
1923 | frame->seq_ctrl = 0; |
1924 | ||
1925 | /* fill in our indirect SSID IE */ | |
1926 | /* ...next IE... */ | |
1927 | ||
1928 | left -= 2; | |
1929 | if (left < 0) | |
1930 | return 0; | |
1931 | len += 2; | |
1932 | pos = &(frame->u.probe_req.variable[0]); | |
1933 | *pos++ = WLAN_EID_SSID; | |
1934 | *pos++ = 0; | |
1935 | ||
1936 | /* fill in our direct SSID IE... */ | |
1937 | if (is_direct) { | |
1938 | /* ...next IE... */ | |
1939 | left -= 2 + priv->essid_len; | |
1940 | if (left < 0) | |
1941 | return 0; | |
1942 | /* ... fill it in... */ | |
1943 | *pos++ = WLAN_EID_SSID; | |
1944 | *pos++ = priv->essid_len; | |
1945 | memcpy(pos, priv->essid, priv->essid_len); | |
1946 | pos += priv->essid_len; | |
1947 | len += 2 + priv->essid_len; | |
1948 | } | |
1949 | ||
1950 | /* fill in supported rate */ | |
1951 | /* ...next IE... */ | |
1952 | left -= 2; | |
1953 | if (left < 0) | |
1954 | return 0; | |
c7c46676 | 1955 | |
b481de9c ZY |
1956 | /* ... fill it in... */ |
1957 | *pos++ = WLAN_EID_SUPP_RATES; | |
1958 | *pos = 0; | |
c7c46676 | 1959 | |
bee488db | 1960 | /* exclude 60M rate */ |
1961 | active_rates = priv->rates_mask; | |
1962 | active_rates &= ~IWL_RATE_60M_MASK; | |
1963 | ||
1964 | active_rate_basic = active_rates & IWL_BASIC_RATES_MASK; | |
b481de9c | 1965 | |
c7c46676 | 1966 | cck_rates = IWL_CCK_RATES_MASK & active_rates; |
bb8c093b | 1967 | ret_rates = iwl4965_supported_rate_to_ie(pos, cck_rates, |
bee488db | 1968 | active_rate_basic, &left); |
c7c46676 TW |
1969 | active_rates &= ~ret_rates; |
1970 | ||
bb8c093b | 1971 | ret_rates = iwl4965_supported_rate_to_ie(pos, active_rates, |
bee488db | 1972 | active_rate_basic, &left); |
c7c46676 TW |
1973 | active_rates &= ~ret_rates; |
1974 | ||
b481de9c ZY |
1975 | len += 2 + *pos; |
1976 | pos += (*pos) + 1; | |
c7c46676 | 1977 | if (active_rates == 0) |
b481de9c ZY |
1978 | goto fill_end; |
1979 | ||
1980 | /* fill in supported extended rate */ | |
1981 | /* ...next IE... */ | |
1982 | left -= 2; | |
1983 | if (left < 0) | |
1984 | return 0; | |
1985 | /* ... fill it in... */ | |
1986 | *pos++ = WLAN_EID_EXT_SUPP_RATES; | |
1987 | *pos = 0; | |
bb8c093b | 1988 | iwl4965_supported_rate_to_ie(pos, active_rates, |
bee488db | 1989 | active_rate_basic, &left); |
b481de9c ZY |
1990 | if (*pos > 0) |
1991 | len += 2 + *pos; | |
1992 | ||
c8b0e6e1 | 1993 | #ifdef CONFIG_IWL4965_HT |
78330fdd TW |
1994 | if (sband && sband->ht_info.ht_supported) { |
1995 | struct ieee80211_ht_cap *ht_cap; | |
b481de9c ZY |
1996 | pos += (*pos) + 1; |
1997 | *pos++ = WLAN_EID_HT_CAPABILITY; | |
8fb88032 | 1998 | *pos++ = sizeof(struct ieee80211_ht_cap); |
78330fdd TW |
1999 | ht_cap = (struct ieee80211_ht_cap *)pos; |
2000 | ht_cap->cap_info = cpu_to_le16(sband->ht_info.cap); | |
2001 | memcpy(ht_cap->supp_mcs_set, sband->ht_info.supp_mcs_set, 16); | |
2002 | ht_cap->ampdu_params_info =(sband->ht_info.ampdu_factor & | |
2003 | IEEE80211_HT_CAP_AMPDU_FACTOR) | | |
2004 | ((sband->ht_info.ampdu_density << 2) & | |
2005 | IEEE80211_HT_CAP_AMPDU_DENSITY); | |
8fb88032 | 2006 | len += 2 + sizeof(struct ieee80211_ht_cap); |
b481de9c | 2007 | } |
c8b0e6e1 | 2008 | #endif /*CONFIG_IWL4965_HT */ |
b481de9c ZY |
2009 | |
2010 | fill_end: | |
2011 | return (u16)len; | |
2012 | } | |
2013 | ||
2014 | /* | |
2015 | * QoS support | |
2016 | */ | |
bb8c093b CH |
2017 | static int iwl4965_send_qos_params_command(struct iwl4965_priv *priv, |
2018 | struct iwl4965_qosparam_cmd *qos) | |
b481de9c ZY |
2019 | { |
2020 | ||
bb8c093b CH |
2021 | return iwl4965_send_cmd_pdu(priv, REPLY_QOS_PARAM, |
2022 | sizeof(struct iwl4965_qosparam_cmd), qos); | |
b481de9c ZY |
2023 | } |
2024 | ||
bb8c093b | 2025 | static void iwl4965_reset_qos(struct iwl4965_priv *priv) |
b481de9c ZY |
2026 | { |
2027 | u16 cw_min = 15; | |
2028 | u16 cw_max = 1023; | |
2029 | u8 aifs = 2; | |
2030 | u8 is_legacy = 0; | |
2031 | unsigned long flags; | |
2032 | int i; | |
2033 | ||
2034 | spin_lock_irqsave(&priv->lock, flags); | |
2035 | priv->qos_data.qos_active = 0; | |
2036 | ||
2037 | if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) { | |
2038 | if (priv->qos_data.qos_enable) | |
2039 | priv->qos_data.qos_active = 1; | |
2040 | if (!(priv->active_rate & 0xfff0)) { | |
2041 | cw_min = 31; | |
2042 | is_legacy = 1; | |
2043 | } | |
2044 | } else if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { | |
2045 | if (priv->qos_data.qos_enable) | |
2046 | priv->qos_data.qos_active = 1; | |
2047 | } else if (!(priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK)) { | |
2048 | cw_min = 31; | |
2049 | is_legacy = 1; | |
2050 | } | |
2051 | ||
2052 | if (priv->qos_data.qos_active) | |
2053 | aifs = 3; | |
2054 | ||
2055 | priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min); | |
2056 | priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max); | |
2057 | priv->qos_data.def_qos_parm.ac[0].aifsn = aifs; | |
2058 | priv->qos_data.def_qos_parm.ac[0].edca_txop = 0; | |
2059 | priv->qos_data.def_qos_parm.ac[0].reserved1 = 0; | |
2060 | ||
2061 | if (priv->qos_data.qos_active) { | |
2062 | i = 1; | |
2063 | priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min); | |
2064 | priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max); | |
2065 | priv->qos_data.def_qos_parm.ac[i].aifsn = 7; | |
2066 | priv->qos_data.def_qos_parm.ac[i].edca_txop = 0; | |
2067 | priv->qos_data.def_qos_parm.ac[i].reserved1 = 0; | |
2068 | ||
2069 | i = 2; | |
2070 | priv->qos_data.def_qos_parm.ac[i].cw_min = | |
2071 | cpu_to_le16((cw_min + 1) / 2 - 1); | |
2072 | priv->qos_data.def_qos_parm.ac[i].cw_max = | |
2073 | cpu_to_le16(cw_max); | |
2074 | priv->qos_data.def_qos_parm.ac[i].aifsn = 2; | |
2075 | if (is_legacy) | |
2076 | priv->qos_data.def_qos_parm.ac[i].edca_txop = | |
2077 | cpu_to_le16(6016); | |
2078 | else | |
2079 | priv->qos_data.def_qos_parm.ac[i].edca_txop = | |
2080 | cpu_to_le16(3008); | |
2081 | priv->qos_data.def_qos_parm.ac[i].reserved1 = 0; | |
2082 | ||
2083 | i = 3; | |
2084 | priv->qos_data.def_qos_parm.ac[i].cw_min = | |
2085 | cpu_to_le16((cw_min + 1) / 4 - 1); | |
2086 | priv->qos_data.def_qos_parm.ac[i].cw_max = | |
2087 | cpu_to_le16((cw_max + 1) / 2 - 1); | |
2088 | priv->qos_data.def_qos_parm.ac[i].aifsn = 2; | |
2089 | priv->qos_data.def_qos_parm.ac[i].reserved1 = 0; | |
2090 | if (is_legacy) | |
2091 | priv->qos_data.def_qos_parm.ac[i].edca_txop = | |
2092 | cpu_to_le16(3264); | |
2093 | else | |
2094 | priv->qos_data.def_qos_parm.ac[i].edca_txop = | |
2095 | cpu_to_le16(1504); | |
2096 | } else { | |
2097 | for (i = 1; i < 4; i++) { | |
2098 | priv->qos_data.def_qos_parm.ac[i].cw_min = | |
2099 | cpu_to_le16(cw_min); | |
2100 | priv->qos_data.def_qos_parm.ac[i].cw_max = | |
2101 | cpu_to_le16(cw_max); | |
2102 | priv->qos_data.def_qos_parm.ac[i].aifsn = aifs; | |
2103 | priv->qos_data.def_qos_parm.ac[i].edca_txop = 0; | |
2104 | priv->qos_data.def_qos_parm.ac[i].reserved1 = 0; | |
2105 | } | |
2106 | } | |
2107 | IWL_DEBUG_QOS("set QoS to default \n"); | |
2108 | ||
2109 | spin_unlock_irqrestore(&priv->lock, flags); | |
2110 | } | |
2111 | ||
bb8c093b | 2112 | static void iwl4965_activate_qos(struct iwl4965_priv *priv, u8 force) |
b481de9c ZY |
2113 | { |
2114 | unsigned long flags; | |
2115 | ||
b481de9c ZY |
2116 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
2117 | return; | |
2118 | ||
2119 | if (!priv->qos_data.qos_enable) | |
2120 | return; | |
2121 | ||
2122 | spin_lock_irqsave(&priv->lock, flags); | |
2123 | priv->qos_data.def_qos_parm.qos_flags = 0; | |
2124 | ||
2125 | if (priv->qos_data.qos_cap.q_AP.queue_request && | |
2126 | !priv->qos_data.qos_cap.q_AP.txop_request) | |
2127 | priv->qos_data.def_qos_parm.qos_flags |= | |
2128 | QOS_PARAM_FLG_TXOP_TYPE_MSK; | |
b481de9c ZY |
2129 | if (priv->qos_data.qos_active) |
2130 | priv->qos_data.def_qos_parm.qos_flags |= | |
2131 | QOS_PARAM_FLG_UPDATE_EDCA_MSK; | |
2132 | ||
c8b0e6e1 | 2133 | #ifdef CONFIG_IWL4965_HT |
fd105e79 | 2134 | if (priv->current_ht_config.is_ht) |
f1f1f5c7 | 2135 | priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK; |
c8b0e6e1 | 2136 | #endif /* CONFIG_IWL4965_HT */ |
f1f1f5c7 | 2137 | |
b481de9c ZY |
2138 | spin_unlock_irqrestore(&priv->lock, flags); |
2139 | ||
bb8c093b | 2140 | if (force || iwl4965_is_associated(priv)) { |
f1f1f5c7 TW |
2141 | IWL_DEBUG_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n", |
2142 | priv->qos_data.qos_active, | |
2143 | priv->qos_data.def_qos_parm.qos_flags); | |
b481de9c | 2144 | |
bb8c093b | 2145 | iwl4965_send_qos_params_command(priv, |
b481de9c ZY |
2146 | &(priv->qos_data.def_qos_parm)); |
2147 | } | |
2148 | } | |
2149 | ||
b481de9c ZY |
2150 | /* |
2151 | * Power management (not Tx power!) functions | |
2152 | */ | |
2153 | #define MSEC_TO_USEC 1024 | |
2154 | ||
2155 | #define NOSLP __constant_cpu_to_le16(0), 0, 0 | |
2156 | #define SLP IWL_POWER_DRIVER_ALLOW_SLEEP_MSK, 0, 0 | |
2157 | #define SLP_TIMEOUT(T) __constant_cpu_to_le32((T) * MSEC_TO_USEC) | |
2158 | #define SLP_VEC(X0, X1, X2, X3, X4) {__constant_cpu_to_le32(X0), \ | |
2159 | __constant_cpu_to_le32(X1), \ | |
2160 | __constant_cpu_to_le32(X2), \ | |
2161 | __constant_cpu_to_le32(X3), \ | |
2162 | __constant_cpu_to_le32(X4)} | |
2163 | ||
2164 | ||
2165 | /* default power management (not Tx power) table values */ | |
2166 | /* for tim 0-10 */ | |
bb8c093b | 2167 | static struct iwl4965_power_vec_entry range_0[IWL_POWER_AC] = { |
b481de9c ZY |
2168 | {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0}, |
2169 | {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), SLP_VEC(1, 2, 3, 4, 4)}, 0}, | |
2170 | {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), SLP_VEC(2, 4, 6, 7, 7)}, 0}, | |
2171 | {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), SLP_VEC(2, 6, 9, 9, 10)}, 0}, | |
2172 | {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 10)}, 1}, | |
2173 | {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), SLP_VEC(4, 7, 10, 10, 10)}, 1} | |
2174 | }; | |
2175 | ||
2176 | /* for tim > 10 */ | |
bb8c093b | 2177 | static struct iwl4965_power_vec_entry range_1[IWL_POWER_AC] = { |
b481de9c ZY |
2178 | {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0}, |
2179 | {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), | |
2180 | SLP_VEC(1, 2, 3, 4, 0xFF)}, 0}, | |
2181 | {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), | |
2182 | SLP_VEC(2, 4, 6, 7, 0xFF)}, 0}, | |
2183 | {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), | |
2184 | SLP_VEC(2, 6, 9, 9, 0xFF)}, 0}, | |
2185 | {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 0xFF)}, 0}, | |
2186 | {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), | |
2187 | SLP_VEC(4, 7, 10, 10, 0xFF)}, 0} | |
2188 | }; | |
2189 | ||
bb8c093b | 2190 | int iwl4965_power_init_handle(struct iwl4965_priv *priv) |
b481de9c ZY |
2191 | { |
2192 | int rc = 0, i; | |
bb8c093b CH |
2193 | struct iwl4965_power_mgr *pow_data; |
2194 | int size = sizeof(struct iwl4965_power_vec_entry) * IWL_POWER_AC; | |
b481de9c ZY |
2195 | u16 pci_pm; |
2196 | ||
2197 | IWL_DEBUG_POWER("Initialize power \n"); | |
2198 | ||
2199 | pow_data = &(priv->power_data); | |
2200 | ||
2201 | memset(pow_data, 0, sizeof(*pow_data)); | |
2202 | ||
2203 | pow_data->active_index = IWL_POWER_RANGE_0; | |
2204 | pow_data->dtim_val = 0xffff; | |
2205 | ||
2206 | memcpy(&pow_data->pwr_range_0[0], &range_0[0], size); | |
2207 | memcpy(&pow_data->pwr_range_1[0], &range_1[0], size); | |
2208 | ||
2209 | rc = pci_read_config_word(priv->pci_dev, PCI_LINK_CTRL, &pci_pm); | |
2210 | if (rc != 0) | |
2211 | return 0; | |
2212 | else { | |
bb8c093b | 2213 | struct iwl4965_powertable_cmd *cmd; |
b481de9c ZY |
2214 | |
2215 | IWL_DEBUG_POWER("adjust power command flags\n"); | |
2216 | ||
2217 | for (i = 0; i < IWL_POWER_AC; i++) { | |
2218 | cmd = &pow_data->pwr_range_0[i].cmd; | |
2219 | ||
2220 | if (pci_pm & 0x1) | |
2221 | cmd->flags &= ~IWL_POWER_PCI_PM_MSK; | |
2222 | else | |
2223 | cmd->flags |= IWL_POWER_PCI_PM_MSK; | |
2224 | } | |
2225 | } | |
2226 | return rc; | |
2227 | } | |
2228 | ||
bb8c093b CH |
2229 | static int iwl4965_update_power_cmd(struct iwl4965_priv *priv, |
2230 | struct iwl4965_powertable_cmd *cmd, u32 mode) | |
b481de9c ZY |
2231 | { |
2232 | int rc = 0, i; | |
2233 | u8 skip; | |
2234 | u32 max_sleep = 0; | |
bb8c093b | 2235 | struct iwl4965_power_vec_entry *range; |
b481de9c | 2236 | u8 period = 0; |
bb8c093b | 2237 | struct iwl4965_power_mgr *pow_data; |
b481de9c ZY |
2238 | |
2239 | if (mode > IWL_POWER_INDEX_5) { | |
2240 | IWL_DEBUG_POWER("Error invalid power mode \n"); | |
2241 | return -1; | |
2242 | } | |
2243 | pow_data = &(priv->power_data); | |
2244 | ||
2245 | if (pow_data->active_index == IWL_POWER_RANGE_0) | |
2246 | range = &pow_data->pwr_range_0[0]; | |
2247 | else | |
2248 | range = &pow_data->pwr_range_1[1]; | |
2249 | ||
bb8c093b | 2250 | memcpy(cmd, &range[mode].cmd, sizeof(struct iwl4965_powertable_cmd)); |
b481de9c ZY |
2251 | |
2252 | #ifdef IWL_MAC80211_DISABLE | |
2253 | if (priv->assoc_network != NULL) { | |
2254 | unsigned long flags; | |
2255 | ||
2256 | period = priv->assoc_network->tim.tim_period; | |
2257 | } | |
2258 | #endif /*IWL_MAC80211_DISABLE */ | |
2259 | skip = range[mode].no_dtim; | |
2260 | ||
2261 | if (period == 0) { | |
2262 | period = 1; | |
2263 | skip = 0; | |
2264 | } | |
2265 | ||
2266 | if (skip == 0) { | |
2267 | max_sleep = period; | |
2268 | cmd->flags &= ~IWL_POWER_SLEEP_OVER_DTIM_MSK; | |
2269 | } else { | |
2270 | __le32 slp_itrvl = cmd->sleep_interval[IWL_POWER_VEC_SIZE - 1]; | |
2271 | max_sleep = (le32_to_cpu(slp_itrvl) / period) * period; | |
2272 | cmd->flags |= IWL_POWER_SLEEP_OVER_DTIM_MSK; | |
2273 | } | |
2274 | ||
2275 | for (i = 0; i < IWL_POWER_VEC_SIZE; i++) { | |
2276 | if (le32_to_cpu(cmd->sleep_interval[i]) > max_sleep) | |
2277 | cmd->sleep_interval[i] = cpu_to_le32(max_sleep); | |
2278 | } | |
2279 | ||
2280 | IWL_DEBUG_POWER("Flags value = 0x%08X\n", cmd->flags); | |
2281 | IWL_DEBUG_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout)); | |
2282 | IWL_DEBUG_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout)); | |
2283 | IWL_DEBUG_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n", | |
2284 | le32_to_cpu(cmd->sleep_interval[0]), | |
2285 | le32_to_cpu(cmd->sleep_interval[1]), | |
2286 | le32_to_cpu(cmd->sleep_interval[2]), | |
2287 | le32_to_cpu(cmd->sleep_interval[3]), | |
2288 | le32_to_cpu(cmd->sleep_interval[4])); | |
2289 | ||
2290 | return rc; | |
2291 | } | |
2292 | ||
bb8c093b | 2293 | static int iwl4965_send_power_mode(struct iwl4965_priv *priv, u32 mode) |
b481de9c | 2294 | { |
9a62f73b | 2295 | u32 uninitialized_var(final_mode); |
b481de9c | 2296 | int rc; |
bb8c093b | 2297 | struct iwl4965_powertable_cmd cmd; |
b481de9c ZY |
2298 | |
2299 | /* If on battery, set to 3, | |
01ebd063 | 2300 | * if plugged into AC power, set to CAM ("continuously aware mode"), |
b481de9c ZY |
2301 | * else user level */ |
2302 | switch (mode) { | |
2303 | case IWL_POWER_BATTERY: | |
2304 | final_mode = IWL_POWER_INDEX_3; | |
2305 | break; | |
2306 | case IWL_POWER_AC: | |
2307 | final_mode = IWL_POWER_MODE_CAM; | |
2308 | break; | |
2309 | default: | |
2310 | final_mode = mode; | |
2311 | break; | |
2312 | } | |
2313 | ||
2314 | cmd.keep_alive_beacons = 0; | |
2315 | ||
bb8c093b | 2316 | iwl4965_update_power_cmd(priv, &cmd, final_mode); |
b481de9c | 2317 | |
bb8c093b | 2318 | rc = iwl4965_send_cmd_pdu(priv, POWER_TABLE_CMD, sizeof(cmd), &cmd); |
b481de9c ZY |
2319 | |
2320 | if (final_mode == IWL_POWER_MODE_CAM) | |
2321 | clear_bit(STATUS_POWER_PMI, &priv->status); | |
2322 | else | |
2323 | set_bit(STATUS_POWER_PMI, &priv->status); | |
2324 | ||
2325 | return rc; | |
2326 | } | |
2327 | ||
bb8c093b | 2328 | int iwl4965_is_network_packet(struct iwl4965_priv *priv, struct ieee80211_hdr *header) |
b481de9c ZY |
2329 | { |
2330 | /* Filter incoming packets to determine if they are targeted toward | |
2331 | * this network, discarding packets coming from ourselves */ | |
2332 | switch (priv->iw_mode) { | |
2333 | case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */ | |
2334 | /* packets from our adapter are dropped (echo) */ | |
2335 | if (!compare_ether_addr(header->addr2, priv->mac_addr)) | |
2336 | return 0; | |
2337 | /* {broad,multi}cast packets to our IBSS go through */ | |
2338 | if (is_multicast_ether_addr(header->addr1)) | |
2339 | return !compare_ether_addr(header->addr3, priv->bssid); | |
2340 | /* packets to our adapter go through */ | |
2341 | return !compare_ether_addr(header->addr1, priv->mac_addr); | |
2342 | case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */ | |
2343 | /* packets from our adapter are dropped (echo) */ | |
2344 | if (!compare_ether_addr(header->addr3, priv->mac_addr)) | |
2345 | return 0; | |
2346 | /* {broad,multi}cast packets to our BSS go through */ | |
2347 | if (is_multicast_ether_addr(header->addr1)) | |
2348 | return !compare_ether_addr(header->addr2, priv->bssid); | |
2349 | /* packets to our adapter go through */ | |
2350 | return !compare_ether_addr(header->addr1, priv->mac_addr); | |
2351 | } | |
2352 | ||
2353 | return 1; | |
2354 | } | |
2355 | ||
2356 | #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x | |
2357 | ||
bb8c093b | 2358 | static const char *iwl4965_get_tx_fail_reason(u32 status) |
b481de9c ZY |
2359 | { |
2360 | switch (status & TX_STATUS_MSK) { | |
2361 | case TX_STATUS_SUCCESS: | |
2362 | return "SUCCESS"; | |
2363 | TX_STATUS_ENTRY(SHORT_LIMIT); | |
2364 | TX_STATUS_ENTRY(LONG_LIMIT); | |
2365 | TX_STATUS_ENTRY(FIFO_UNDERRUN); | |
2366 | TX_STATUS_ENTRY(MGMNT_ABORT); | |
2367 | TX_STATUS_ENTRY(NEXT_FRAG); | |
2368 | TX_STATUS_ENTRY(LIFE_EXPIRE); | |
2369 | TX_STATUS_ENTRY(DEST_PS); | |
2370 | TX_STATUS_ENTRY(ABORTED); | |
2371 | TX_STATUS_ENTRY(BT_RETRY); | |
2372 | TX_STATUS_ENTRY(STA_INVALID); | |
2373 | TX_STATUS_ENTRY(FRAG_DROPPED); | |
2374 | TX_STATUS_ENTRY(TID_DISABLE); | |
2375 | TX_STATUS_ENTRY(FRAME_FLUSHED); | |
2376 | TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL); | |
2377 | TX_STATUS_ENTRY(TX_LOCKED); | |
2378 | TX_STATUS_ENTRY(NO_BEACON_ON_RADAR); | |
2379 | } | |
2380 | ||
2381 | return "UNKNOWN"; | |
2382 | } | |
2383 | ||
2384 | /** | |
bb8c093b | 2385 | * iwl4965_scan_cancel - Cancel any currently executing HW scan |
b481de9c ZY |
2386 | * |
2387 | * NOTE: priv->mutex is not required before calling this function | |
2388 | */ | |
bb8c093b | 2389 | static int iwl4965_scan_cancel(struct iwl4965_priv *priv) |
b481de9c ZY |
2390 | { |
2391 | if (!test_bit(STATUS_SCAN_HW, &priv->status)) { | |
2392 | clear_bit(STATUS_SCANNING, &priv->status); | |
2393 | return 0; | |
2394 | } | |
2395 | ||
2396 | if (test_bit(STATUS_SCANNING, &priv->status)) { | |
2397 | if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) { | |
2398 | IWL_DEBUG_SCAN("Queuing scan abort.\n"); | |
2399 | set_bit(STATUS_SCAN_ABORTING, &priv->status); | |
2400 | queue_work(priv->workqueue, &priv->abort_scan); | |
2401 | ||
2402 | } else | |
2403 | IWL_DEBUG_SCAN("Scan abort already in progress.\n"); | |
2404 | ||
2405 | return test_bit(STATUS_SCANNING, &priv->status); | |
2406 | } | |
2407 | ||
2408 | return 0; | |
2409 | } | |
2410 | ||
2411 | /** | |
bb8c093b | 2412 | * iwl4965_scan_cancel_timeout - Cancel any currently executing HW scan |
b481de9c ZY |
2413 | * @ms: amount of time to wait (in milliseconds) for scan to abort |
2414 | * | |
2415 | * NOTE: priv->mutex must be held before calling this function | |
2416 | */ | |
bb8c093b | 2417 | static int iwl4965_scan_cancel_timeout(struct iwl4965_priv *priv, unsigned long ms) |
b481de9c ZY |
2418 | { |
2419 | unsigned long now = jiffies; | |
2420 | int ret; | |
2421 | ||
bb8c093b | 2422 | ret = iwl4965_scan_cancel(priv); |
b481de9c ZY |
2423 | if (ret && ms) { |
2424 | mutex_unlock(&priv->mutex); | |
2425 | while (!time_after(jiffies, now + msecs_to_jiffies(ms)) && | |
2426 | test_bit(STATUS_SCANNING, &priv->status)) | |
2427 | msleep(1); | |
2428 | mutex_lock(&priv->mutex); | |
2429 | ||
2430 | return test_bit(STATUS_SCANNING, &priv->status); | |
2431 | } | |
2432 | ||
2433 | return ret; | |
2434 | } | |
2435 | ||
bb8c093b | 2436 | static void iwl4965_sequence_reset(struct iwl4965_priv *priv) |
b481de9c ZY |
2437 | { |
2438 | /* Reset ieee stats */ | |
2439 | ||
2440 | /* We don't reset the net_device_stats (ieee->stats) on | |
2441 | * re-association */ | |
2442 | ||
2443 | priv->last_seq_num = -1; | |
2444 | priv->last_frag_num = -1; | |
2445 | priv->last_packet_time = 0; | |
2446 | ||
bb8c093b | 2447 | iwl4965_scan_cancel(priv); |
b481de9c ZY |
2448 | } |
2449 | ||
2450 | #define MAX_UCODE_BEACON_INTERVAL 4096 | |
2451 | #define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA) | |
2452 | ||
bb8c093b | 2453 | static __le16 iwl4965_adjust_beacon_interval(u16 beacon_val) |
b481de9c ZY |
2454 | { |
2455 | u16 new_val = 0; | |
2456 | u16 beacon_factor = 0; | |
2457 | ||
2458 | beacon_factor = | |
2459 | (beacon_val + MAX_UCODE_BEACON_INTERVAL) | |
2460 | / MAX_UCODE_BEACON_INTERVAL; | |
2461 | new_val = beacon_val / beacon_factor; | |
2462 | ||
2463 | return cpu_to_le16(new_val); | |
2464 | } | |
2465 | ||
bb8c093b | 2466 | static void iwl4965_setup_rxon_timing(struct iwl4965_priv *priv) |
b481de9c ZY |
2467 | { |
2468 | u64 interval_tm_unit; | |
2469 | u64 tsf, result; | |
2470 | unsigned long flags; | |
2471 | struct ieee80211_conf *conf = NULL; | |
2472 | u16 beacon_int = 0; | |
2473 | ||
2474 | conf = ieee80211_get_hw_conf(priv->hw); | |
2475 | ||
2476 | spin_lock_irqsave(&priv->lock, flags); | |
2477 | priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp1); | |
2478 | priv->rxon_timing.timestamp.dw[0] = cpu_to_le32(priv->timestamp0); | |
2479 | ||
2480 | priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL; | |
2481 | ||
2482 | tsf = priv->timestamp1; | |
2483 | tsf = ((tsf << 32) | priv->timestamp0); | |
2484 | ||
2485 | beacon_int = priv->beacon_int; | |
2486 | spin_unlock_irqrestore(&priv->lock, flags); | |
2487 | ||
2488 | if (priv->iw_mode == IEEE80211_IF_TYPE_STA) { | |
2489 | if (beacon_int == 0) { | |
2490 | priv->rxon_timing.beacon_interval = cpu_to_le16(100); | |
2491 | priv->rxon_timing.beacon_init_val = cpu_to_le32(102400); | |
2492 | } else { | |
2493 | priv->rxon_timing.beacon_interval = | |
2494 | cpu_to_le16(beacon_int); | |
2495 | priv->rxon_timing.beacon_interval = | |
bb8c093b | 2496 | iwl4965_adjust_beacon_interval( |
b481de9c ZY |
2497 | le16_to_cpu(priv->rxon_timing.beacon_interval)); |
2498 | } | |
2499 | ||
2500 | priv->rxon_timing.atim_window = 0; | |
2501 | } else { | |
2502 | priv->rxon_timing.beacon_interval = | |
bb8c093b | 2503 | iwl4965_adjust_beacon_interval(conf->beacon_int); |
b481de9c ZY |
2504 | /* TODO: we need to get atim_window from upper stack |
2505 | * for now we set to 0 */ | |
2506 | priv->rxon_timing.atim_window = 0; | |
2507 | } | |
2508 | ||
2509 | interval_tm_unit = | |
2510 | (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024); | |
2511 | result = do_div(tsf, interval_tm_unit); | |
2512 | priv->rxon_timing.beacon_init_val = | |
2513 | cpu_to_le32((u32) ((u64) interval_tm_unit - result)); | |
2514 | ||
2515 | IWL_DEBUG_ASSOC | |
2516 | ("beacon interval %d beacon timer %d beacon tim %d\n", | |
2517 | le16_to_cpu(priv->rxon_timing.beacon_interval), | |
2518 | le32_to_cpu(priv->rxon_timing.beacon_init_val), | |
2519 | le16_to_cpu(priv->rxon_timing.atim_window)); | |
2520 | } | |
2521 | ||
bb8c093b | 2522 | static int iwl4965_scan_initiate(struct iwl4965_priv *priv) |
b481de9c ZY |
2523 | { |
2524 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { | |
2525 | IWL_ERROR("APs don't scan.\n"); | |
2526 | return 0; | |
2527 | } | |
2528 | ||
bb8c093b | 2529 | if (!iwl4965_is_ready_rf(priv)) { |
b481de9c ZY |
2530 | IWL_DEBUG_SCAN("Aborting scan due to not ready.\n"); |
2531 | return -EIO; | |
2532 | } | |
2533 | ||
2534 | if (test_bit(STATUS_SCANNING, &priv->status)) { | |
2535 | IWL_DEBUG_SCAN("Scan already in progress.\n"); | |
2536 | return -EAGAIN; | |
2537 | } | |
2538 | ||
2539 | if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) { | |
2540 | IWL_DEBUG_SCAN("Scan request while abort pending. " | |
2541 | "Queuing.\n"); | |
2542 | return -EAGAIN; | |
2543 | } | |
2544 | ||
2545 | IWL_DEBUG_INFO("Starting scan...\n"); | |
2546 | priv->scan_bands = 2; | |
2547 | set_bit(STATUS_SCANNING, &priv->status); | |
2548 | priv->scan_start = jiffies; | |
2549 | priv->scan_pass_start = priv->scan_start; | |
2550 | ||
2551 | queue_work(priv->workqueue, &priv->request_scan); | |
2552 | ||
2553 | return 0; | |
2554 | } | |
2555 | ||
bb8c093b | 2556 | static int iwl4965_set_rxon_hwcrypto(struct iwl4965_priv *priv, int hw_decrypt) |
b481de9c | 2557 | { |
bb8c093b | 2558 | struct iwl4965_rxon_cmd *rxon = &priv->staging_rxon; |
b481de9c ZY |
2559 | |
2560 | if (hw_decrypt) | |
2561 | rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK; | |
2562 | else | |
2563 | rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK; | |
2564 | ||
2565 | return 0; | |
2566 | } | |
2567 | ||
8318d78a JB |
2568 | static void iwl4965_set_flags_for_phymode(struct iwl4965_priv *priv, |
2569 | enum ieee80211_band band) | |
b481de9c | 2570 | { |
8318d78a | 2571 | if (band == IEEE80211_BAND_5GHZ) { |
b481de9c ZY |
2572 | priv->staging_rxon.flags &= |
2573 | ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK | |
2574 | | RXON_FLG_CCK_MSK); | |
2575 | priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK; | |
2576 | } else { | |
bb8c093b | 2577 | /* Copied from iwl4965_bg_post_associate() */ |
b481de9c ZY |
2578 | if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME) |
2579 | priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK; | |
2580 | else | |
2581 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK; | |
2582 | ||
2583 | if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) | |
2584 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK; | |
2585 | ||
2586 | priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK; | |
2587 | priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK; | |
2588 | priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK; | |
2589 | } | |
2590 | } | |
2591 | ||
2592 | /* | |
01ebd063 | 2593 | * initialize rxon structure with default values from eeprom |
b481de9c | 2594 | */ |
bb8c093b | 2595 | static void iwl4965_connection_init_rx_config(struct iwl4965_priv *priv) |
b481de9c | 2596 | { |
bb8c093b | 2597 | const struct iwl4965_channel_info *ch_info; |
b481de9c ZY |
2598 | |
2599 | memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon)); | |
2600 | ||
2601 | switch (priv->iw_mode) { | |
2602 | case IEEE80211_IF_TYPE_AP: | |
2603 | priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP; | |
2604 | break; | |
2605 | ||
2606 | case IEEE80211_IF_TYPE_STA: | |
2607 | priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS; | |
2608 | priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK; | |
2609 | break; | |
2610 | ||
2611 | case IEEE80211_IF_TYPE_IBSS: | |
2612 | priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS; | |
2613 | priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK; | |
2614 | priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK | | |
2615 | RXON_FILTER_ACCEPT_GRP_MSK; | |
2616 | break; | |
2617 | ||
2618 | case IEEE80211_IF_TYPE_MNTR: | |
2619 | priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER; | |
2620 | priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK | | |
2621 | RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK; | |
2622 | break; | |
2623 | } | |
2624 | ||
2625 | #if 0 | |
2626 | /* TODO: Figure out when short_preamble would be set and cache from | |
2627 | * that */ | |
2628 | if (!hw_to_local(priv->hw)->short_preamble) | |
2629 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK; | |
2630 | else | |
2631 | priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK; | |
2632 | #endif | |
2633 | ||
8318d78a | 2634 | ch_info = iwl4965_get_channel_info(priv, priv->band, |
b481de9c ZY |
2635 | le16_to_cpu(priv->staging_rxon.channel)); |
2636 | ||
2637 | if (!ch_info) | |
2638 | ch_info = &priv->channel_info[0]; | |
2639 | ||
2640 | /* | |
2641 | * in some case A channels are all non IBSS | |
2642 | * in this case force B/G channel | |
2643 | */ | |
2644 | if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) && | |
2645 | !(is_channel_ibss(ch_info))) | |
2646 | ch_info = &priv->channel_info[0]; | |
2647 | ||
2648 | priv->staging_rxon.channel = cpu_to_le16(ch_info->channel); | |
8318d78a | 2649 | priv->band = ch_info->band; |
b481de9c | 2650 | |
8318d78a | 2651 | iwl4965_set_flags_for_phymode(priv, priv->band); |
b481de9c ZY |
2652 | |
2653 | priv->staging_rxon.ofdm_basic_rates = | |
2654 | (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF; | |
2655 | priv->staging_rxon.cck_basic_rates = | |
2656 | (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF; | |
2657 | ||
2658 | priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK | | |
2659 | RXON_FLG_CHANNEL_MODE_PURE_40_MSK); | |
2660 | memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN); | |
2661 | memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN); | |
2662 | priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff; | |
2663 | priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff; | |
2664 | iwl4965_set_rxon_chain(priv); | |
2665 | } | |
2666 | ||
bb8c093b | 2667 | static int iwl4965_set_mode(struct iwl4965_priv *priv, int mode) |
b481de9c | 2668 | { |
b481de9c | 2669 | if (mode == IEEE80211_IF_TYPE_IBSS) { |
bb8c093b | 2670 | const struct iwl4965_channel_info *ch_info; |
b481de9c | 2671 | |
bb8c093b | 2672 | ch_info = iwl4965_get_channel_info(priv, |
8318d78a | 2673 | priv->band, |
b481de9c ZY |
2674 | le16_to_cpu(priv->staging_rxon.channel)); |
2675 | ||
2676 | if (!ch_info || !is_channel_ibss(ch_info)) { | |
2677 | IWL_ERROR("channel %d not IBSS channel\n", | |
2678 | le16_to_cpu(priv->staging_rxon.channel)); | |
2679 | return -EINVAL; | |
2680 | } | |
2681 | } | |
2682 | ||
b481de9c ZY |
2683 | priv->iw_mode = mode; |
2684 | ||
bb8c093b | 2685 | iwl4965_connection_init_rx_config(priv); |
b481de9c ZY |
2686 | memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN); |
2687 | ||
bb8c093b | 2688 | iwl4965_clear_stations_table(priv); |
b481de9c | 2689 | |
fde3571f MA |
2690 | /* dont commit rxon if rf-kill is on*/ |
2691 | if (!iwl4965_is_ready_rf(priv)) | |
2692 | return -EAGAIN; | |
2693 | ||
2694 | cancel_delayed_work(&priv->scan_check); | |
2695 | if (iwl4965_scan_cancel_timeout(priv, 100)) { | |
2696 | IWL_WARNING("Aborted scan still in progress after 100ms\n"); | |
2697 | IWL_DEBUG_MAC80211("leaving - scan abort failed.\n"); | |
2698 | return -EAGAIN; | |
2699 | } | |
2700 | ||
bb8c093b | 2701 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
2702 | |
2703 | return 0; | |
2704 | } | |
2705 | ||
bb8c093b | 2706 | static void iwl4965_build_tx_cmd_hwcrypto(struct iwl4965_priv *priv, |
b481de9c | 2707 | struct ieee80211_tx_control *ctl, |
bb8c093b | 2708 | struct iwl4965_cmd *cmd, |
b481de9c ZY |
2709 | struct sk_buff *skb_frag, |
2710 | int last_frag) | |
2711 | { | |
bb8c093b | 2712 | struct iwl4965_hw_key *keyinfo = &priv->stations[ctl->key_idx].keyinfo; |
b481de9c ZY |
2713 | |
2714 | switch (keyinfo->alg) { | |
2715 | case ALG_CCMP: | |
2716 | cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM; | |
2717 | memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen); | |
2718 | IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n"); | |
2719 | break; | |
2720 | ||
2721 | case ALG_TKIP: | |
2722 | #if 0 | |
2723 | cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP; | |
2724 | ||
2725 | if (last_frag) | |
2726 | memcpy(cmd->cmd.tx.tkip_mic.byte, skb_frag->tail - 8, | |
2727 | 8); | |
2728 | else | |
2729 | memset(cmd->cmd.tx.tkip_mic.byte, 0, 8); | |
2730 | #endif | |
2731 | break; | |
2732 | ||
2733 | case ALG_WEP: | |
2734 | cmd->cmd.tx.sec_ctl = TX_CMD_SEC_WEP | | |
2735 | (ctl->key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT; | |
2736 | ||
2737 | if (keyinfo->keylen == 13) | |
2738 | cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128; | |
2739 | ||
2740 | memcpy(&cmd->cmd.tx.key[3], keyinfo->key, keyinfo->keylen); | |
2741 | ||
2742 | IWL_DEBUG_TX("Configuring packet for WEP encryption " | |
2743 | "with key %d\n", ctl->key_idx); | |
2744 | break; | |
2745 | ||
b481de9c ZY |
2746 | default: |
2747 | printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg); | |
2748 | break; | |
2749 | } | |
2750 | } | |
2751 | ||
2752 | /* | |
2753 | * handle build REPLY_TX command notification. | |
2754 | */ | |
bb8c093b CH |
2755 | static void iwl4965_build_tx_cmd_basic(struct iwl4965_priv *priv, |
2756 | struct iwl4965_cmd *cmd, | |
b481de9c ZY |
2757 | struct ieee80211_tx_control *ctrl, |
2758 | struct ieee80211_hdr *hdr, | |
2759 | int is_unicast, u8 std_id) | |
2760 | { | |
2761 | __le16 *qc; | |
2762 | u16 fc = le16_to_cpu(hdr->frame_control); | |
2763 | __le32 tx_flags = cmd->cmd.tx.tx_flags; | |
2764 | ||
2765 | cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; | |
2766 | if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) { | |
2767 | tx_flags |= TX_CMD_FLG_ACK_MSK; | |
2768 | if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) | |
2769 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
2770 | if (ieee80211_is_probe_response(fc) && | |
2771 | !(le16_to_cpu(hdr->seq_ctrl) & 0xf)) | |
2772 | tx_flags |= TX_CMD_FLG_TSF_MSK; | |
2773 | } else { | |
2774 | tx_flags &= (~TX_CMD_FLG_ACK_MSK); | |
2775 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
2776 | } | |
2777 | ||
87e4f7df TW |
2778 | if (ieee80211_is_back_request(fc)) |
2779 | tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK; | |
2780 | ||
2781 | ||
b481de9c ZY |
2782 | cmd->cmd.tx.sta_id = std_id; |
2783 | if (ieee80211_get_morefrag(hdr)) | |
2784 | tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK; | |
2785 | ||
2786 | qc = ieee80211_get_qos_ctrl(hdr); | |
2787 | if (qc) { | |
2788 | cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf); | |
2789 | tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK; | |
2790 | } else | |
2791 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
2792 | ||
2793 | if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) { | |
2794 | tx_flags |= TX_CMD_FLG_RTS_MSK; | |
2795 | tx_flags &= ~TX_CMD_FLG_CTS_MSK; | |
2796 | } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) { | |
2797 | tx_flags &= ~TX_CMD_FLG_RTS_MSK; | |
2798 | tx_flags |= TX_CMD_FLG_CTS_MSK; | |
2799 | } | |
2800 | ||
2801 | if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK)) | |
2802 | tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK; | |
2803 | ||
2804 | tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK); | |
2805 | if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) { | |
2806 | if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ || | |
2807 | (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ) | |
bc434dd2 | 2808 | cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(3); |
b481de9c | 2809 | else |
bc434dd2 | 2810 | cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(2); |
b481de9c ZY |
2811 | } else |
2812 | cmd->cmd.tx.timeout.pm_frame_timeout = 0; | |
2813 | ||
2814 | cmd->cmd.tx.driver_txop = 0; | |
2815 | cmd->cmd.tx.tx_flags = tx_flags; | |
2816 | cmd->cmd.tx.next_frame_len = 0; | |
2817 | } | |
2818 | ||
6440adb5 BC |
2819 | /** |
2820 | * iwl4965_get_sta_id - Find station's index within station table | |
2821 | * | |
2822 | * If new IBSS station, create new entry in station table | |
2823 | */ | |
9fbab516 BC |
2824 | static int iwl4965_get_sta_id(struct iwl4965_priv *priv, |
2825 | struct ieee80211_hdr *hdr) | |
b481de9c ZY |
2826 | { |
2827 | int sta_id; | |
2828 | u16 fc = le16_to_cpu(hdr->frame_control); | |
0795af57 | 2829 | DECLARE_MAC_BUF(mac); |
b481de9c | 2830 | |
6440adb5 | 2831 | /* If this frame is broadcast or management, use broadcast station id */ |
b481de9c ZY |
2832 | if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) || |
2833 | is_multicast_ether_addr(hdr->addr1)) | |
2834 | return priv->hw_setting.bcast_sta_id; | |
2835 | ||
2836 | switch (priv->iw_mode) { | |
2837 | ||
6440adb5 BC |
2838 | /* If we are a client station in a BSS network, use the special |
2839 | * AP station entry (that's the only station we communicate with) */ | |
b481de9c ZY |
2840 | case IEEE80211_IF_TYPE_STA: |
2841 | return IWL_AP_ID; | |
2842 | ||
2843 | /* If we are an AP, then find the station, or use BCAST */ | |
2844 | case IEEE80211_IF_TYPE_AP: | |
bb8c093b | 2845 | sta_id = iwl4965_hw_find_station(priv, hdr->addr1); |
b481de9c ZY |
2846 | if (sta_id != IWL_INVALID_STATION) |
2847 | return sta_id; | |
2848 | return priv->hw_setting.bcast_sta_id; | |
2849 | ||
6440adb5 BC |
2850 | /* If this frame is going out to an IBSS network, find the station, |
2851 | * or create a new station table entry */ | |
b481de9c | 2852 | case IEEE80211_IF_TYPE_IBSS: |
bb8c093b | 2853 | sta_id = iwl4965_hw_find_station(priv, hdr->addr1); |
b481de9c ZY |
2854 | if (sta_id != IWL_INVALID_STATION) |
2855 | return sta_id; | |
2856 | ||
6440adb5 | 2857 | /* Create new station table entry */ |
67d62035 RR |
2858 | sta_id = iwl4965_add_station_flags(priv, hdr->addr1, |
2859 | 0, CMD_ASYNC, NULL); | |
b481de9c ZY |
2860 | |
2861 | if (sta_id != IWL_INVALID_STATION) | |
2862 | return sta_id; | |
2863 | ||
0795af57 | 2864 | IWL_DEBUG_DROP("Station %s not in station map. " |
b481de9c | 2865 | "Defaulting to broadcast...\n", |
0795af57 | 2866 | print_mac(mac, hdr->addr1)); |
bb8c093b | 2867 | iwl4965_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr)); |
b481de9c ZY |
2868 | return priv->hw_setting.bcast_sta_id; |
2869 | ||
2870 | default: | |
01ebd063 | 2871 | IWL_WARNING("Unknown mode of operation: %d", priv->iw_mode); |
b481de9c ZY |
2872 | return priv->hw_setting.bcast_sta_id; |
2873 | } | |
2874 | } | |
2875 | ||
2876 | /* | |
2877 | * start REPLY_TX command process | |
2878 | */ | |
bb8c093b | 2879 | static int iwl4965_tx_skb(struct iwl4965_priv *priv, |
b481de9c ZY |
2880 | struct sk_buff *skb, struct ieee80211_tx_control *ctl) |
2881 | { | |
2882 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; | |
bb8c093b | 2883 | struct iwl4965_tfd_frame *tfd; |
b481de9c ZY |
2884 | u32 *control_flags; |
2885 | int txq_id = ctl->queue; | |
bb8c093b CH |
2886 | struct iwl4965_tx_queue *txq = NULL; |
2887 | struct iwl4965_queue *q = NULL; | |
b481de9c ZY |
2888 | dma_addr_t phys_addr; |
2889 | dma_addr_t txcmd_phys; | |
87e4f7df | 2890 | dma_addr_t scratch_phys; |
bb8c093b | 2891 | struct iwl4965_cmd *out_cmd = NULL; |
b481de9c ZY |
2892 | u16 len, idx, len_org; |
2893 | u8 id, hdr_len, unicast; | |
2894 | u8 sta_id; | |
2895 | u16 seq_number = 0; | |
2896 | u16 fc; | |
2897 | __le16 *qc; | |
2898 | u8 wait_write_ptr = 0; | |
2899 | unsigned long flags; | |
2900 | int rc; | |
2901 | ||
2902 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b | 2903 | if (iwl4965_is_rfkill(priv)) { |
b481de9c ZY |
2904 | IWL_DEBUG_DROP("Dropping - RF KILL\n"); |
2905 | goto drop_unlock; | |
2906 | } | |
2907 | ||
32bfd35d JB |
2908 | if (!priv->vif) { |
2909 | IWL_DEBUG_DROP("Dropping - !priv->vif\n"); | |
b481de9c ZY |
2910 | goto drop_unlock; |
2911 | } | |
2912 | ||
8318d78a | 2913 | if ((ctl->tx_rate->hw_value & 0xFF) == IWL_INVALID_RATE) { |
b481de9c ZY |
2914 | IWL_ERROR("ERROR: No TX rate available.\n"); |
2915 | goto drop_unlock; | |
2916 | } | |
2917 | ||
2918 | unicast = !is_multicast_ether_addr(hdr->addr1); | |
2919 | id = 0; | |
2920 | ||
2921 | fc = le16_to_cpu(hdr->frame_control); | |
2922 | ||
c8b0e6e1 | 2923 | #ifdef CONFIG_IWL4965_DEBUG |
b481de9c ZY |
2924 | if (ieee80211_is_auth(fc)) |
2925 | IWL_DEBUG_TX("Sending AUTH frame\n"); | |
2926 | else if (ieee80211_is_assoc_request(fc)) | |
2927 | IWL_DEBUG_TX("Sending ASSOC frame\n"); | |
2928 | else if (ieee80211_is_reassoc_request(fc)) | |
2929 | IWL_DEBUG_TX("Sending REASSOC frame\n"); | |
2930 | #endif | |
2931 | ||
7878a5a4 | 2932 | /* drop all data frame if we are not associated */ |
76f3915b GG |
2933 | if (((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA) && |
2934 | (!iwl4965_is_associated(priv) || | |
a6477249 | 2935 | ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && !priv->assoc_id) || |
76f3915b | 2936 | !priv->assoc_station_added)) { |
bb8c093b | 2937 | IWL_DEBUG_DROP("Dropping - !iwl4965_is_associated\n"); |
b481de9c ZY |
2938 | goto drop_unlock; |
2939 | } | |
2940 | ||
2941 | spin_unlock_irqrestore(&priv->lock, flags); | |
2942 | ||
2943 | hdr_len = ieee80211_get_hdrlen(fc); | |
6440adb5 BC |
2944 | |
2945 | /* Find (or create) index into station table for destination station */ | |
bb8c093b | 2946 | sta_id = iwl4965_get_sta_id(priv, hdr); |
b481de9c | 2947 | if (sta_id == IWL_INVALID_STATION) { |
0795af57 JP |
2948 | DECLARE_MAC_BUF(mac); |
2949 | ||
2950 | IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n", | |
2951 | print_mac(mac, hdr->addr1)); | |
b481de9c ZY |
2952 | goto drop; |
2953 | } | |
2954 | ||
2955 | IWL_DEBUG_RATE("station Id %d\n", sta_id); | |
2956 | ||
2957 | qc = ieee80211_get_qos_ctrl(hdr); | |
2958 | if (qc) { | |
2959 | u8 tid = (u8)(le16_to_cpu(*qc) & 0xf); | |
2960 | seq_number = priv->stations[sta_id].tid[tid].seq_number & | |
2961 | IEEE80211_SCTL_SEQ; | |
2962 | hdr->seq_ctrl = cpu_to_le16(seq_number) | | |
2963 | (hdr->seq_ctrl & | |
2964 | __constant_cpu_to_le16(IEEE80211_SCTL_FRAG)); | |
2965 | seq_number += 0x10; | |
c8b0e6e1 | 2966 | #ifdef CONFIG_IWL4965_HT |
b481de9c | 2967 | /* aggregation is on for this <sta,tid> */ |
fe01b477 | 2968 | if (ctl->flags & IEEE80211_TXCTL_AMPDU) |
b481de9c | 2969 | txq_id = priv->stations[sta_id].tid[tid].agg.txq_id; |
fe01b477 | 2970 | priv->stations[sta_id].tid[tid].tfds_in_queue++; |
c8b0e6e1 | 2971 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c | 2972 | } |
6440adb5 BC |
2973 | |
2974 | /* Descriptor for chosen Tx queue */ | |
b481de9c ZY |
2975 | txq = &priv->txq[txq_id]; |
2976 | q = &txq->q; | |
2977 | ||
2978 | spin_lock_irqsave(&priv->lock, flags); | |
2979 | ||
6440adb5 | 2980 | /* Set up first empty TFD within this queue's circular TFD buffer */ |
fc4b6853 | 2981 | tfd = &txq->bd[q->write_ptr]; |
b481de9c ZY |
2982 | memset(tfd, 0, sizeof(*tfd)); |
2983 | control_flags = (u32 *) tfd; | |
fc4b6853 | 2984 | idx = get_cmd_index(q, q->write_ptr, 0); |
b481de9c | 2985 | |
6440adb5 | 2986 | /* Set up driver data for this TFD */ |
bb8c093b | 2987 | memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl4965_tx_info)); |
fc4b6853 TW |
2988 | txq->txb[q->write_ptr].skb[0] = skb; |
2989 | memcpy(&(txq->txb[q->write_ptr].status.control), | |
b481de9c | 2990 | ctl, sizeof(struct ieee80211_tx_control)); |
6440adb5 BC |
2991 | |
2992 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ | |
b481de9c ZY |
2993 | out_cmd = &txq->cmd[idx]; |
2994 | memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr)); | |
2995 | memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx)); | |
6440adb5 BC |
2996 | |
2997 | /* | |
2998 | * Set up the Tx-command (not MAC!) header. | |
2999 | * Store the chosen Tx queue and TFD index within the sequence field; | |
3000 | * after Tx, uCode's Tx response will return this value so driver can | |
3001 | * locate the frame within the tx queue and do post-tx processing. | |
3002 | */ | |
b481de9c ZY |
3003 | out_cmd->hdr.cmd = REPLY_TX; |
3004 | out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
fc4b6853 | 3005 | INDEX_TO_SEQ(q->write_ptr))); |
6440adb5 BC |
3006 | |
3007 | /* Copy MAC header from skb into command buffer */ | |
b481de9c ZY |
3008 | memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len); |
3009 | ||
6440adb5 BC |
3010 | /* |
3011 | * Use the first empty entry in this queue's command buffer array | |
3012 | * to contain the Tx command and MAC header concatenated together | |
3013 | * (payload data will be in another buffer). | |
3014 | * Size of this varies, due to varying MAC header length. | |
3015 | * If end is not dword aligned, we'll have 2 extra bytes at the end | |
3016 | * of the MAC header (device reads on dword boundaries). | |
3017 | * We'll tell device about this padding later. | |
3018 | */ | |
b481de9c | 3019 | len = priv->hw_setting.tx_cmd_len + |
bb8c093b | 3020 | sizeof(struct iwl4965_cmd_header) + hdr_len; |
b481de9c ZY |
3021 | |
3022 | len_org = len; | |
3023 | len = (len + 3) & ~3; | |
3024 | ||
3025 | if (len_org != len) | |
3026 | len_org = 1; | |
3027 | else | |
3028 | len_org = 0; | |
3029 | ||
6440adb5 BC |
3030 | /* Physical address of this Tx command's header (not MAC header!), |
3031 | * within command buffer array. */ | |
bb8c093b CH |
3032 | txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl4965_cmd) * idx + |
3033 | offsetof(struct iwl4965_cmd, hdr); | |
b481de9c | 3034 | |
6440adb5 BC |
3035 | /* Add buffer containing Tx command and MAC(!) header to TFD's |
3036 | * first entry */ | |
bb8c093b | 3037 | iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len); |
b481de9c ZY |
3038 | |
3039 | if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT)) | |
bb8c093b | 3040 | iwl4965_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, 0); |
b481de9c | 3041 | |
6440adb5 BC |
3042 | /* Set up TFD's 2nd entry to point directly to remainder of skb, |
3043 | * if any (802.11 null frames have no payload). */ | |
b481de9c ZY |
3044 | len = skb->len - hdr_len; |
3045 | if (len) { | |
3046 | phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len, | |
3047 | len, PCI_DMA_TODEVICE); | |
bb8c093b | 3048 | iwl4965_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len); |
b481de9c ZY |
3049 | } |
3050 | ||
6440adb5 | 3051 | /* Tell 4965 about any 2-byte padding after MAC header */ |
b481de9c ZY |
3052 | if (len_org) |
3053 | out_cmd->cmd.tx.tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
3054 | ||
6440adb5 | 3055 | /* Total # bytes to be transmitted */ |
b481de9c ZY |
3056 | len = (u16)skb->len; |
3057 | out_cmd->cmd.tx.len = cpu_to_le16(len); | |
3058 | ||
3059 | /* TODO need this for burst mode later on */ | |
bb8c093b | 3060 | iwl4965_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id); |
b481de9c ZY |
3061 | |
3062 | /* set is_hcca to 0; it probably will never be implemented */ | |
bb8c093b | 3063 | iwl4965_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0); |
b481de9c | 3064 | |
87e4f7df TW |
3065 | scratch_phys = txcmd_phys + sizeof(struct iwl4965_cmd_header) + |
3066 | offsetof(struct iwl4965_tx_cmd, scratch); | |
3067 | out_cmd->cmd.tx.dram_lsb_ptr = cpu_to_le32(scratch_phys); | |
3068 | out_cmd->cmd.tx.dram_msb_ptr = iwl_get_dma_hi_address(scratch_phys); | |
3069 | ||
b481de9c ZY |
3070 | if (!ieee80211_get_morefrag(hdr)) { |
3071 | txq->need_update = 1; | |
3072 | if (qc) { | |
3073 | u8 tid = (u8)(le16_to_cpu(*qc) & 0xf); | |
3074 | priv->stations[sta_id].tid[tid].seq_number = seq_number; | |
3075 | } | |
3076 | } else { | |
3077 | wait_write_ptr = 1; | |
3078 | txq->need_update = 0; | |
3079 | } | |
3080 | ||
bb8c093b | 3081 | iwl4965_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload, |
b481de9c ZY |
3082 | sizeof(out_cmd->cmd.tx)); |
3083 | ||
bb8c093b | 3084 | iwl4965_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr, |
b481de9c ZY |
3085 | ieee80211_get_hdrlen(fc)); |
3086 | ||
6440adb5 | 3087 | /* Set up entry for this TFD in Tx byte-count array */ |
b481de9c ZY |
3088 | iwl4965_tx_queue_update_wr_ptr(priv, txq, len); |
3089 | ||
6440adb5 | 3090 | /* Tell device the write index *just past* this latest filled TFD */ |
bb8c093b CH |
3091 | q->write_ptr = iwl4965_queue_inc_wrap(q->write_ptr, q->n_bd); |
3092 | rc = iwl4965_tx_queue_update_write_ptr(priv, txq); | |
b481de9c ZY |
3093 | spin_unlock_irqrestore(&priv->lock, flags); |
3094 | ||
3095 | if (rc) | |
3096 | return rc; | |
3097 | ||
bb8c093b | 3098 | if ((iwl4965_queue_space(q) < q->high_mark) |
b481de9c ZY |
3099 | && priv->mac80211_registered) { |
3100 | if (wait_write_ptr) { | |
3101 | spin_lock_irqsave(&priv->lock, flags); | |
3102 | txq->need_update = 1; | |
bb8c093b | 3103 | iwl4965_tx_queue_update_write_ptr(priv, txq); |
b481de9c ZY |
3104 | spin_unlock_irqrestore(&priv->lock, flags); |
3105 | } | |
3106 | ||
3107 | ieee80211_stop_queue(priv->hw, ctl->queue); | |
3108 | } | |
3109 | ||
3110 | return 0; | |
3111 | ||
3112 | drop_unlock: | |
3113 | spin_unlock_irqrestore(&priv->lock, flags); | |
3114 | drop: | |
3115 | return -1; | |
3116 | } | |
3117 | ||
bb8c093b | 3118 | static void iwl4965_set_rate(struct iwl4965_priv *priv) |
b481de9c | 3119 | { |
8318d78a | 3120 | const struct ieee80211_supported_band *hw = NULL; |
b481de9c ZY |
3121 | struct ieee80211_rate *rate; |
3122 | int i; | |
3123 | ||
8318d78a | 3124 | hw = iwl4965_get_hw_mode(priv, priv->band); |
c4ba9621 SA |
3125 | if (!hw) { |
3126 | IWL_ERROR("Failed to set rate: unable to get hw mode\n"); | |
3127 | return; | |
3128 | } | |
b481de9c ZY |
3129 | |
3130 | priv->active_rate = 0; | |
3131 | priv->active_rate_basic = 0; | |
3132 | ||
8318d78a JB |
3133 | for (i = 0; i < hw->n_bitrates; i++) { |
3134 | rate = &(hw->bitrates[i]); | |
3135 | if (rate->hw_value < IWL_RATE_COUNT) | |
3136 | priv->active_rate |= (1 << rate->hw_value); | |
b481de9c ZY |
3137 | } |
3138 | ||
3139 | IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n", | |
3140 | priv->active_rate, priv->active_rate_basic); | |
3141 | ||
3142 | /* | |
3143 | * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK) | |
3144 | * otherwise set it to the default of all CCK rates and 6, 12, 24 for | |
3145 | * OFDM | |
3146 | */ | |
3147 | if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK) | |
3148 | priv->staging_rxon.cck_basic_rates = | |
3149 | ((priv->active_rate_basic & | |
3150 | IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF; | |
3151 | else | |
3152 | priv->staging_rxon.cck_basic_rates = | |
3153 | (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF; | |
3154 | ||
3155 | if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK) | |
3156 | priv->staging_rxon.ofdm_basic_rates = | |
3157 | ((priv->active_rate_basic & | |
3158 | (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >> | |
3159 | IWL_FIRST_OFDM_RATE) & 0xFF; | |
3160 | else | |
3161 | priv->staging_rxon.ofdm_basic_rates = | |
3162 | (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF; | |
3163 | } | |
3164 | ||
bb8c093b | 3165 | static void iwl4965_radio_kill_sw(struct iwl4965_priv *priv, int disable_radio) |
b481de9c ZY |
3166 | { |
3167 | unsigned long flags; | |
3168 | ||
3169 | if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status)) | |
3170 | return; | |
3171 | ||
3172 | IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n", | |
3173 | disable_radio ? "OFF" : "ON"); | |
3174 | ||
3175 | if (disable_radio) { | |
bb8c093b | 3176 | iwl4965_scan_cancel(priv); |
b481de9c ZY |
3177 | /* FIXME: This is a workaround for AP */ |
3178 | if (priv->iw_mode != IEEE80211_IF_TYPE_AP) { | |
3179 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b | 3180 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET, |
b481de9c ZY |
3181 | CSR_UCODE_SW_BIT_RFKILL); |
3182 | spin_unlock_irqrestore(&priv->lock, flags); | |
bb8c093b | 3183 | iwl4965_send_card_state(priv, CARD_STATE_CMD_DISABLE, 0); |
b481de9c ZY |
3184 | set_bit(STATUS_RF_KILL_SW, &priv->status); |
3185 | } | |
3186 | return; | |
3187 | } | |
3188 | ||
3189 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b | 3190 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
b481de9c ZY |
3191 | |
3192 | clear_bit(STATUS_RF_KILL_SW, &priv->status); | |
3193 | spin_unlock_irqrestore(&priv->lock, flags); | |
3194 | ||
3195 | /* wake up ucode */ | |
3196 | msleep(10); | |
3197 | ||
3198 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b CH |
3199 | iwl4965_read32(priv, CSR_UCODE_DRV_GP1); |
3200 | if (!iwl4965_grab_nic_access(priv)) | |
3201 | iwl4965_release_nic_access(priv); | |
b481de9c ZY |
3202 | spin_unlock_irqrestore(&priv->lock, flags); |
3203 | ||
3204 | if (test_bit(STATUS_RF_KILL_HW, &priv->status)) { | |
3205 | IWL_DEBUG_RF_KILL("Can not turn radio back on - " | |
3206 | "disabled by HW switch\n"); | |
3207 | return; | |
3208 | } | |
3209 | ||
3210 | queue_work(priv->workqueue, &priv->restart); | |
3211 | return; | |
3212 | } | |
3213 | ||
bb8c093b | 3214 | void iwl4965_set_decrypted_flag(struct iwl4965_priv *priv, struct sk_buff *skb, |
b481de9c ZY |
3215 | u32 decrypt_res, struct ieee80211_rx_status *stats) |
3216 | { | |
3217 | u16 fc = | |
3218 | le16_to_cpu(((struct ieee80211_hdr *)skb->data)->frame_control); | |
3219 | ||
3220 | if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK) | |
3221 | return; | |
3222 | ||
3223 | if (!(fc & IEEE80211_FCTL_PROTECTED)) | |
3224 | return; | |
3225 | ||
3226 | IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res); | |
3227 | switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) { | |
3228 | case RX_RES_STATUS_SEC_TYPE_TKIP: | |
3229 | if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) == | |
3230 | RX_RES_STATUS_BAD_ICV_MIC) | |
3231 | stats->flag |= RX_FLAG_MMIC_ERROR; | |
3232 | case RX_RES_STATUS_SEC_TYPE_WEP: | |
3233 | case RX_RES_STATUS_SEC_TYPE_CCMP: | |
3234 | if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) == | |
3235 | RX_RES_STATUS_DECRYPT_OK) { | |
3236 | IWL_DEBUG_RX("hw decrypt successfully!!!\n"); | |
3237 | stats->flag |= RX_FLAG_DECRYPTED; | |
3238 | } | |
3239 | break; | |
3240 | ||
3241 | default: | |
3242 | break; | |
3243 | } | |
3244 | } | |
3245 | ||
b481de9c ZY |
3246 | |
3247 | #define IWL_PACKET_RETRY_TIME HZ | |
3248 | ||
bb8c093b | 3249 | int iwl4965_is_duplicate_packet(struct iwl4965_priv *priv, struct ieee80211_hdr *header) |
b481de9c ZY |
3250 | { |
3251 | u16 sc = le16_to_cpu(header->seq_ctrl); | |
3252 | u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4; | |
3253 | u16 frag = sc & IEEE80211_SCTL_FRAG; | |
3254 | u16 *last_seq, *last_frag; | |
3255 | unsigned long *last_time; | |
3256 | ||
3257 | switch (priv->iw_mode) { | |
3258 | case IEEE80211_IF_TYPE_IBSS:{ | |
3259 | struct list_head *p; | |
bb8c093b | 3260 | struct iwl4965_ibss_seq *entry = NULL; |
b481de9c ZY |
3261 | u8 *mac = header->addr2; |
3262 | int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1); | |
3263 | ||
3264 | __list_for_each(p, &priv->ibss_mac_hash[index]) { | |
bb8c093b | 3265 | entry = list_entry(p, struct iwl4965_ibss_seq, list); |
b481de9c ZY |
3266 | if (!compare_ether_addr(entry->mac, mac)) |
3267 | break; | |
3268 | } | |
3269 | if (p == &priv->ibss_mac_hash[index]) { | |
3270 | entry = kzalloc(sizeof(*entry), GFP_ATOMIC); | |
3271 | if (!entry) { | |
bc434dd2 | 3272 | IWL_ERROR("Cannot malloc new mac entry\n"); |
b481de9c ZY |
3273 | return 0; |
3274 | } | |
3275 | memcpy(entry->mac, mac, ETH_ALEN); | |
3276 | entry->seq_num = seq; | |
3277 | entry->frag_num = frag; | |
3278 | entry->packet_time = jiffies; | |
bc434dd2 | 3279 | list_add(&entry->list, &priv->ibss_mac_hash[index]); |
b481de9c ZY |
3280 | return 0; |
3281 | } | |
3282 | last_seq = &entry->seq_num; | |
3283 | last_frag = &entry->frag_num; | |
3284 | last_time = &entry->packet_time; | |
3285 | break; | |
3286 | } | |
3287 | case IEEE80211_IF_TYPE_STA: | |
3288 | last_seq = &priv->last_seq_num; | |
3289 | last_frag = &priv->last_frag_num; | |
3290 | last_time = &priv->last_packet_time; | |
3291 | break; | |
3292 | default: | |
3293 | return 0; | |
3294 | } | |
3295 | if ((*last_seq == seq) && | |
3296 | time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) { | |
3297 | if (*last_frag == frag) | |
3298 | goto drop; | |
3299 | if (*last_frag + 1 != frag) | |
3300 | /* out-of-order fragment */ | |
3301 | goto drop; | |
3302 | } else | |
3303 | *last_seq = seq; | |
3304 | ||
3305 | *last_frag = frag; | |
3306 | *last_time = jiffies; | |
3307 | return 0; | |
3308 | ||
3309 | drop: | |
3310 | return 1; | |
3311 | } | |
3312 | ||
c8b0e6e1 | 3313 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
b481de9c ZY |
3314 | |
3315 | #include "iwl-spectrum.h" | |
3316 | ||
3317 | #define BEACON_TIME_MASK_LOW 0x00FFFFFF | |
3318 | #define BEACON_TIME_MASK_HIGH 0xFF000000 | |
3319 | #define TIME_UNIT 1024 | |
3320 | ||
3321 | /* | |
3322 | * extended beacon time format | |
3323 | * time in usec will be changed into a 32-bit value in 8:24 format | |
3324 | * the high 1 byte is the beacon counts | |
3325 | * the lower 3 bytes is the time in usec within one beacon interval | |
3326 | */ | |
3327 | ||
bb8c093b | 3328 | static u32 iwl4965_usecs_to_beacons(u32 usec, u32 beacon_interval) |
b481de9c ZY |
3329 | { |
3330 | u32 quot; | |
3331 | u32 rem; | |
3332 | u32 interval = beacon_interval * 1024; | |
3333 | ||
3334 | if (!interval || !usec) | |
3335 | return 0; | |
3336 | ||
3337 | quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24); | |
3338 | rem = (usec % interval) & BEACON_TIME_MASK_LOW; | |
3339 | ||
3340 | return (quot << 24) + rem; | |
3341 | } | |
3342 | ||
3343 | /* base is usually what we get from ucode with each received frame, | |
3344 | * the same as HW timer counter counting down | |
3345 | */ | |
3346 | ||
bb8c093b | 3347 | static __le32 iwl4965_add_beacon_time(u32 base, u32 addon, u32 beacon_interval) |
b481de9c ZY |
3348 | { |
3349 | u32 base_low = base & BEACON_TIME_MASK_LOW; | |
3350 | u32 addon_low = addon & BEACON_TIME_MASK_LOW; | |
3351 | u32 interval = beacon_interval * TIME_UNIT; | |
3352 | u32 res = (base & BEACON_TIME_MASK_HIGH) + | |
3353 | (addon & BEACON_TIME_MASK_HIGH); | |
3354 | ||
3355 | if (base_low > addon_low) | |
3356 | res += base_low - addon_low; | |
3357 | else if (base_low < addon_low) { | |
3358 | res += interval + base_low - addon_low; | |
3359 | res += (1 << 24); | |
3360 | } else | |
3361 | res += (1 << 24); | |
3362 | ||
3363 | return cpu_to_le32(res); | |
3364 | } | |
3365 | ||
bb8c093b | 3366 | static int iwl4965_get_measurement(struct iwl4965_priv *priv, |
b481de9c ZY |
3367 | struct ieee80211_measurement_params *params, |
3368 | u8 type) | |
3369 | { | |
bb8c093b CH |
3370 | struct iwl4965_spectrum_cmd spectrum; |
3371 | struct iwl4965_rx_packet *res; | |
3372 | struct iwl4965_host_cmd cmd = { | |
b481de9c ZY |
3373 | .id = REPLY_SPECTRUM_MEASUREMENT_CMD, |
3374 | .data = (void *)&spectrum, | |
3375 | .meta.flags = CMD_WANT_SKB, | |
3376 | }; | |
3377 | u32 add_time = le64_to_cpu(params->start_time); | |
3378 | int rc; | |
3379 | int spectrum_resp_status; | |
3380 | int duration = le16_to_cpu(params->duration); | |
3381 | ||
bb8c093b | 3382 | if (iwl4965_is_associated(priv)) |
b481de9c | 3383 | add_time = |
bb8c093b | 3384 | iwl4965_usecs_to_beacons( |
b481de9c ZY |
3385 | le64_to_cpu(params->start_time) - priv->last_tsf, |
3386 | le16_to_cpu(priv->rxon_timing.beacon_interval)); | |
3387 | ||
3388 | memset(&spectrum, 0, sizeof(spectrum)); | |
3389 | ||
3390 | spectrum.channel_count = cpu_to_le16(1); | |
3391 | spectrum.flags = | |
3392 | RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK; | |
3393 | spectrum.filter_flags = MEASUREMENT_FILTER_FLAG; | |
3394 | cmd.len = sizeof(spectrum); | |
3395 | spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len)); | |
3396 | ||
bb8c093b | 3397 | if (iwl4965_is_associated(priv)) |
b481de9c | 3398 | spectrum.start_time = |
bb8c093b | 3399 | iwl4965_add_beacon_time(priv->last_beacon_time, |
b481de9c ZY |
3400 | add_time, |
3401 | le16_to_cpu(priv->rxon_timing.beacon_interval)); | |
3402 | else | |
3403 | spectrum.start_time = 0; | |
3404 | ||
3405 | spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT); | |
3406 | spectrum.channels[0].channel = params->channel; | |
3407 | spectrum.channels[0].type = type; | |
3408 | if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK) | |
3409 | spectrum.flags |= RXON_FLG_BAND_24G_MSK | | |
3410 | RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK; | |
3411 | ||
bb8c093b | 3412 | rc = iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
3413 | if (rc) |
3414 | return rc; | |
3415 | ||
bb8c093b | 3416 | res = (struct iwl4965_rx_packet *)cmd.meta.u.skb->data; |
b481de9c ZY |
3417 | if (res->hdr.flags & IWL_CMD_FAILED_MSK) { |
3418 | IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n"); | |
3419 | rc = -EIO; | |
3420 | } | |
3421 | ||
3422 | spectrum_resp_status = le16_to_cpu(res->u.spectrum.status); | |
3423 | switch (spectrum_resp_status) { | |
3424 | case 0: /* Command will be handled */ | |
3425 | if (res->u.spectrum.id != 0xff) { | |
3426 | IWL_DEBUG_INFO | |
3427 | ("Replaced existing measurement: %d\n", | |
3428 | res->u.spectrum.id); | |
3429 | priv->measurement_status &= ~MEASUREMENT_READY; | |
3430 | } | |
3431 | priv->measurement_status |= MEASUREMENT_ACTIVE; | |
3432 | rc = 0; | |
3433 | break; | |
3434 | ||
3435 | case 1: /* Command will not be handled */ | |
3436 | rc = -EAGAIN; | |
3437 | break; | |
3438 | } | |
3439 | ||
3440 | dev_kfree_skb_any(cmd.meta.u.skb); | |
3441 | ||
3442 | return rc; | |
3443 | } | |
3444 | #endif | |
3445 | ||
bb8c093b CH |
3446 | static void iwl4965_txstatus_to_ieee(struct iwl4965_priv *priv, |
3447 | struct iwl4965_tx_info *tx_sta) | |
b481de9c ZY |
3448 | { |
3449 | ||
3450 | tx_sta->status.ack_signal = 0; | |
3451 | tx_sta->status.excessive_retries = 0; | |
3452 | tx_sta->status.queue_length = 0; | |
3453 | tx_sta->status.queue_number = 0; | |
3454 | ||
3455 | if (in_interrupt()) | |
3456 | ieee80211_tx_status_irqsafe(priv->hw, | |
3457 | tx_sta->skb[0], &(tx_sta->status)); | |
3458 | else | |
3459 | ieee80211_tx_status(priv->hw, | |
3460 | tx_sta->skb[0], &(tx_sta->status)); | |
3461 | ||
3462 | tx_sta->skb[0] = NULL; | |
3463 | } | |
3464 | ||
3465 | /** | |
6440adb5 | 3466 | * iwl4965_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd |
b481de9c | 3467 | * |
6440adb5 BC |
3468 | * When FW advances 'R' index, all entries between old and new 'R' index |
3469 | * need to be reclaimed. As result, some free space forms. If there is | |
3470 | * enough free space (> low mark), wake the stack that feeds us. | |
b481de9c | 3471 | */ |
bb8c093b | 3472 | int iwl4965_tx_queue_reclaim(struct iwl4965_priv *priv, int txq_id, int index) |
b481de9c | 3473 | { |
bb8c093b CH |
3474 | struct iwl4965_tx_queue *txq = &priv->txq[txq_id]; |
3475 | struct iwl4965_queue *q = &txq->q; | |
b481de9c ZY |
3476 | int nfreed = 0; |
3477 | ||
3478 | if ((index >= q->n_bd) || (x2_queue_used(q, index) == 0)) { | |
3479 | IWL_ERROR("Read index for DMA queue txq id (%d), index %d, " | |
3480 | "is out of range [0-%d] %d %d.\n", txq_id, | |
fc4b6853 | 3481 | index, q->n_bd, q->write_ptr, q->read_ptr); |
b481de9c ZY |
3482 | return 0; |
3483 | } | |
3484 | ||
bb8c093b | 3485 | for (index = iwl4965_queue_inc_wrap(index, q->n_bd); |
fc4b6853 | 3486 | q->read_ptr != index; |
bb8c093b | 3487 | q->read_ptr = iwl4965_queue_inc_wrap(q->read_ptr, q->n_bd)) { |
b481de9c | 3488 | if (txq_id != IWL_CMD_QUEUE_NUM) { |
bb8c093b | 3489 | iwl4965_txstatus_to_ieee(priv, |
fc4b6853 | 3490 | &(txq->txb[txq->q.read_ptr])); |
bb8c093b | 3491 | iwl4965_hw_txq_free_tfd(priv, txq); |
b481de9c ZY |
3492 | } else if (nfreed > 1) { |
3493 | IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index, | |
fc4b6853 | 3494 | q->write_ptr, q->read_ptr); |
b481de9c ZY |
3495 | queue_work(priv->workqueue, &priv->restart); |
3496 | } | |
3497 | nfreed++; | |
3498 | } | |
3499 | ||
fe01b477 | 3500 | /* if (iwl4965_queue_space(q) > q->low_mark && (txq_id >= 0) && |
b481de9c ZY |
3501 | (txq_id != IWL_CMD_QUEUE_NUM) && |
3502 | priv->mac80211_registered) | |
fe01b477 | 3503 | ieee80211_wake_queue(priv->hw, txq_id); */ |
b481de9c ZY |
3504 | |
3505 | ||
3506 | return nfreed; | |
3507 | } | |
3508 | ||
bb8c093b | 3509 | static int iwl4965_is_tx_success(u32 status) |
b481de9c ZY |
3510 | { |
3511 | status &= TX_STATUS_MSK; | |
3512 | return (status == TX_STATUS_SUCCESS) | |
3513 | || (status == TX_STATUS_DIRECT_DONE); | |
3514 | } | |
3515 | ||
3516 | /****************************************************************************** | |
3517 | * | |
3518 | * Generic RX handler implementations | |
3519 | * | |
3520 | ******************************************************************************/ | |
c8b0e6e1 | 3521 | #ifdef CONFIG_IWL4965_HT |
b481de9c | 3522 | |
bb8c093b | 3523 | static inline int iwl4965_get_ra_sta_id(struct iwl4965_priv *priv, |
b481de9c ZY |
3524 | struct ieee80211_hdr *hdr) |
3525 | { | |
3526 | if (priv->iw_mode == IEEE80211_IF_TYPE_STA) | |
3527 | return IWL_AP_ID; | |
3528 | else { | |
3529 | u8 *da = ieee80211_get_DA(hdr); | |
bb8c093b | 3530 | return iwl4965_hw_find_station(priv, da); |
b481de9c ZY |
3531 | } |
3532 | } | |
3533 | ||
bb8c093b CH |
3534 | static struct ieee80211_hdr *iwl4965_tx_queue_get_hdr( |
3535 | struct iwl4965_priv *priv, int txq_id, int idx) | |
b481de9c ZY |
3536 | { |
3537 | if (priv->txq[txq_id].txb[idx].skb[0]) | |
3538 | return (struct ieee80211_hdr *)priv->txq[txq_id]. | |
3539 | txb[idx].skb[0]->data; | |
3540 | return NULL; | |
3541 | } | |
3542 | ||
bb8c093b | 3543 | static inline u32 iwl4965_get_scd_ssn(struct iwl4965_tx_resp *tx_resp) |
b481de9c ZY |
3544 | { |
3545 | __le32 *scd_ssn = (__le32 *)((u32 *)&tx_resp->status + | |
3546 | tx_resp->frame_count); | |
3547 | return le32_to_cpu(*scd_ssn) & MAX_SN; | |
3548 | ||
3549 | } | |
6440adb5 BC |
3550 | |
3551 | /** | |
3552 | * iwl4965_tx_status_reply_tx - Handle Tx rspnse for frames in aggregation queue | |
3553 | */ | |
bb8c093b CH |
3554 | static int iwl4965_tx_status_reply_tx(struct iwl4965_priv *priv, |
3555 | struct iwl4965_ht_agg *agg, | |
fe01b477 | 3556 | struct iwl4965_tx_resp_agg *tx_resp, |
b481de9c ZY |
3557 | u16 start_idx) |
3558 | { | |
fe01b477 RR |
3559 | u16 status; |
3560 | struct agg_tx_status *frame_status = &tx_resp->status; | |
b481de9c ZY |
3561 | struct ieee80211_tx_status *tx_status = NULL; |
3562 | struct ieee80211_hdr *hdr = NULL; | |
3563 | int i, sh; | |
3564 | int txq_id, idx; | |
3565 | u16 seq; | |
3566 | ||
3567 | if (agg->wait_for_ba) | |
6440adb5 | 3568 | IWL_DEBUG_TX_REPLY("got tx response w/o block-ack\n"); |
b481de9c ZY |
3569 | |
3570 | agg->frame_count = tx_resp->frame_count; | |
3571 | agg->start_idx = start_idx; | |
3572 | agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags); | |
fe01b477 | 3573 | agg->bitmap = 0; |
b481de9c | 3574 | |
6440adb5 | 3575 | /* # frames attempted by Tx command */ |
b481de9c | 3576 | if (agg->frame_count == 1) { |
6440adb5 | 3577 | /* Only one frame was attempted; no block-ack will arrive */ |
fe01b477 RR |
3578 | status = le16_to_cpu(frame_status[0].status); |
3579 | seq = le16_to_cpu(frame_status[0].sequence); | |
3580 | idx = SEQ_TO_INDEX(seq); | |
3581 | txq_id = SEQ_TO_QUEUE(seq); | |
b481de9c | 3582 | |
b481de9c | 3583 | /* FIXME: code repetition */ |
fe01b477 RR |
3584 | IWL_DEBUG_TX_REPLY("FrameCnt = %d, StartIdx=%d idx=%d\n", |
3585 | agg->frame_count, agg->start_idx, idx); | |
b481de9c | 3586 | |
fe01b477 | 3587 | tx_status = &(priv->txq[txq_id].txb[idx].status); |
b481de9c ZY |
3588 | tx_status->retry_count = tx_resp->failure_frame; |
3589 | tx_status->queue_number = status & 0xff; | |
fe01b477 RR |
3590 | tx_status->queue_length = tx_resp->failure_rts; |
3591 | tx_status->control.flags &= ~IEEE80211_TXCTL_AMPDU; | |
bb8c093b | 3592 | tx_status->flags = iwl4965_is_tx_success(status)? |
b481de9c | 3593 | IEEE80211_TX_STATUS_ACK : 0; |
78330fdd | 3594 | /* FIXME Wrong Rate |
b481de9c | 3595 | tx_status->control.tx_rate = |
78330fdd | 3596 | iwl4965_hw_get_rate_n_flags(tx_resp->rate_n_flags); */ |
b481de9c ZY |
3597 | /* FIXME: code repetition end */ |
3598 | ||
3599 | IWL_DEBUG_TX_REPLY("1 Frame 0x%x failure :%d\n", | |
3600 | status & 0xff, tx_resp->failure_frame); | |
3601 | IWL_DEBUG_TX_REPLY("Rate Info rate_n_flags=%x\n", | |
bb8c093b | 3602 | iwl4965_hw_get_rate_n_flags(tx_resp->rate_n_flags)); |
b481de9c ZY |
3603 | |
3604 | agg->wait_for_ba = 0; | |
3605 | } else { | |
6440adb5 | 3606 | /* Two or more frames were attempted; expect block-ack */ |
b481de9c ZY |
3607 | u64 bitmap = 0; |
3608 | int start = agg->start_idx; | |
3609 | ||
6440adb5 | 3610 | /* Construct bit-map of pending frames within Tx window */ |
b481de9c ZY |
3611 | for (i = 0; i < agg->frame_count; i++) { |
3612 | u16 sc; | |
fe01b477 RR |
3613 | status = le16_to_cpu(frame_status[i].status); |
3614 | seq = le16_to_cpu(frame_status[i].sequence); | |
b481de9c ZY |
3615 | idx = SEQ_TO_INDEX(seq); |
3616 | txq_id = SEQ_TO_QUEUE(seq); | |
3617 | ||
3618 | if (status & (AGG_TX_STATE_FEW_BYTES_MSK | | |
3619 | AGG_TX_STATE_ABORT_MSK)) | |
3620 | continue; | |
3621 | ||
3622 | IWL_DEBUG_TX_REPLY("FrameCnt = %d, txq_id=%d idx=%d\n", | |
3623 | agg->frame_count, txq_id, idx); | |
3624 | ||
bb8c093b | 3625 | hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, idx); |
b481de9c ZY |
3626 | |
3627 | sc = le16_to_cpu(hdr->seq_ctrl); | |
3628 | if (idx != (SEQ_TO_SN(sc) & 0xff)) { | |
3629 | IWL_ERROR("BUG_ON idx doesn't match seq control" | |
3630 | " idx=%d, seq_idx=%d, seq=%d\n", | |
3631 | idx, SEQ_TO_SN(sc), | |
3632 | hdr->seq_ctrl); | |
3633 | return -1; | |
3634 | } | |
3635 | ||
3636 | IWL_DEBUG_TX_REPLY("AGG Frame i=%d idx %d seq=%d\n", | |
3637 | i, idx, SEQ_TO_SN(sc)); | |
3638 | ||
3639 | sh = idx - start; | |
3640 | if (sh > 64) { | |
3641 | sh = (start - idx) + 0xff; | |
3642 | bitmap = bitmap << sh; | |
3643 | sh = 0; | |
3644 | start = idx; | |
3645 | } else if (sh < -64) | |
3646 | sh = 0xff - (start - idx); | |
3647 | else if (sh < 0) { | |
3648 | sh = start - idx; | |
3649 | start = idx; | |
3650 | bitmap = bitmap << sh; | |
3651 | sh = 0; | |
3652 | } | |
3653 | bitmap |= (1 << sh); | |
3654 | IWL_DEBUG_TX_REPLY("start=%d bitmap=0x%x\n", | |
3655 | start, (u32)(bitmap & 0xFFFFFFFF)); | |
3656 | } | |
3657 | ||
fe01b477 | 3658 | agg->bitmap = bitmap; |
b481de9c ZY |
3659 | agg->start_idx = start; |
3660 | agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags); | |
fe01b477 | 3661 | IWL_DEBUG_TX_REPLY("Frames %d start_idx=%d bitmap=0x%llx\n", |
b481de9c | 3662 | agg->frame_count, agg->start_idx, |
fe01b477 | 3663 | agg->bitmap); |
b481de9c ZY |
3664 | |
3665 | if (bitmap) | |
3666 | agg->wait_for_ba = 1; | |
3667 | } | |
3668 | return 0; | |
3669 | } | |
3670 | #endif | |
b481de9c | 3671 | |
6440adb5 BC |
3672 | /** |
3673 | * iwl4965_rx_reply_tx - Handle standard (non-aggregation) Tx response | |
3674 | */ | |
bb8c093b CH |
3675 | static void iwl4965_rx_reply_tx(struct iwl4965_priv *priv, |
3676 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3677 | { |
bb8c093b | 3678 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
b481de9c ZY |
3679 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
3680 | int txq_id = SEQ_TO_QUEUE(sequence); | |
3681 | int index = SEQ_TO_INDEX(sequence); | |
bb8c093b | 3682 | struct iwl4965_tx_queue *txq = &priv->txq[txq_id]; |
b481de9c | 3683 | struct ieee80211_tx_status *tx_status; |
bb8c093b | 3684 | struct iwl4965_tx_resp *tx_resp = (void *)&pkt->u.raw[0]; |
b481de9c | 3685 | u32 status = le32_to_cpu(tx_resp->status); |
c8b0e6e1 | 3686 | #ifdef CONFIG_IWL4965_HT |
fe01b477 RR |
3687 | int tid = MAX_TID_COUNT, sta_id = IWL_INVALID_STATION; |
3688 | struct ieee80211_hdr *hdr; | |
3689 | __le16 *qc; | |
b481de9c ZY |
3690 | #endif |
3691 | ||
3692 | if ((index >= txq->q.n_bd) || (x2_queue_used(&txq->q, index) == 0)) { | |
3693 | IWL_ERROR("Read index for DMA queue txq_id (%d) index %d " | |
3694 | "is out of range [0-%d] %d %d\n", txq_id, | |
fc4b6853 TW |
3695 | index, txq->q.n_bd, txq->q.write_ptr, |
3696 | txq->q.read_ptr); | |
b481de9c ZY |
3697 | return; |
3698 | } | |
3699 | ||
c8b0e6e1 | 3700 | #ifdef CONFIG_IWL4965_HT |
fe01b477 RR |
3701 | hdr = iwl4965_tx_queue_get_hdr(priv, txq_id, index); |
3702 | qc = ieee80211_get_qos_ctrl(hdr); | |
3703 | ||
3704 | if (qc) | |
3705 | tid = le16_to_cpu(*qc) & 0xf; | |
3706 | ||
3707 | sta_id = iwl4965_get_ra_sta_id(priv, hdr); | |
3708 | if (txq->sched_retry && unlikely(sta_id == IWL_INVALID_STATION)) { | |
3709 | IWL_ERROR("Station not known\n"); | |
3710 | return; | |
3711 | } | |
3712 | ||
b481de9c | 3713 | if (txq->sched_retry) { |
bb8c093b | 3714 | const u32 scd_ssn = iwl4965_get_scd_ssn(tx_resp); |
bb8c093b | 3715 | struct iwl4965_ht_agg *agg = NULL; |
b481de9c | 3716 | |
fe01b477 | 3717 | if (!qc) |
b481de9c | 3718 | return; |
b481de9c ZY |
3719 | |
3720 | agg = &priv->stations[sta_id].tid[tid].agg; | |
3721 | ||
fe01b477 RR |
3722 | iwl4965_tx_status_reply_tx(priv, agg, |
3723 | (struct iwl4965_tx_resp_agg *)tx_resp, index); | |
b481de9c ZY |
3724 | |
3725 | if ((tx_resp->frame_count == 1) && | |
bb8c093b | 3726 | !iwl4965_is_tx_success(status)) { |
b481de9c ZY |
3727 | /* TODO: send BAR */ |
3728 | } | |
3729 | ||
fe01b477 RR |
3730 | if (txq->q.read_ptr != (scd_ssn & 0xff)) { |
3731 | int freed; | |
bb8c093b | 3732 | index = iwl4965_queue_dec_wrap(scd_ssn & 0xff, txq->q.n_bd); |
b481de9c ZY |
3733 | IWL_DEBUG_TX_REPLY("Retry scheduler reclaim scd_ssn " |
3734 | "%d index %d\n", scd_ssn , index); | |
fe01b477 RR |
3735 | freed = iwl4965_tx_queue_reclaim(priv, txq_id, index); |
3736 | priv->stations[sta_id].tid[tid].tfds_in_queue -= freed; | |
3737 | ||
3738 | if (iwl4965_queue_space(&txq->q) > txq->q.low_mark && | |
3739 | txq_id >= 0 && priv->mac80211_registered && | |
3740 | agg->state != IWL_EMPTYING_HW_QUEUE_DELBA) | |
3741 | ieee80211_wake_queue(priv->hw, txq_id); | |
3742 | ||
3743 | iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id); | |
b481de9c ZY |
3744 | } |
3745 | } else { | |
c8b0e6e1 | 3746 | #endif /* CONFIG_IWL4965_HT */ |
fc4b6853 | 3747 | tx_status = &(txq->txb[txq->q.read_ptr].status); |
b481de9c ZY |
3748 | |
3749 | tx_status->retry_count = tx_resp->failure_frame; | |
3750 | tx_status->queue_number = status; | |
3751 | tx_status->queue_length = tx_resp->bt_kill_count; | |
3752 | tx_status->queue_length |= tx_resp->failure_rts; | |
3753 | ||
3754 | tx_status->flags = | |
bb8c093b | 3755 | iwl4965_is_tx_success(status) ? IEEE80211_TX_STATUS_ACK : 0; |
b481de9c | 3756 | |
b481de9c | 3757 | IWL_DEBUG_TX("Tx queue %d Status %s (0x%08x) rate_n_flags 0x%x " |
bb8c093b | 3758 | "retries %d\n", txq_id, iwl4965_get_tx_fail_reason(status), |
b481de9c ZY |
3759 | status, le32_to_cpu(tx_resp->rate_n_flags), |
3760 | tx_resp->failure_frame); | |
3761 | ||
3762 | IWL_DEBUG_TX_REPLY("Tx queue reclaim %d\n", index); | |
fe01b477 RR |
3763 | if (index != -1) { |
3764 | int freed = iwl4965_tx_queue_reclaim(priv, txq_id, index); | |
3765 | #ifdef CONFIG_IWL4965_HT | |
3766 | if (tid != MAX_TID_COUNT) | |
3767 | priv->stations[sta_id].tid[tid].tfds_in_queue -= freed; | |
3768 | if (iwl4965_queue_space(&txq->q) > txq->q.low_mark && | |
3769 | (txq_id >= 0) && | |
3770 | priv->mac80211_registered) | |
3771 | ieee80211_wake_queue(priv->hw, txq_id); | |
3772 | if (tid != MAX_TID_COUNT) | |
3773 | iwl4965_check_empty_hw_queue(priv, sta_id, tid, txq_id); | |
3774 | #endif | |
3775 | } | |
c8b0e6e1 | 3776 | #ifdef CONFIG_IWL4965_HT |
b481de9c | 3777 | } |
c8b0e6e1 | 3778 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c ZY |
3779 | |
3780 | if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK)) | |
3781 | IWL_ERROR("TODO: Implement Tx ABORT REQUIRED!!!\n"); | |
3782 | } | |
3783 | ||
3784 | ||
bb8c093b CH |
3785 | static void iwl4965_rx_reply_alive(struct iwl4965_priv *priv, |
3786 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3787 | { |
bb8c093b CH |
3788 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3789 | struct iwl4965_alive_resp *palive; | |
b481de9c ZY |
3790 | struct delayed_work *pwork; |
3791 | ||
3792 | palive = &pkt->u.alive_frame; | |
3793 | ||
3794 | IWL_DEBUG_INFO("Alive ucode status 0x%08X revision " | |
3795 | "0x%01X 0x%01X\n", | |
3796 | palive->is_valid, palive->ver_type, | |
3797 | palive->ver_subtype); | |
3798 | ||
3799 | if (palive->ver_subtype == INITIALIZE_SUBTYPE) { | |
3800 | IWL_DEBUG_INFO("Initialization Alive received.\n"); | |
3801 | memcpy(&priv->card_alive_init, | |
3802 | &pkt->u.alive_frame, | |
bb8c093b | 3803 | sizeof(struct iwl4965_init_alive_resp)); |
b481de9c ZY |
3804 | pwork = &priv->init_alive_start; |
3805 | } else { | |
3806 | IWL_DEBUG_INFO("Runtime Alive received.\n"); | |
3807 | memcpy(&priv->card_alive, &pkt->u.alive_frame, | |
bb8c093b | 3808 | sizeof(struct iwl4965_alive_resp)); |
b481de9c ZY |
3809 | pwork = &priv->alive_start; |
3810 | } | |
3811 | ||
3812 | /* We delay the ALIVE response by 5ms to | |
3813 | * give the HW RF Kill time to activate... */ | |
3814 | if (palive->is_valid == UCODE_VALID_OK) | |
3815 | queue_delayed_work(priv->workqueue, pwork, | |
3816 | msecs_to_jiffies(5)); | |
3817 | else | |
3818 | IWL_WARNING("uCode did not respond OK.\n"); | |
3819 | } | |
3820 | ||
bb8c093b CH |
3821 | static void iwl4965_rx_reply_add_sta(struct iwl4965_priv *priv, |
3822 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3823 | { |
bb8c093b | 3824 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
b481de9c ZY |
3825 | |
3826 | IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status); | |
3827 | return; | |
3828 | } | |
3829 | ||
bb8c093b CH |
3830 | static void iwl4965_rx_reply_error(struct iwl4965_priv *priv, |
3831 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3832 | { |
bb8c093b | 3833 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
b481de9c ZY |
3834 | |
3835 | IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) " | |
3836 | "seq 0x%04X ser 0x%08X\n", | |
3837 | le32_to_cpu(pkt->u.err_resp.error_type), | |
3838 | get_cmd_string(pkt->u.err_resp.cmd_id), | |
3839 | pkt->u.err_resp.cmd_id, | |
3840 | le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num), | |
3841 | le32_to_cpu(pkt->u.err_resp.error_info)); | |
3842 | } | |
3843 | ||
3844 | #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x | |
3845 | ||
bb8c093b | 3846 | static void iwl4965_rx_csa(struct iwl4965_priv *priv, struct iwl4965_rx_mem_buffer *rxb) |
b481de9c | 3847 | { |
bb8c093b CH |
3848 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3849 | struct iwl4965_rxon_cmd *rxon = (void *)&priv->active_rxon; | |
3850 | struct iwl4965_csa_notification *csa = &(pkt->u.csa_notif); | |
b481de9c ZY |
3851 | IWL_DEBUG_11H("CSA notif: channel %d, status %d\n", |
3852 | le16_to_cpu(csa->channel), le32_to_cpu(csa->status)); | |
3853 | rxon->channel = csa->channel; | |
3854 | priv->staging_rxon.channel = csa->channel; | |
3855 | } | |
3856 | ||
bb8c093b CH |
3857 | static void iwl4965_rx_spectrum_measure_notif(struct iwl4965_priv *priv, |
3858 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3859 | { |
c8b0e6e1 | 3860 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
bb8c093b CH |
3861 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3862 | struct iwl4965_spectrum_notification *report = &(pkt->u.spectrum_notif); | |
b481de9c ZY |
3863 | |
3864 | if (!report->state) { | |
3865 | IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO, | |
3866 | "Spectrum Measure Notification: Start\n"); | |
3867 | return; | |
3868 | } | |
3869 | ||
3870 | memcpy(&priv->measure_report, report, sizeof(*report)); | |
3871 | priv->measurement_status |= MEASUREMENT_READY; | |
3872 | #endif | |
3873 | } | |
3874 | ||
bb8c093b CH |
3875 | static void iwl4965_rx_pm_sleep_notif(struct iwl4965_priv *priv, |
3876 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3877 | { |
c8b0e6e1 | 3878 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b CH |
3879 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3880 | struct iwl4965_sleep_notification *sleep = &(pkt->u.sleep_notif); | |
b481de9c ZY |
3881 | IWL_DEBUG_RX("sleep mode: %d, src: %d\n", |
3882 | sleep->pm_sleep_mode, sleep->pm_wakeup_src); | |
3883 | #endif | |
3884 | } | |
3885 | ||
bb8c093b CH |
3886 | static void iwl4965_rx_pm_debug_statistics_notif(struct iwl4965_priv *priv, |
3887 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3888 | { |
bb8c093b | 3889 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
b481de9c ZY |
3890 | IWL_DEBUG_RADIO("Dumping %d bytes of unhandled " |
3891 | "notification for %s:\n", | |
3892 | le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd)); | |
bb8c093b | 3893 | iwl4965_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len)); |
b481de9c ZY |
3894 | } |
3895 | ||
bb8c093b | 3896 | static void iwl4965_bg_beacon_update(struct work_struct *work) |
b481de9c | 3897 | { |
bb8c093b CH |
3898 | struct iwl4965_priv *priv = |
3899 | container_of(work, struct iwl4965_priv, beacon_update); | |
b481de9c ZY |
3900 | struct sk_buff *beacon; |
3901 | ||
3902 | /* Pull updated AP beacon from mac80211. will fail if not in AP mode */ | |
32bfd35d | 3903 | beacon = ieee80211_beacon_get(priv->hw, priv->vif, NULL); |
b481de9c ZY |
3904 | |
3905 | if (!beacon) { | |
3906 | IWL_ERROR("update beacon failed\n"); | |
3907 | return; | |
3908 | } | |
3909 | ||
3910 | mutex_lock(&priv->mutex); | |
3911 | /* new beacon skb is allocated every time; dispose previous.*/ | |
3912 | if (priv->ibss_beacon) | |
3913 | dev_kfree_skb(priv->ibss_beacon); | |
3914 | ||
3915 | priv->ibss_beacon = beacon; | |
3916 | mutex_unlock(&priv->mutex); | |
3917 | ||
bb8c093b | 3918 | iwl4965_send_beacon_cmd(priv); |
b481de9c ZY |
3919 | } |
3920 | ||
bb8c093b CH |
3921 | static void iwl4965_rx_beacon_notif(struct iwl4965_priv *priv, |
3922 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3923 | { |
c8b0e6e1 | 3924 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b CH |
3925 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3926 | struct iwl4965_beacon_notif *beacon = &(pkt->u.beacon_status); | |
3927 | u8 rate = iwl4965_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags); | |
b481de9c ZY |
3928 | |
3929 | IWL_DEBUG_RX("beacon status %x retries %d iss %d " | |
3930 | "tsf %d %d rate %d\n", | |
3931 | le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK, | |
3932 | beacon->beacon_notify_hdr.failure_frame, | |
3933 | le32_to_cpu(beacon->ibss_mgr_status), | |
3934 | le32_to_cpu(beacon->high_tsf), | |
3935 | le32_to_cpu(beacon->low_tsf), rate); | |
3936 | #endif | |
3937 | ||
3938 | if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) && | |
3939 | (!test_bit(STATUS_EXIT_PENDING, &priv->status))) | |
3940 | queue_work(priv->workqueue, &priv->beacon_update); | |
3941 | } | |
3942 | ||
3943 | /* Service response to REPLY_SCAN_CMD (0x80) */ | |
bb8c093b CH |
3944 | static void iwl4965_rx_reply_scan(struct iwl4965_priv *priv, |
3945 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3946 | { |
c8b0e6e1 | 3947 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b CH |
3948 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3949 | struct iwl4965_scanreq_notification *notif = | |
3950 | (struct iwl4965_scanreq_notification *)pkt->u.raw; | |
b481de9c ZY |
3951 | |
3952 | IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status); | |
3953 | #endif | |
3954 | } | |
3955 | ||
3956 | /* Service SCAN_START_NOTIFICATION (0x82) */ | |
bb8c093b CH |
3957 | static void iwl4965_rx_scan_start_notif(struct iwl4965_priv *priv, |
3958 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3959 | { |
bb8c093b CH |
3960 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3961 | struct iwl4965_scanstart_notification *notif = | |
3962 | (struct iwl4965_scanstart_notification *)pkt->u.raw; | |
b481de9c ZY |
3963 | priv->scan_start_tsf = le32_to_cpu(notif->tsf_low); |
3964 | IWL_DEBUG_SCAN("Scan start: " | |
3965 | "%d [802.11%s] " | |
3966 | "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n", | |
3967 | notif->channel, | |
3968 | notif->band ? "bg" : "a", | |
3969 | notif->tsf_high, | |
3970 | notif->tsf_low, notif->status, notif->beacon_timer); | |
3971 | } | |
3972 | ||
3973 | /* Service SCAN_RESULTS_NOTIFICATION (0x83) */ | |
bb8c093b CH |
3974 | static void iwl4965_rx_scan_results_notif(struct iwl4965_priv *priv, |
3975 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 3976 | { |
bb8c093b CH |
3977 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
3978 | struct iwl4965_scanresults_notification *notif = | |
3979 | (struct iwl4965_scanresults_notification *)pkt->u.raw; | |
b481de9c ZY |
3980 | |
3981 | IWL_DEBUG_SCAN("Scan ch.res: " | |
3982 | "%d [802.11%s] " | |
3983 | "(TSF: 0x%08X:%08X) - %d " | |
3984 | "elapsed=%lu usec (%dms since last)\n", | |
3985 | notif->channel, | |
3986 | notif->band ? "bg" : "a", | |
3987 | le32_to_cpu(notif->tsf_high), | |
3988 | le32_to_cpu(notif->tsf_low), | |
3989 | le32_to_cpu(notif->statistics[0]), | |
3990 | le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf, | |
3991 | jiffies_to_msecs(elapsed_jiffies | |
3992 | (priv->last_scan_jiffies, jiffies))); | |
3993 | ||
3994 | priv->last_scan_jiffies = jiffies; | |
7878a5a4 | 3995 | priv->next_scan_jiffies = 0; |
b481de9c ZY |
3996 | } |
3997 | ||
3998 | /* Service SCAN_COMPLETE_NOTIFICATION (0x84) */ | |
bb8c093b CH |
3999 | static void iwl4965_rx_scan_complete_notif(struct iwl4965_priv *priv, |
4000 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 4001 | { |
bb8c093b CH |
4002 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
4003 | struct iwl4965_scancomplete_notification *scan_notif = (void *)pkt->u.raw; | |
b481de9c ZY |
4004 | |
4005 | IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n", | |
4006 | scan_notif->scanned_channels, | |
4007 | scan_notif->tsf_low, | |
4008 | scan_notif->tsf_high, scan_notif->status); | |
4009 | ||
4010 | /* The HW is no longer scanning */ | |
4011 | clear_bit(STATUS_SCAN_HW, &priv->status); | |
4012 | ||
4013 | /* The scan completion notification came in, so kill that timer... */ | |
4014 | cancel_delayed_work(&priv->scan_check); | |
4015 | ||
4016 | IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n", | |
4017 | (priv->scan_bands == 2) ? "2.4" : "5.2", | |
4018 | jiffies_to_msecs(elapsed_jiffies | |
4019 | (priv->scan_pass_start, jiffies))); | |
4020 | ||
4021 | /* Remove this scanned band from the list | |
4022 | * of pending bands to scan */ | |
4023 | priv->scan_bands--; | |
4024 | ||
4025 | /* If a request to abort was given, or the scan did not succeed | |
4026 | * then we reset the scan state machine and terminate, | |
4027 | * re-queuing another scan if one has been requested */ | |
4028 | if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) { | |
4029 | IWL_DEBUG_INFO("Aborted scan completed.\n"); | |
4030 | clear_bit(STATUS_SCAN_ABORTING, &priv->status); | |
4031 | } else { | |
4032 | /* If there are more bands on this scan pass reschedule */ | |
4033 | if (priv->scan_bands > 0) | |
4034 | goto reschedule; | |
4035 | } | |
4036 | ||
4037 | priv->last_scan_jiffies = jiffies; | |
7878a5a4 | 4038 | priv->next_scan_jiffies = 0; |
b481de9c ZY |
4039 | IWL_DEBUG_INFO("Setting scan to off\n"); |
4040 | ||
4041 | clear_bit(STATUS_SCANNING, &priv->status); | |
4042 | ||
4043 | IWL_DEBUG_INFO("Scan took %dms\n", | |
4044 | jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies))); | |
4045 | ||
4046 | queue_work(priv->workqueue, &priv->scan_completed); | |
4047 | ||
4048 | return; | |
4049 | ||
4050 | reschedule: | |
4051 | priv->scan_pass_start = jiffies; | |
4052 | queue_work(priv->workqueue, &priv->request_scan); | |
4053 | } | |
4054 | ||
4055 | /* Handle notification from uCode that card's power state is changing | |
4056 | * due to software, hardware, or critical temperature RFKILL */ | |
bb8c093b CH |
4057 | static void iwl4965_rx_card_state_notif(struct iwl4965_priv *priv, |
4058 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 4059 | { |
bb8c093b | 4060 | struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data; |
b481de9c ZY |
4061 | u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags); |
4062 | unsigned long status = priv->status; | |
4063 | ||
4064 | IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n", | |
4065 | (flags & HW_CARD_DISABLED) ? "Kill" : "On", | |
4066 | (flags & SW_CARD_DISABLED) ? "Kill" : "On"); | |
4067 | ||
4068 | if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED | | |
4069 | RF_CARD_DISABLED)) { | |
4070 | ||
bb8c093b | 4071 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET, |
b481de9c ZY |
4072 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
4073 | ||
bb8c093b CH |
4074 | if (!iwl4965_grab_nic_access(priv)) { |
4075 | iwl4965_write_direct32( | |
b481de9c ZY |
4076 | priv, HBUS_TARG_MBX_C, |
4077 | HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED); | |
4078 | ||
bb8c093b | 4079 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
4080 | } |
4081 | ||
4082 | if (!(flags & RXON_CARD_DISABLED)) { | |
bb8c093b | 4083 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, |
b481de9c | 4084 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
bb8c093b CH |
4085 | if (!iwl4965_grab_nic_access(priv)) { |
4086 | iwl4965_write_direct32( | |
b481de9c ZY |
4087 | priv, HBUS_TARG_MBX_C, |
4088 | HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED); | |
4089 | ||
bb8c093b | 4090 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
4091 | } |
4092 | } | |
4093 | ||
4094 | if (flags & RF_CARD_DISABLED) { | |
bb8c093b | 4095 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_SET, |
b481de9c | 4096 | CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT); |
bb8c093b CH |
4097 | iwl4965_read32(priv, CSR_UCODE_DRV_GP1); |
4098 | if (!iwl4965_grab_nic_access(priv)) | |
4099 | iwl4965_release_nic_access(priv); | |
b481de9c ZY |
4100 | } |
4101 | } | |
4102 | ||
4103 | if (flags & HW_CARD_DISABLED) | |
4104 | set_bit(STATUS_RF_KILL_HW, &priv->status); | |
4105 | else | |
4106 | clear_bit(STATUS_RF_KILL_HW, &priv->status); | |
4107 | ||
4108 | ||
4109 | if (flags & SW_CARD_DISABLED) | |
4110 | set_bit(STATUS_RF_KILL_SW, &priv->status); | |
4111 | else | |
4112 | clear_bit(STATUS_RF_KILL_SW, &priv->status); | |
4113 | ||
4114 | if (!(flags & RXON_CARD_DISABLED)) | |
bb8c093b | 4115 | iwl4965_scan_cancel(priv); |
b481de9c ZY |
4116 | |
4117 | if ((test_bit(STATUS_RF_KILL_HW, &status) != | |
4118 | test_bit(STATUS_RF_KILL_HW, &priv->status)) || | |
4119 | (test_bit(STATUS_RF_KILL_SW, &status) != | |
4120 | test_bit(STATUS_RF_KILL_SW, &priv->status))) | |
4121 | queue_work(priv->workqueue, &priv->rf_kill); | |
4122 | else | |
4123 | wake_up_interruptible(&priv->wait_command_queue); | |
4124 | } | |
4125 | ||
4126 | /** | |
bb8c093b | 4127 | * iwl4965_setup_rx_handlers - Initialize Rx handler callbacks |
b481de9c ZY |
4128 | * |
4129 | * Setup the RX handlers for each of the reply types sent from the uCode | |
4130 | * to the host. | |
4131 | * | |
4132 | * This function chains into the hardware specific files for them to setup | |
4133 | * any hardware specific handlers as well. | |
4134 | */ | |
bb8c093b | 4135 | static void iwl4965_setup_rx_handlers(struct iwl4965_priv *priv) |
b481de9c | 4136 | { |
bb8c093b CH |
4137 | priv->rx_handlers[REPLY_ALIVE] = iwl4965_rx_reply_alive; |
4138 | priv->rx_handlers[REPLY_ADD_STA] = iwl4965_rx_reply_add_sta; | |
4139 | priv->rx_handlers[REPLY_ERROR] = iwl4965_rx_reply_error; | |
4140 | priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl4965_rx_csa; | |
b481de9c | 4141 | priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] = |
bb8c093b CH |
4142 | iwl4965_rx_spectrum_measure_notif; |
4143 | priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl4965_rx_pm_sleep_notif; | |
b481de9c | 4144 | priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] = |
bb8c093b CH |
4145 | iwl4965_rx_pm_debug_statistics_notif; |
4146 | priv->rx_handlers[BEACON_NOTIFICATION] = iwl4965_rx_beacon_notif; | |
b481de9c | 4147 | |
9fbab516 BC |
4148 | /* |
4149 | * The same handler is used for both the REPLY to a discrete | |
4150 | * statistics request from the host as well as for the periodic | |
4151 | * statistics notifications (after received beacons) from the uCode. | |
b481de9c | 4152 | */ |
bb8c093b CH |
4153 | priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl4965_hw_rx_statistics; |
4154 | priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl4965_hw_rx_statistics; | |
b481de9c | 4155 | |
bb8c093b CH |
4156 | priv->rx_handlers[REPLY_SCAN_CMD] = iwl4965_rx_reply_scan; |
4157 | priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl4965_rx_scan_start_notif; | |
b481de9c | 4158 | priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] = |
bb8c093b | 4159 | iwl4965_rx_scan_results_notif; |
b481de9c | 4160 | priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] = |
bb8c093b CH |
4161 | iwl4965_rx_scan_complete_notif; |
4162 | priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl4965_rx_card_state_notif; | |
4163 | priv->rx_handlers[REPLY_TX] = iwl4965_rx_reply_tx; | |
b481de9c | 4164 | |
9fbab516 | 4165 | /* Set up hardware specific Rx handlers */ |
bb8c093b | 4166 | iwl4965_hw_rx_handler_setup(priv); |
b481de9c ZY |
4167 | } |
4168 | ||
4169 | /** | |
bb8c093b | 4170 | * iwl4965_tx_cmd_complete - Pull unused buffers off the queue and reclaim them |
b481de9c ZY |
4171 | * @rxb: Rx buffer to reclaim |
4172 | * | |
4173 | * If an Rx buffer has an async callback associated with it the callback | |
4174 | * will be executed. The attached skb (if present) will only be freed | |
4175 | * if the callback returns 1 | |
4176 | */ | |
bb8c093b CH |
4177 | static void iwl4965_tx_cmd_complete(struct iwl4965_priv *priv, |
4178 | struct iwl4965_rx_mem_buffer *rxb) | |
b481de9c | 4179 | { |
bb8c093b | 4180 | struct iwl4965_rx_packet *pkt = (struct iwl4965_rx_packet *)rxb->skb->data; |
b481de9c ZY |
4181 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
4182 | int txq_id = SEQ_TO_QUEUE(sequence); | |
4183 | int index = SEQ_TO_INDEX(sequence); | |
4184 | int huge = sequence & SEQ_HUGE_FRAME; | |
4185 | int cmd_index; | |
bb8c093b | 4186 | struct iwl4965_cmd *cmd; |
b481de9c ZY |
4187 | |
4188 | /* If a Tx command is being handled and it isn't in the actual | |
4189 | * command queue then there a command routing bug has been introduced | |
4190 | * in the queue management code. */ | |
4191 | if (txq_id != IWL_CMD_QUEUE_NUM) | |
4192 | IWL_ERROR("Error wrong command queue %d command id 0x%X\n", | |
4193 | txq_id, pkt->hdr.cmd); | |
4194 | BUG_ON(txq_id != IWL_CMD_QUEUE_NUM); | |
4195 | ||
4196 | cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge); | |
4197 | cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index]; | |
4198 | ||
4199 | /* Input error checking is done when commands are added to queue. */ | |
4200 | if (cmd->meta.flags & CMD_WANT_SKB) { | |
4201 | cmd->meta.source->u.skb = rxb->skb; | |
4202 | rxb->skb = NULL; | |
4203 | } else if (cmd->meta.u.callback && | |
4204 | !cmd->meta.u.callback(priv, cmd, rxb->skb)) | |
4205 | rxb->skb = NULL; | |
4206 | ||
bb8c093b | 4207 | iwl4965_tx_queue_reclaim(priv, txq_id, index); |
b481de9c ZY |
4208 | |
4209 | if (!(cmd->meta.flags & CMD_ASYNC)) { | |
4210 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); | |
4211 | wake_up_interruptible(&priv->wait_command_queue); | |
4212 | } | |
4213 | } | |
4214 | ||
4215 | /************************** RX-FUNCTIONS ****************************/ | |
4216 | /* | |
4217 | * Rx theory of operation | |
4218 | * | |
9fbab516 BC |
4219 | * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs), |
4220 | * each of which point to Receive Buffers to be filled by 4965. These get | |
4221 | * used not only for Rx frames, but for any command response or notification | |
4222 | * from the 4965. The driver and 4965 manage the Rx buffers by means | |
4223 | * of indexes into the circular buffer. | |
b481de9c ZY |
4224 | * |
4225 | * Rx Queue Indexes | |
4226 | * The host/firmware share two index registers for managing the Rx buffers. | |
4227 | * | |
4228 | * The READ index maps to the first position that the firmware may be writing | |
4229 | * to -- the driver can read up to (but not including) this position and get | |
4230 | * good data. | |
4231 | * The READ index is managed by the firmware once the card is enabled. | |
4232 | * | |
4233 | * The WRITE index maps to the last position the driver has read from -- the | |
4234 | * position preceding WRITE is the last slot the firmware can place a packet. | |
4235 | * | |
4236 | * The queue is empty (no good data) if WRITE = READ - 1, and is full if | |
4237 | * WRITE = READ. | |
4238 | * | |
9fbab516 | 4239 | * During initialization, the host sets up the READ queue position to the first |
b481de9c ZY |
4240 | * INDEX position, and WRITE to the last (READ - 1 wrapped) |
4241 | * | |
9fbab516 | 4242 | * When the firmware places a packet in a buffer, it will advance the READ index |
b481de9c ZY |
4243 | * and fire the RX interrupt. The driver can then query the READ index and |
4244 | * process as many packets as possible, moving the WRITE index forward as it | |
4245 | * resets the Rx queue buffers with new memory. | |
4246 | * | |
4247 | * The management in the driver is as follows: | |
4248 | * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When | |
4249 | * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled | |
01ebd063 | 4250 | * to replenish the iwl->rxq->rx_free. |
bb8c093b | 4251 | * + In iwl4965_rx_replenish (scheduled) if 'processed' != 'read' then the |
b481de9c ZY |
4252 | * iwl->rxq is replenished and the READ INDEX is updated (updating the |
4253 | * 'processed' and 'read' driver indexes as well) | |
4254 | * + A received packet is processed and handed to the kernel network stack, | |
4255 | * detached from the iwl->rxq. The driver 'processed' index is updated. | |
4256 | * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free | |
4257 | * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ | |
4258 | * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there | |
4259 | * were enough free buffers and RX_STALLED is set it is cleared. | |
4260 | * | |
4261 | * | |
4262 | * Driver sequence: | |
4263 | * | |
9fbab516 BC |
4264 | * iwl4965_rx_queue_alloc() Allocates rx_free |
4265 | * iwl4965_rx_replenish() Replenishes rx_free list from rx_used, and calls | |
bb8c093b | 4266 | * iwl4965_rx_queue_restock |
9fbab516 | 4267 | * iwl4965_rx_queue_restock() Moves available buffers from rx_free into Rx |
b481de9c ZY |
4268 | * queue, updates firmware pointers, and updates |
4269 | * the WRITE index. If insufficient rx_free buffers | |
bb8c093b | 4270 | * are available, schedules iwl4965_rx_replenish |
b481de9c ZY |
4271 | * |
4272 | * -- enable interrupts -- | |
9fbab516 | 4273 | * ISR - iwl4965_rx() Detach iwl4965_rx_mem_buffers from pool up to the |
b481de9c ZY |
4274 | * READ INDEX, detaching the SKB from the pool. |
4275 | * Moves the packet buffer from queue to rx_used. | |
bb8c093b | 4276 | * Calls iwl4965_rx_queue_restock to refill any empty |
b481de9c ZY |
4277 | * slots. |
4278 | * ... | |
4279 | * | |
4280 | */ | |
4281 | ||
4282 | /** | |
bb8c093b | 4283 | * iwl4965_rx_queue_space - Return number of free slots available in queue. |
b481de9c | 4284 | */ |
bb8c093b | 4285 | static int iwl4965_rx_queue_space(const struct iwl4965_rx_queue *q) |
b481de9c ZY |
4286 | { |
4287 | int s = q->read - q->write; | |
4288 | if (s <= 0) | |
4289 | s += RX_QUEUE_SIZE; | |
4290 | /* keep some buffer to not confuse full and empty queue */ | |
4291 | s -= 2; | |
4292 | if (s < 0) | |
4293 | s = 0; | |
4294 | return s; | |
4295 | } | |
4296 | ||
4297 | /** | |
bb8c093b | 4298 | * iwl4965_rx_queue_update_write_ptr - Update the write pointer for the RX queue |
b481de9c | 4299 | */ |
bb8c093b | 4300 | int iwl4965_rx_queue_update_write_ptr(struct iwl4965_priv *priv, struct iwl4965_rx_queue *q) |
b481de9c ZY |
4301 | { |
4302 | u32 reg = 0; | |
4303 | int rc = 0; | |
4304 | unsigned long flags; | |
4305 | ||
4306 | spin_lock_irqsave(&q->lock, flags); | |
4307 | ||
4308 | if (q->need_update == 0) | |
4309 | goto exit_unlock; | |
4310 | ||
6440adb5 | 4311 | /* If power-saving is in use, make sure device is awake */ |
b481de9c | 4312 | if (test_bit(STATUS_POWER_PMI, &priv->status)) { |
bb8c093b | 4313 | reg = iwl4965_read32(priv, CSR_UCODE_DRV_GP1); |
b481de9c ZY |
4314 | |
4315 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { | |
bb8c093b | 4316 | iwl4965_set_bit(priv, CSR_GP_CNTRL, |
b481de9c ZY |
4317 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
4318 | goto exit_unlock; | |
4319 | } | |
4320 | ||
bb8c093b | 4321 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
4322 | if (rc) |
4323 | goto exit_unlock; | |
4324 | ||
6440adb5 | 4325 | /* Device expects a multiple of 8 */ |
bb8c093b | 4326 | iwl4965_write_direct32(priv, FH_RSCSR_CHNL0_WPTR, |
b481de9c | 4327 | q->write & ~0x7); |
bb8c093b | 4328 | iwl4965_release_nic_access(priv); |
6440adb5 BC |
4329 | |
4330 | /* Else device is assumed to be awake */ | |
b481de9c | 4331 | } else |
6440adb5 | 4332 | /* Device expects a multiple of 8 */ |
bb8c093b | 4333 | iwl4965_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7); |
b481de9c ZY |
4334 | |
4335 | ||
4336 | q->need_update = 0; | |
4337 | ||
4338 | exit_unlock: | |
4339 | spin_unlock_irqrestore(&q->lock, flags); | |
4340 | return rc; | |
4341 | } | |
4342 | ||
4343 | /** | |
9fbab516 | 4344 | * iwl4965_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr |
b481de9c | 4345 | */ |
bb8c093b | 4346 | static inline __le32 iwl4965_dma_addr2rbd_ptr(struct iwl4965_priv *priv, |
b481de9c ZY |
4347 | dma_addr_t dma_addr) |
4348 | { | |
4349 | return cpu_to_le32((u32)(dma_addr >> 8)); | |
4350 | } | |
4351 | ||
4352 | ||
4353 | /** | |
bb8c093b | 4354 | * iwl4965_rx_queue_restock - refill RX queue from pre-allocated pool |
b481de9c | 4355 | * |
9fbab516 | 4356 | * If there are slots in the RX queue that need to be restocked, |
b481de9c | 4357 | * and we have free pre-allocated buffers, fill the ranks as much |
9fbab516 | 4358 | * as we can, pulling from rx_free. |
b481de9c ZY |
4359 | * |
4360 | * This moves the 'write' index forward to catch up with 'processed', and | |
4361 | * also updates the memory address in the firmware to reference the new | |
4362 | * target buffer. | |
4363 | */ | |
bb8c093b | 4364 | static int iwl4965_rx_queue_restock(struct iwl4965_priv *priv) |
b481de9c | 4365 | { |
bb8c093b | 4366 | struct iwl4965_rx_queue *rxq = &priv->rxq; |
b481de9c | 4367 | struct list_head *element; |
bb8c093b | 4368 | struct iwl4965_rx_mem_buffer *rxb; |
b481de9c ZY |
4369 | unsigned long flags; |
4370 | int write, rc; | |
4371 | ||
4372 | spin_lock_irqsave(&rxq->lock, flags); | |
4373 | write = rxq->write & ~0x7; | |
bb8c093b | 4374 | while ((iwl4965_rx_queue_space(rxq) > 0) && (rxq->free_count)) { |
6440adb5 | 4375 | /* Get next free Rx buffer, remove from free list */ |
b481de9c | 4376 | element = rxq->rx_free.next; |
bb8c093b | 4377 | rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list); |
b481de9c | 4378 | list_del(element); |
6440adb5 BC |
4379 | |
4380 | /* Point to Rx buffer via next RBD in circular buffer */ | |
bb8c093b | 4381 | rxq->bd[rxq->write] = iwl4965_dma_addr2rbd_ptr(priv, rxb->dma_addr); |
b481de9c ZY |
4382 | rxq->queue[rxq->write] = rxb; |
4383 | rxq->write = (rxq->write + 1) & RX_QUEUE_MASK; | |
4384 | rxq->free_count--; | |
4385 | } | |
4386 | spin_unlock_irqrestore(&rxq->lock, flags); | |
4387 | /* If the pre-allocated buffer pool is dropping low, schedule to | |
4388 | * refill it */ | |
4389 | if (rxq->free_count <= RX_LOW_WATERMARK) | |
4390 | queue_work(priv->workqueue, &priv->rx_replenish); | |
4391 | ||
4392 | ||
6440adb5 BC |
4393 | /* If we've added more space for the firmware to place data, tell it. |
4394 | * Increment device's write pointer in multiples of 8. */ | |
b481de9c ZY |
4395 | if ((write != (rxq->write & ~0x7)) |
4396 | || (abs(rxq->write - rxq->read) > 7)) { | |
4397 | spin_lock_irqsave(&rxq->lock, flags); | |
4398 | rxq->need_update = 1; | |
4399 | spin_unlock_irqrestore(&rxq->lock, flags); | |
bb8c093b | 4400 | rc = iwl4965_rx_queue_update_write_ptr(priv, rxq); |
b481de9c ZY |
4401 | if (rc) |
4402 | return rc; | |
4403 | } | |
4404 | ||
4405 | return 0; | |
4406 | } | |
4407 | ||
4408 | /** | |
bb8c093b | 4409 | * iwl4965_rx_replenish - Move all used packet from rx_used to rx_free |
b481de9c ZY |
4410 | * |
4411 | * When moving to rx_free an SKB is allocated for the slot. | |
4412 | * | |
bb8c093b | 4413 | * Also restock the Rx queue via iwl4965_rx_queue_restock. |
01ebd063 | 4414 | * This is called as a scheduled work item (except for during initialization) |
b481de9c | 4415 | */ |
5c0eef96 | 4416 | static void iwl4965_rx_allocate(struct iwl4965_priv *priv) |
b481de9c | 4417 | { |
bb8c093b | 4418 | struct iwl4965_rx_queue *rxq = &priv->rxq; |
b481de9c | 4419 | struct list_head *element; |
bb8c093b | 4420 | struct iwl4965_rx_mem_buffer *rxb; |
b481de9c ZY |
4421 | unsigned long flags; |
4422 | spin_lock_irqsave(&rxq->lock, flags); | |
4423 | while (!list_empty(&rxq->rx_used)) { | |
4424 | element = rxq->rx_used.next; | |
bb8c093b | 4425 | rxb = list_entry(element, struct iwl4965_rx_mem_buffer, list); |
6440adb5 BC |
4426 | |
4427 | /* Alloc a new receive buffer */ | |
b481de9c | 4428 | rxb->skb = |
9ee1ba47 RR |
4429 | alloc_skb(priv->hw_setting.rx_buf_size, |
4430 | __GFP_NOWARN | GFP_ATOMIC); | |
b481de9c ZY |
4431 | if (!rxb->skb) { |
4432 | if (net_ratelimit()) | |
4433 | printk(KERN_CRIT DRV_NAME | |
4434 | ": Can not allocate SKB buffers\n"); | |
4435 | /* We don't reschedule replenish work here -- we will | |
4436 | * call the restock method and if it still needs | |
4437 | * more buffers it will schedule replenish */ | |
4438 | break; | |
4439 | } | |
4440 | priv->alloc_rxb_skb++; | |
4441 | list_del(element); | |
6440adb5 BC |
4442 | |
4443 | /* Get physical address of RB/SKB */ | |
b481de9c ZY |
4444 | rxb->dma_addr = |
4445 | pci_map_single(priv->pci_dev, rxb->skb->data, | |
9ee1ba47 | 4446 | priv->hw_setting.rx_buf_size, PCI_DMA_FROMDEVICE); |
b481de9c ZY |
4447 | list_add_tail(&rxb->list, &rxq->rx_free); |
4448 | rxq->free_count++; | |
4449 | } | |
4450 | spin_unlock_irqrestore(&rxq->lock, flags); | |
5c0eef96 MA |
4451 | } |
4452 | ||
4453 | /* | |
4454 | * this should be called while priv->lock is locked | |
4455 | */ | |
4fd1f841 | 4456 | static void __iwl4965_rx_replenish(void *data) |
5c0eef96 MA |
4457 | { |
4458 | struct iwl4965_priv *priv = data; | |
4459 | ||
4460 | iwl4965_rx_allocate(priv); | |
4461 | iwl4965_rx_queue_restock(priv); | |
4462 | } | |
4463 | ||
4464 | ||
4465 | void iwl4965_rx_replenish(void *data) | |
4466 | { | |
4467 | struct iwl4965_priv *priv = data; | |
4468 | unsigned long flags; | |
4469 | ||
4470 | iwl4965_rx_allocate(priv); | |
b481de9c ZY |
4471 | |
4472 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b | 4473 | iwl4965_rx_queue_restock(priv); |
b481de9c ZY |
4474 | spin_unlock_irqrestore(&priv->lock, flags); |
4475 | } | |
4476 | ||
4477 | /* Assumes that the skb field of the buffers in 'pool' is kept accurate. | |
9fbab516 | 4478 | * If an SKB has been detached, the POOL needs to have its SKB set to NULL |
b481de9c ZY |
4479 | * This free routine walks the list of POOL entries and if SKB is set to |
4480 | * non NULL it is unmapped and freed | |
4481 | */ | |
bb8c093b | 4482 | static void iwl4965_rx_queue_free(struct iwl4965_priv *priv, struct iwl4965_rx_queue *rxq) |
b481de9c ZY |
4483 | { |
4484 | int i; | |
4485 | for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) { | |
4486 | if (rxq->pool[i].skb != NULL) { | |
4487 | pci_unmap_single(priv->pci_dev, | |
4488 | rxq->pool[i].dma_addr, | |
9ee1ba47 RR |
4489 | priv->hw_setting.rx_buf_size, |
4490 | PCI_DMA_FROMDEVICE); | |
b481de9c ZY |
4491 | dev_kfree_skb(rxq->pool[i].skb); |
4492 | } | |
4493 | } | |
4494 | ||
4495 | pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd, | |
4496 | rxq->dma_addr); | |
4497 | rxq->bd = NULL; | |
4498 | } | |
4499 | ||
bb8c093b | 4500 | int iwl4965_rx_queue_alloc(struct iwl4965_priv *priv) |
b481de9c | 4501 | { |
bb8c093b | 4502 | struct iwl4965_rx_queue *rxq = &priv->rxq; |
b481de9c ZY |
4503 | struct pci_dev *dev = priv->pci_dev; |
4504 | int i; | |
4505 | ||
4506 | spin_lock_init(&rxq->lock); | |
4507 | INIT_LIST_HEAD(&rxq->rx_free); | |
4508 | INIT_LIST_HEAD(&rxq->rx_used); | |
6440adb5 BC |
4509 | |
4510 | /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */ | |
b481de9c ZY |
4511 | rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr); |
4512 | if (!rxq->bd) | |
4513 | return -ENOMEM; | |
6440adb5 | 4514 | |
b481de9c ZY |
4515 | /* Fill the rx_used queue with _all_ of the Rx buffers */ |
4516 | for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) | |
4517 | list_add_tail(&rxq->pool[i].list, &rxq->rx_used); | |
6440adb5 | 4518 | |
b481de9c ZY |
4519 | /* Set us so that we have processed and used all buffers, but have |
4520 | * not restocked the Rx queue with fresh buffers */ | |
4521 | rxq->read = rxq->write = 0; | |
4522 | rxq->free_count = 0; | |
4523 | rxq->need_update = 0; | |
4524 | return 0; | |
4525 | } | |
4526 | ||
bb8c093b | 4527 | void iwl4965_rx_queue_reset(struct iwl4965_priv *priv, struct iwl4965_rx_queue *rxq) |
b481de9c ZY |
4528 | { |
4529 | unsigned long flags; | |
4530 | int i; | |
4531 | spin_lock_irqsave(&rxq->lock, flags); | |
4532 | INIT_LIST_HEAD(&rxq->rx_free); | |
4533 | INIT_LIST_HEAD(&rxq->rx_used); | |
4534 | /* Fill the rx_used queue with _all_ of the Rx buffers */ | |
4535 | for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) { | |
4536 | /* In the reset function, these buffers may have been allocated | |
4537 | * to an SKB, so we need to unmap and free potential storage */ | |
4538 | if (rxq->pool[i].skb != NULL) { | |
4539 | pci_unmap_single(priv->pci_dev, | |
4540 | rxq->pool[i].dma_addr, | |
9ee1ba47 RR |
4541 | priv->hw_setting.rx_buf_size, |
4542 | PCI_DMA_FROMDEVICE); | |
b481de9c ZY |
4543 | priv->alloc_rxb_skb--; |
4544 | dev_kfree_skb(rxq->pool[i].skb); | |
4545 | rxq->pool[i].skb = NULL; | |
4546 | } | |
4547 | list_add_tail(&rxq->pool[i].list, &rxq->rx_used); | |
4548 | } | |
4549 | ||
4550 | /* Set us so that we have processed and used all buffers, but have | |
4551 | * not restocked the Rx queue with fresh buffers */ | |
4552 | rxq->read = rxq->write = 0; | |
4553 | rxq->free_count = 0; | |
4554 | spin_unlock_irqrestore(&rxq->lock, flags); | |
4555 | } | |
4556 | ||
4557 | /* Convert linear signal-to-noise ratio into dB */ | |
4558 | static u8 ratio2dB[100] = { | |
4559 | /* 0 1 2 3 4 5 6 7 8 9 */ | |
4560 | 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */ | |
4561 | 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */ | |
4562 | 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */ | |
4563 | 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */ | |
4564 | 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */ | |
4565 | 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */ | |
4566 | 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */ | |
4567 | 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */ | |
4568 | 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */ | |
4569 | 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */ | |
4570 | }; | |
4571 | ||
4572 | /* Calculates a relative dB value from a ratio of linear | |
4573 | * (i.e. not dB) signal levels. | |
4574 | * Conversion assumes that levels are voltages (20*log), not powers (10*log). */ | |
bb8c093b | 4575 | int iwl4965_calc_db_from_ratio(int sig_ratio) |
b481de9c | 4576 | { |
c899a575 AB |
4577 | /* 1000:1 or higher just report as 60 dB */ |
4578 | if (sig_ratio >= 1000) | |
b481de9c ZY |
4579 | return 60; |
4580 | ||
c899a575 | 4581 | /* 100:1 or higher, divide by 10 and use table, |
b481de9c | 4582 | * add 20 dB to make up for divide by 10 */ |
c899a575 | 4583 | if (sig_ratio >= 100) |
b481de9c ZY |
4584 | return (20 + (int)ratio2dB[sig_ratio/10]); |
4585 | ||
4586 | /* We shouldn't see this */ | |
4587 | if (sig_ratio < 1) | |
4588 | return 0; | |
4589 | ||
4590 | /* Use table for ratios 1:1 - 99:1 */ | |
4591 | return (int)ratio2dB[sig_ratio]; | |
4592 | } | |
4593 | ||
4594 | #define PERFECT_RSSI (-20) /* dBm */ | |
4595 | #define WORST_RSSI (-95) /* dBm */ | |
4596 | #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI) | |
4597 | ||
4598 | /* Calculate an indication of rx signal quality (a percentage, not dBm!). | |
4599 | * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info | |
4600 | * about formulas used below. */ | |
bb8c093b | 4601 | int iwl4965_calc_sig_qual(int rssi_dbm, int noise_dbm) |
b481de9c ZY |
4602 | { |
4603 | int sig_qual; | |
4604 | int degradation = PERFECT_RSSI - rssi_dbm; | |
4605 | ||
4606 | /* If we get a noise measurement, use signal-to-noise ratio (SNR) | |
4607 | * as indicator; formula is (signal dbm - noise dbm). | |
4608 | * SNR at or above 40 is a great signal (100%). | |
4609 | * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator. | |
4610 | * Weakest usable signal is usually 10 - 15 dB SNR. */ | |
4611 | if (noise_dbm) { | |
4612 | if (rssi_dbm - noise_dbm >= 40) | |
4613 | return 100; | |
4614 | else if (rssi_dbm < noise_dbm) | |
4615 | return 0; | |
4616 | sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2; | |
4617 | ||
4618 | /* Else use just the signal level. | |
4619 | * This formula is a least squares fit of data points collected and | |
4620 | * compared with a reference system that had a percentage (%) display | |
4621 | * for signal quality. */ | |
4622 | } else | |
4623 | sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation * | |
4624 | (15 * RSSI_RANGE + 62 * degradation)) / | |
4625 | (RSSI_RANGE * RSSI_RANGE); | |
4626 | ||
4627 | if (sig_qual > 100) | |
4628 | sig_qual = 100; | |
4629 | else if (sig_qual < 1) | |
4630 | sig_qual = 0; | |
4631 | ||
4632 | return sig_qual; | |
4633 | } | |
4634 | ||
4635 | /** | |
9fbab516 | 4636 | * iwl4965_rx_handle - Main entry function for receiving responses from uCode |
b481de9c ZY |
4637 | * |
4638 | * Uses the priv->rx_handlers callback function array to invoke | |
4639 | * the appropriate handlers, including command responses, | |
4640 | * frame-received notifications, and other notifications. | |
4641 | */ | |
bb8c093b | 4642 | static void iwl4965_rx_handle(struct iwl4965_priv *priv) |
b481de9c | 4643 | { |
bb8c093b CH |
4644 | struct iwl4965_rx_mem_buffer *rxb; |
4645 | struct iwl4965_rx_packet *pkt; | |
4646 | struct iwl4965_rx_queue *rxq = &priv->rxq; | |
b481de9c ZY |
4647 | u32 r, i; |
4648 | int reclaim; | |
4649 | unsigned long flags; | |
5c0eef96 | 4650 | u8 fill_rx = 0; |
d68ab680 | 4651 | u32 count = 8; |
b481de9c | 4652 | |
6440adb5 BC |
4653 | /* uCode's read index (stored in shared DRAM) indicates the last Rx |
4654 | * buffer that the driver may process (last buffer filled by ucode). */ | |
bb8c093b | 4655 | r = iwl4965_hw_get_rx_read(priv); |
b481de9c ZY |
4656 | i = rxq->read; |
4657 | ||
4658 | /* Rx interrupt, but nothing sent from uCode */ | |
4659 | if (i == r) | |
4660 | IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i); | |
4661 | ||
5c0eef96 MA |
4662 | if (iwl4965_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2)) |
4663 | fill_rx = 1; | |
4664 | ||
b481de9c ZY |
4665 | while (i != r) { |
4666 | rxb = rxq->queue[i]; | |
4667 | ||
9fbab516 | 4668 | /* If an RXB doesn't have a Rx queue slot associated with it, |
b481de9c ZY |
4669 | * then a bug has been introduced in the queue refilling |
4670 | * routines -- catch it here */ | |
4671 | BUG_ON(rxb == NULL); | |
4672 | ||
4673 | rxq->queue[i] = NULL; | |
4674 | ||
4675 | pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr, | |
9ee1ba47 | 4676 | priv->hw_setting.rx_buf_size, |
b481de9c | 4677 | PCI_DMA_FROMDEVICE); |
bb8c093b | 4678 | pkt = (struct iwl4965_rx_packet *)rxb->skb->data; |
b481de9c ZY |
4679 | |
4680 | /* Reclaim a command buffer only if this packet is a response | |
4681 | * to a (driver-originated) command. | |
4682 | * If the packet (e.g. Rx frame) originated from uCode, | |
4683 | * there is no command buffer to reclaim. | |
4684 | * Ucode should set SEQ_RX_FRAME bit if ucode-originated, | |
4685 | * but apparently a few don't get set; catch them here. */ | |
4686 | reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) && | |
4687 | (pkt->hdr.cmd != REPLY_RX_PHY_CMD) && | |
4688 | (pkt->hdr.cmd != REPLY_4965_RX) && | |
cfe01709 | 4689 | (pkt->hdr.cmd != REPLY_COMPRESSED_BA) && |
b481de9c ZY |
4690 | (pkt->hdr.cmd != STATISTICS_NOTIFICATION) && |
4691 | (pkt->hdr.cmd != REPLY_TX); | |
4692 | ||
4693 | /* Based on type of command response or notification, | |
4694 | * handle those that need handling via function in | |
bb8c093b | 4695 | * rx_handlers table. See iwl4965_setup_rx_handlers() */ |
b481de9c ZY |
4696 | if (priv->rx_handlers[pkt->hdr.cmd]) { |
4697 | IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR, | |
4698 | "r = %d, i = %d, %s, 0x%02x\n", r, i, | |
4699 | get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd); | |
4700 | priv->rx_handlers[pkt->hdr.cmd] (priv, rxb); | |
4701 | } else { | |
4702 | /* No handling needed */ | |
4703 | IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR, | |
4704 | "r %d i %d No handler needed for %s, 0x%02x\n", | |
4705 | r, i, get_cmd_string(pkt->hdr.cmd), | |
4706 | pkt->hdr.cmd); | |
4707 | } | |
4708 | ||
4709 | if (reclaim) { | |
9fbab516 BC |
4710 | /* Invoke any callbacks, transfer the skb to caller, and |
4711 | * fire off the (possibly) blocking iwl4965_send_cmd() | |
b481de9c ZY |
4712 | * as we reclaim the driver command queue */ |
4713 | if (rxb && rxb->skb) | |
bb8c093b | 4714 | iwl4965_tx_cmd_complete(priv, rxb); |
b481de9c ZY |
4715 | else |
4716 | IWL_WARNING("Claim null rxb?\n"); | |
4717 | } | |
4718 | ||
4719 | /* For now we just don't re-use anything. We can tweak this | |
4720 | * later to try and re-use notification packets and SKBs that | |
4721 | * fail to Rx correctly */ | |
4722 | if (rxb->skb != NULL) { | |
4723 | priv->alloc_rxb_skb--; | |
4724 | dev_kfree_skb_any(rxb->skb); | |
4725 | rxb->skb = NULL; | |
4726 | } | |
4727 | ||
4728 | pci_unmap_single(priv->pci_dev, rxb->dma_addr, | |
9ee1ba47 RR |
4729 | priv->hw_setting.rx_buf_size, |
4730 | PCI_DMA_FROMDEVICE); | |
b481de9c ZY |
4731 | spin_lock_irqsave(&rxq->lock, flags); |
4732 | list_add_tail(&rxb->list, &priv->rxq.rx_used); | |
4733 | spin_unlock_irqrestore(&rxq->lock, flags); | |
4734 | i = (i + 1) & RX_QUEUE_MASK; | |
5c0eef96 MA |
4735 | /* If there are a lot of unused frames, |
4736 | * restock the Rx queue so ucode wont assert. */ | |
4737 | if (fill_rx) { | |
4738 | count++; | |
4739 | if (count >= 8) { | |
4740 | priv->rxq.read = i; | |
4741 | __iwl4965_rx_replenish(priv); | |
4742 | count = 0; | |
4743 | } | |
4744 | } | |
b481de9c ZY |
4745 | } |
4746 | ||
4747 | /* Backtrack one entry */ | |
4748 | priv->rxq.read = i; | |
bb8c093b | 4749 | iwl4965_rx_queue_restock(priv); |
b481de9c ZY |
4750 | } |
4751 | ||
6440adb5 BC |
4752 | /** |
4753 | * iwl4965_tx_queue_update_write_ptr - Send new write index to hardware | |
4754 | */ | |
bb8c093b CH |
4755 | static int iwl4965_tx_queue_update_write_ptr(struct iwl4965_priv *priv, |
4756 | struct iwl4965_tx_queue *txq) | |
b481de9c ZY |
4757 | { |
4758 | u32 reg = 0; | |
4759 | int rc = 0; | |
4760 | int txq_id = txq->q.id; | |
4761 | ||
4762 | if (txq->need_update == 0) | |
4763 | return rc; | |
4764 | ||
4765 | /* if we're trying to save power */ | |
4766 | if (test_bit(STATUS_POWER_PMI, &priv->status)) { | |
4767 | /* wake up nic if it's powered down ... | |
4768 | * uCode will wake up, and interrupt us again, so next | |
4769 | * time we'll skip this part. */ | |
bb8c093b | 4770 | reg = iwl4965_read32(priv, CSR_UCODE_DRV_GP1); |
b481de9c ZY |
4771 | |
4772 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { | |
4773 | IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg); | |
bb8c093b | 4774 | iwl4965_set_bit(priv, CSR_GP_CNTRL, |
b481de9c ZY |
4775 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
4776 | return rc; | |
4777 | } | |
4778 | ||
4779 | /* restore this queue's parameters in nic hardware. */ | |
bb8c093b | 4780 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
4781 | if (rc) |
4782 | return rc; | |
bb8c093b | 4783 | iwl4965_write_direct32(priv, HBUS_TARG_WRPTR, |
fc4b6853 | 4784 | txq->q.write_ptr | (txq_id << 8)); |
bb8c093b | 4785 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
4786 | |
4787 | /* else not in power-save mode, uCode will never sleep when we're | |
4788 | * trying to tx (during RFKILL, we're not trying to tx). */ | |
4789 | } else | |
bb8c093b | 4790 | iwl4965_write32(priv, HBUS_TARG_WRPTR, |
fc4b6853 | 4791 | txq->q.write_ptr | (txq_id << 8)); |
b481de9c ZY |
4792 | |
4793 | txq->need_update = 0; | |
4794 | ||
4795 | return rc; | |
4796 | } | |
4797 | ||
c8b0e6e1 | 4798 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 4799 | static void iwl4965_print_rx_config_cmd(struct iwl4965_rxon_cmd *rxon) |
b481de9c | 4800 | { |
0795af57 JP |
4801 | DECLARE_MAC_BUF(mac); |
4802 | ||
b481de9c | 4803 | IWL_DEBUG_RADIO("RX CONFIG:\n"); |
bb8c093b | 4804 | iwl4965_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon)); |
b481de9c ZY |
4805 | IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel)); |
4806 | IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags)); | |
4807 | IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n", | |
4808 | le32_to_cpu(rxon->filter_flags)); | |
4809 | IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type); | |
4810 | IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n", | |
4811 | rxon->ofdm_basic_rates); | |
4812 | IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates); | |
0795af57 JP |
4813 | IWL_DEBUG_RADIO("u8[6] node_addr: %s\n", |
4814 | print_mac(mac, rxon->node_addr)); | |
4815 | IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n", | |
4816 | print_mac(mac, rxon->bssid_addr)); | |
b481de9c ZY |
4817 | IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id)); |
4818 | } | |
4819 | #endif | |
4820 | ||
bb8c093b | 4821 | static void iwl4965_enable_interrupts(struct iwl4965_priv *priv) |
b481de9c ZY |
4822 | { |
4823 | IWL_DEBUG_ISR("Enabling interrupts\n"); | |
4824 | set_bit(STATUS_INT_ENABLED, &priv->status); | |
bb8c093b | 4825 | iwl4965_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK); |
b481de9c ZY |
4826 | } |
4827 | ||
bb8c093b | 4828 | static inline void iwl4965_disable_interrupts(struct iwl4965_priv *priv) |
b481de9c ZY |
4829 | { |
4830 | clear_bit(STATUS_INT_ENABLED, &priv->status); | |
4831 | ||
4832 | /* disable interrupts from uCode/NIC to host */ | |
bb8c093b | 4833 | iwl4965_write32(priv, CSR_INT_MASK, 0x00000000); |
b481de9c ZY |
4834 | |
4835 | /* acknowledge/clear/reset any interrupts still pending | |
4836 | * from uCode or flow handler (Rx/Tx DMA) */ | |
bb8c093b CH |
4837 | iwl4965_write32(priv, CSR_INT, 0xffffffff); |
4838 | iwl4965_write32(priv, CSR_FH_INT_STATUS, 0xffffffff); | |
b481de9c ZY |
4839 | IWL_DEBUG_ISR("Disabled interrupts\n"); |
4840 | } | |
4841 | ||
4842 | static const char *desc_lookup(int i) | |
4843 | { | |
4844 | switch (i) { | |
4845 | case 1: | |
4846 | return "FAIL"; | |
4847 | case 2: | |
4848 | return "BAD_PARAM"; | |
4849 | case 3: | |
4850 | return "BAD_CHECKSUM"; | |
4851 | case 4: | |
4852 | return "NMI_INTERRUPT"; | |
4853 | case 5: | |
4854 | return "SYSASSERT"; | |
4855 | case 6: | |
4856 | return "FATAL_ERROR"; | |
4857 | } | |
4858 | ||
4859 | return "UNKNOWN"; | |
4860 | } | |
4861 | ||
4862 | #define ERROR_START_OFFSET (1 * sizeof(u32)) | |
4863 | #define ERROR_ELEM_SIZE (7 * sizeof(u32)) | |
4864 | ||
bb8c093b | 4865 | static void iwl4965_dump_nic_error_log(struct iwl4965_priv *priv) |
b481de9c ZY |
4866 | { |
4867 | u32 data2, line; | |
4868 | u32 desc, time, count, base, data1; | |
4869 | u32 blink1, blink2, ilink1, ilink2; | |
4870 | int rc; | |
4871 | ||
4872 | base = le32_to_cpu(priv->card_alive.error_event_table_ptr); | |
4873 | ||
bb8c093b | 4874 | if (!iwl4965_hw_valid_rtc_data_addr(base)) { |
b481de9c ZY |
4875 | IWL_ERROR("Not valid error log pointer 0x%08X\n", base); |
4876 | return; | |
4877 | } | |
4878 | ||
bb8c093b | 4879 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
4880 | if (rc) { |
4881 | IWL_WARNING("Can not read from adapter at this time.\n"); | |
4882 | return; | |
4883 | } | |
4884 | ||
bb8c093b | 4885 | count = iwl4965_read_targ_mem(priv, base); |
b481de9c ZY |
4886 | |
4887 | if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) { | |
4888 | IWL_ERROR("Start IWL Error Log Dump:\n"); | |
2acae16e | 4889 | IWL_ERROR("Status: 0x%08lX, count: %d\n", priv->status, count); |
b481de9c ZY |
4890 | } |
4891 | ||
bb8c093b CH |
4892 | desc = iwl4965_read_targ_mem(priv, base + 1 * sizeof(u32)); |
4893 | blink1 = iwl4965_read_targ_mem(priv, base + 3 * sizeof(u32)); | |
4894 | blink2 = iwl4965_read_targ_mem(priv, base + 4 * sizeof(u32)); | |
4895 | ilink1 = iwl4965_read_targ_mem(priv, base + 5 * sizeof(u32)); | |
4896 | ilink2 = iwl4965_read_targ_mem(priv, base + 6 * sizeof(u32)); | |
4897 | data1 = iwl4965_read_targ_mem(priv, base + 7 * sizeof(u32)); | |
4898 | data2 = iwl4965_read_targ_mem(priv, base + 8 * sizeof(u32)); | |
4899 | line = iwl4965_read_targ_mem(priv, base + 9 * sizeof(u32)); | |
4900 | time = iwl4965_read_targ_mem(priv, base + 11 * sizeof(u32)); | |
b481de9c ZY |
4901 | |
4902 | IWL_ERROR("Desc Time " | |
4903 | "data1 data2 line\n"); | |
4904 | IWL_ERROR("%-13s (#%d) %010u 0x%08X 0x%08X %u\n", | |
4905 | desc_lookup(desc), desc, time, data1, data2, line); | |
4906 | IWL_ERROR("blink1 blink2 ilink1 ilink2\n"); | |
4907 | IWL_ERROR("0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2, | |
4908 | ilink1, ilink2); | |
4909 | ||
bb8c093b | 4910 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
4911 | } |
4912 | ||
4913 | #define EVENT_START_OFFSET (4 * sizeof(u32)) | |
4914 | ||
4915 | /** | |
bb8c093b | 4916 | * iwl4965_print_event_log - Dump error event log to syslog |
b481de9c | 4917 | * |
bb8c093b | 4918 | * NOTE: Must be called with iwl4965_grab_nic_access() already obtained! |
b481de9c | 4919 | */ |
bb8c093b | 4920 | static void iwl4965_print_event_log(struct iwl4965_priv *priv, u32 start_idx, |
b481de9c ZY |
4921 | u32 num_events, u32 mode) |
4922 | { | |
4923 | u32 i; | |
4924 | u32 base; /* SRAM byte address of event log header */ | |
4925 | u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */ | |
4926 | u32 ptr; /* SRAM byte address of log data */ | |
4927 | u32 ev, time, data; /* event log data */ | |
4928 | ||
4929 | if (num_events == 0) | |
4930 | return; | |
4931 | ||
4932 | base = le32_to_cpu(priv->card_alive.log_event_table_ptr); | |
4933 | ||
4934 | if (mode == 0) | |
4935 | event_size = 2 * sizeof(u32); | |
4936 | else | |
4937 | event_size = 3 * sizeof(u32); | |
4938 | ||
4939 | ptr = base + EVENT_START_OFFSET + (start_idx * event_size); | |
4940 | ||
4941 | /* "time" is actually "data" for mode 0 (no timestamp). | |
4942 | * place event id # at far right for easier visual parsing. */ | |
4943 | for (i = 0; i < num_events; i++) { | |
bb8c093b | 4944 | ev = iwl4965_read_targ_mem(priv, ptr); |
b481de9c | 4945 | ptr += sizeof(u32); |
bb8c093b | 4946 | time = iwl4965_read_targ_mem(priv, ptr); |
b481de9c ZY |
4947 | ptr += sizeof(u32); |
4948 | if (mode == 0) | |
4949 | IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */ | |
4950 | else { | |
bb8c093b | 4951 | data = iwl4965_read_targ_mem(priv, ptr); |
b481de9c ZY |
4952 | ptr += sizeof(u32); |
4953 | IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev); | |
4954 | } | |
4955 | } | |
4956 | } | |
4957 | ||
bb8c093b | 4958 | static void iwl4965_dump_nic_event_log(struct iwl4965_priv *priv) |
b481de9c ZY |
4959 | { |
4960 | int rc; | |
4961 | u32 base; /* SRAM byte address of event log header */ | |
4962 | u32 capacity; /* event log capacity in # entries */ | |
4963 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
4964 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
4965 | u32 next_entry; /* index of next entry to be written by uCode */ | |
4966 | u32 size; /* # entries that we'll print */ | |
4967 | ||
4968 | base = le32_to_cpu(priv->card_alive.log_event_table_ptr); | |
bb8c093b | 4969 | if (!iwl4965_hw_valid_rtc_data_addr(base)) { |
b481de9c ZY |
4970 | IWL_ERROR("Invalid event log pointer 0x%08X\n", base); |
4971 | return; | |
4972 | } | |
4973 | ||
bb8c093b | 4974 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
4975 | if (rc) { |
4976 | IWL_WARNING("Can not read from adapter at this time.\n"); | |
4977 | return; | |
4978 | } | |
4979 | ||
4980 | /* event log header */ | |
bb8c093b CH |
4981 | capacity = iwl4965_read_targ_mem(priv, base); |
4982 | mode = iwl4965_read_targ_mem(priv, base + (1 * sizeof(u32))); | |
4983 | num_wraps = iwl4965_read_targ_mem(priv, base + (2 * sizeof(u32))); | |
4984 | next_entry = iwl4965_read_targ_mem(priv, base + (3 * sizeof(u32))); | |
b481de9c ZY |
4985 | |
4986 | size = num_wraps ? capacity : next_entry; | |
4987 | ||
4988 | /* bail out if nothing in log */ | |
4989 | if (size == 0) { | |
583fab37 | 4990 | IWL_ERROR("Start IWL Event Log Dump: nothing in log\n"); |
bb8c093b | 4991 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
4992 | return; |
4993 | } | |
4994 | ||
583fab37 | 4995 | IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n", |
b481de9c ZY |
4996 | size, num_wraps); |
4997 | ||
4998 | /* if uCode has wrapped back to top of log, start at the oldest entry, | |
4999 | * i.e the next one that uCode would fill. */ | |
5000 | if (num_wraps) | |
bb8c093b | 5001 | iwl4965_print_event_log(priv, next_entry, |
b481de9c ZY |
5002 | capacity - next_entry, mode); |
5003 | ||
5004 | /* (then/else) start at top of log */ | |
bb8c093b | 5005 | iwl4965_print_event_log(priv, 0, next_entry, mode); |
b481de9c | 5006 | |
bb8c093b | 5007 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
5008 | } |
5009 | ||
5010 | /** | |
bb8c093b | 5011 | * iwl4965_irq_handle_error - called for HW or SW error interrupt from card |
b481de9c | 5012 | */ |
bb8c093b | 5013 | static void iwl4965_irq_handle_error(struct iwl4965_priv *priv) |
b481de9c | 5014 | { |
bb8c093b | 5015 | /* Set the FW error flag -- cleared on iwl4965_down */ |
b481de9c ZY |
5016 | set_bit(STATUS_FW_ERROR, &priv->status); |
5017 | ||
5018 | /* Cancel currently queued command. */ | |
5019 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); | |
5020 | ||
c8b0e6e1 | 5021 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b CH |
5022 | if (iwl4965_debug_level & IWL_DL_FW_ERRORS) { |
5023 | iwl4965_dump_nic_error_log(priv); | |
5024 | iwl4965_dump_nic_event_log(priv); | |
5025 | iwl4965_print_rx_config_cmd(&priv->staging_rxon); | |
b481de9c ZY |
5026 | } |
5027 | #endif | |
5028 | ||
5029 | wake_up_interruptible(&priv->wait_command_queue); | |
5030 | ||
5031 | /* Keep the restart process from trying to send host | |
5032 | * commands by clearing the INIT status bit */ | |
5033 | clear_bit(STATUS_READY, &priv->status); | |
5034 | ||
5035 | if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) { | |
5036 | IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS, | |
5037 | "Restarting adapter due to uCode error.\n"); | |
5038 | ||
bb8c093b | 5039 | if (iwl4965_is_associated(priv)) { |
b481de9c ZY |
5040 | memcpy(&priv->recovery_rxon, &priv->active_rxon, |
5041 | sizeof(priv->recovery_rxon)); | |
5042 | priv->error_recovering = 1; | |
5043 | } | |
5044 | queue_work(priv->workqueue, &priv->restart); | |
5045 | } | |
5046 | } | |
5047 | ||
bb8c093b | 5048 | static void iwl4965_error_recovery(struct iwl4965_priv *priv) |
b481de9c ZY |
5049 | { |
5050 | unsigned long flags; | |
5051 | ||
5052 | memcpy(&priv->staging_rxon, &priv->recovery_rxon, | |
5053 | sizeof(priv->staging_rxon)); | |
5054 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
bb8c093b | 5055 | iwl4965_commit_rxon(priv); |
b481de9c | 5056 | |
bb8c093b | 5057 | iwl4965_rxon_add_station(priv, priv->bssid, 1); |
b481de9c ZY |
5058 | |
5059 | spin_lock_irqsave(&priv->lock, flags); | |
5060 | priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id); | |
5061 | priv->error_recovering = 0; | |
5062 | spin_unlock_irqrestore(&priv->lock, flags); | |
5063 | } | |
5064 | ||
bb8c093b | 5065 | static void iwl4965_irq_tasklet(struct iwl4965_priv *priv) |
b481de9c ZY |
5066 | { |
5067 | u32 inta, handled = 0; | |
5068 | u32 inta_fh; | |
5069 | unsigned long flags; | |
c8b0e6e1 | 5070 | #ifdef CONFIG_IWL4965_DEBUG |
b481de9c ZY |
5071 | u32 inta_mask; |
5072 | #endif | |
5073 | ||
5074 | spin_lock_irqsave(&priv->lock, flags); | |
5075 | ||
5076 | /* Ack/clear/reset pending uCode interrupts. | |
5077 | * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS, | |
5078 | * and will clear only when CSR_FH_INT_STATUS gets cleared. */ | |
bb8c093b CH |
5079 | inta = iwl4965_read32(priv, CSR_INT); |
5080 | iwl4965_write32(priv, CSR_INT, inta); | |
b481de9c ZY |
5081 | |
5082 | /* Ack/clear/reset pending flow-handler (DMA) interrupts. | |
5083 | * Any new interrupts that happen after this, either while we're | |
5084 | * in this tasklet, or later, will show up in next ISR/tasklet. */ | |
bb8c093b CH |
5085 | inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS); |
5086 | iwl4965_write32(priv, CSR_FH_INT_STATUS, inta_fh); | |
b481de9c | 5087 | |
c8b0e6e1 | 5088 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 5089 | if (iwl4965_debug_level & IWL_DL_ISR) { |
9fbab516 BC |
5090 | /* just for debug */ |
5091 | inta_mask = iwl4965_read32(priv, CSR_INT_MASK); | |
b481de9c ZY |
5092 | IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", |
5093 | inta, inta_mask, inta_fh); | |
5094 | } | |
5095 | #endif | |
5096 | ||
5097 | /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not | |
5098 | * atomic, make sure that inta covers all the interrupts that | |
5099 | * we've discovered, even if FH interrupt came in just after | |
5100 | * reading CSR_INT. */ | |
5101 | if (inta_fh & CSR_FH_INT_RX_MASK) | |
5102 | inta |= CSR_INT_BIT_FH_RX; | |
5103 | if (inta_fh & CSR_FH_INT_TX_MASK) | |
5104 | inta |= CSR_INT_BIT_FH_TX; | |
5105 | ||
5106 | /* Now service all interrupt bits discovered above. */ | |
5107 | if (inta & CSR_INT_BIT_HW_ERR) { | |
5108 | IWL_ERROR("Microcode HW error detected. Restarting.\n"); | |
5109 | ||
5110 | /* Tell the device to stop sending interrupts */ | |
bb8c093b | 5111 | iwl4965_disable_interrupts(priv); |
b481de9c | 5112 | |
bb8c093b | 5113 | iwl4965_irq_handle_error(priv); |
b481de9c ZY |
5114 | |
5115 | handled |= CSR_INT_BIT_HW_ERR; | |
5116 | ||
5117 | spin_unlock_irqrestore(&priv->lock, flags); | |
5118 | ||
5119 | return; | |
5120 | } | |
5121 | ||
c8b0e6e1 | 5122 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 5123 | if (iwl4965_debug_level & (IWL_DL_ISR)) { |
b481de9c | 5124 | /* NIC fires this, but we don't use it, redundant with WAKEUP */ |
25c03d8e JP |
5125 | if (inta & CSR_INT_BIT_SCD) |
5126 | IWL_DEBUG_ISR("Scheduler finished to transmit " | |
5127 | "the frame/frames.\n"); | |
b481de9c ZY |
5128 | |
5129 | /* Alive notification via Rx interrupt will do the real work */ | |
5130 | if (inta & CSR_INT_BIT_ALIVE) | |
5131 | IWL_DEBUG_ISR("Alive interrupt\n"); | |
5132 | } | |
5133 | #endif | |
5134 | /* Safely ignore these bits for debug checks below */ | |
25c03d8e | 5135 | inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE); |
b481de9c | 5136 | |
9fbab516 | 5137 | /* HW RF KILL switch toggled */ |
b481de9c ZY |
5138 | if (inta & CSR_INT_BIT_RF_KILL) { |
5139 | int hw_rf_kill = 0; | |
bb8c093b | 5140 | if (!(iwl4965_read32(priv, CSR_GP_CNTRL) & |
b481de9c ZY |
5141 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)) |
5142 | hw_rf_kill = 1; | |
5143 | ||
5144 | IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR, | |
5145 | "RF_KILL bit toggled to %s.\n", | |
5146 | hw_rf_kill ? "disable radio":"enable radio"); | |
5147 | ||
5148 | /* Queue restart only if RF_KILL switch was set to "kill" | |
5149 | * when we loaded driver, and is now set to "enable". | |
5150 | * After we're Alive, RF_KILL gets handled by | |
3230455d | 5151 | * iwl4965_rx_card_state_notif() */ |
53e49093 ZY |
5152 | if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status)) { |
5153 | clear_bit(STATUS_RF_KILL_HW, &priv->status); | |
b481de9c | 5154 | queue_work(priv->workqueue, &priv->restart); |
53e49093 | 5155 | } |
b481de9c ZY |
5156 | |
5157 | handled |= CSR_INT_BIT_RF_KILL; | |
5158 | } | |
5159 | ||
9fbab516 | 5160 | /* Chip got too hot and stopped itself */ |
b481de9c ZY |
5161 | if (inta & CSR_INT_BIT_CT_KILL) { |
5162 | IWL_ERROR("Microcode CT kill error detected.\n"); | |
5163 | handled |= CSR_INT_BIT_CT_KILL; | |
5164 | } | |
5165 | ||
5166 | /* Error detected by uCode */ | |
5167 | if (inta & CSR_INT_BIT_SW_ERR) { | |
5168 | IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n", | |
5169 | inta); | |
bb8c093b | 5170 | iwl4965_irq_handle_error(priv); |
b481de9c ZY |
5171 | handled |= CSR_INT_BIT_SW_ERR; |
5172 | } | |
5173 | ||
5174 | /* uCode wakes up after power-down sleep */ | |
5175 | if (inta & CSR_INT_BIT_WAKEUP) { | |
5176 | IWL_DEBUG_ISR("Wakeup interrupt\n"); | |
bb8c093b CH |
5177 | iwl4965_rx_queue_update_write_ptr(priv, &priv->rxq); |
5178 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[0]); | |
5179 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[1]); | |
5180 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[2]); | |
5181 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[3]); | |
5182 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[4]); | |
5183 | iwl4965_tx_queue_update_write_ptr(priv, &priv->txq[5]); | |
b481de9c ZY |
5184 | |
5185 | handled |= CSR_INT_BIT_WAKEUP; | |
5186 | } | |
5187 | ||
5188 | /* All uCode command responses, including Tx command responses, | |
5189 | * Rx "responses" (frame-received notification), and other | |
5190 | * notifications from uCode come through here*/ | |
5191 | if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) { | |
bb8c093b | 5192 | iwl4965_rx_handle(priv); |
b481de9c ZY |
5193 | handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX); |
5194 | } | |
5195 | ||
5196 | if (inta & CSR_INT_BIT_FH_TX) { | |
5197 | IWL_DEBUG_ISR("Tx interrupt\n"); | |
5198 | handled |= CSR_INT_BIT_FH_TX; | |
5199 | } | |
5200 | ||
5201 | if (inta & ~handled) | |
5202 | IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled); | |
5203 | ||
5204 | if (inta & ~CSR_INI_SET_MASK) { | |
5205 | IWL_WARNING("Disabled INTA bits 0x%08x were pending\n", | |
5206 | inta & ~CSR_INI_SET_MASK); | |
5207 | IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh); | |
5208 | } | |
5209 | ||
5210 | /* Re-enable all interrupts */ | |
bb8c093b | 5211 | iwl4965_enable_interrupts(priv); |
b481de9c | 5212 | |
c8b0e6e1 | 5213 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b CH |
5214 | if (iwl4965_debug_level & (IWL_DL_ISR)) { |
5215 | inta = iwl4965_read32(priv, CSR_INT); | |
5216 | inta_mask = iwl4965_read32(priv, CSR_INT_MASK); | |
5217 | inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS); | |
b481de9c ZY |
5218 | IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, " |
5219 | "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags); | |
5220 | } | |
5221 | #endif | |
5222 | spin_unlock_irqrestore(&priv->lock, flags); | |
5223 | } | |
5224 | ||
bb8c093b | 5225 | static irqreturn_t iwl4965_isr(int irq, void *data) |
b481de9c | 5226 | { |
bb8c093b | 5227 | struct iwl4965_priv *priv = data; |
b481de9c ZY |
5228 | u32 inta, inta_mask; |
5229 | u32 inta_fh; | |
5230 | if (!priv) | |
5231 | return IRQ_NONE; | |
5232 | ||
5233 | spin_lock(&priv->lock); | |
5234 | ||
5235 | /* Disable (but don't clear!) interrupts here to avoid | |
5236 | * back-to-back ISRs and sporadic interrupts from our NIC. | |
5237 | * If we have something to service, the tasklet will re-enable ints. | |
5238 | * If we *don't* have something, we'll re-enable before leaving here. */ | |
bb8c093b CH |
5239 | inta_mask = iwl4965_read32(priv, CSR_INT_MASK); /* just for debug */ |
5240 | iwl4965_write32(priv, CSR_INT_MASK, 0x00000000); | |
b481de9c ZY |
5241 | |
5242 | /* Discover which interrupts are active/pending */ | |
bb8c093b CH |
5243 | inta = iwl4965_read32(priv, CSR_INT); |
5244 | inta_fh = iwl4965_read32(priv, CSR_FH_INT_STATUS); | |
b481de9c ZY |
5245 | |
5246 | /* Ignore interrupt if there's nothing in NIC to service. | |
5247 | * This may be due to IRQ shared with another device, | |
5248 | * or due to sporadic interrupts thrown from our NIC. */ | |
5249 | if (!inta && !inta_fh) { | |
5250 | IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n"); | |
5251 | goto none; | |
5252 | } | |
5253 | ||
5254 | if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) { | |
66fbb541 ON |
5255 | /* Hardware disappeared. It might have already raised |
5256 | * an interrupt */ | |
b481de9c | 5257 | IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta); |
66fbb541 | 5258 | goto unplugged; |
b481de9c ZY |
5259 | } |
5260 | ||
5261 | IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", | |
5262 | inta, inta_mask, inta_fh); | |
5263 | ||
25c03d8e JP |
5264 | inta &= ~CSR_INT_BIT_SCD; |
5265 | ||
bb8c093b | 5266 | /* iwl4965_irq_tasklet() will service interrupts and re-enable them */ |
25c03d8e JP |
5267 | if (likely(inta || inta_fh)) |
5268 | tasklet_schedule(&priv->irq_tasklet); | |
b481de9c | 5269 | |
66fbb541 ON |
5270 | unplugged: |
5271 | spin_unlock(&priv->lock); | |
b481de9c ZY |
5272 | return IRQ_HANDLED; |
5273 | ||
5274 | none: | |
5275 | /* re-enable interrupts here since we don't have anything to service. */ | |
bb8c093b | 5276 | iwl4965_enable_interrupts(priv); |
b481de9c ZY |
5277 | spin_unlock(&priv->lock); |
5278 | return IRQ_NONE; | |
5279 | } | |
5280 | ||
5281 | /************************** EEPROM BANDS **************************** | |
5282 | * | |
bb8c093b | 5283 | * The iwl4965_eeprom_band definitions below provide the mapping from the |
b481de9c ZY |
5284 | * EEPROM contents to the specific channel number supported for each |
5285 | * band. | |
5286 | * | |
bb8c093b | 5287 | * For example, iwl4965_priv->eeprom.band_3_channels[4] from the band_3 |
b481de9c ZY |
5288 | * definition below maps to physical channel 42 in the 5.2GHz spectrum. |
5289 | * The specific geography and calibration information for that channel | |
5290 | * is contained in the eeprom map itself. | |
5291 | * | |
5292 | * During init, we copy the eeprom information and channel map | |
5293 | * information into priv->channel_info_24/52 and priv->channel_map_24/52 | |
5294 | * | |
5295 | * channel_map_24/52 provides the index in the channel_info array for a | |
5296 | * given channel. We have to have two separate maps as there is channel | |
5297 | * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and | |
5298 | * band_2 | |
5299 | * | |
5300 | * A value of 0xff stored in the channel_map indicates that the channel | |
5301 | * is not supported by the hardware at all. | |
5302 | * | |
5303 | * A value of 0xfe in the channel_map indicates that the channel is not | |
5304 | * valid for Tx with the current hardware. This means that | |
5305 | * while the system can tune and receive on a given channel, it may not | |
5306 | * be able to associate or transmit any frames on that | |
5307 | * channel. There is no corresponding channel information for that | |
5308 | * entry. | |
5309 | * | |
5310 | *********************************************************************/ | |
5311 | ||
5312 | /* 2.4 GHz */ | |
bb8c093b | 5313 | static const u8 iwl4965_eeprom_band_1[14] = { |
b481de9c ZY |
5314 | 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 |
5315 | }; | |
5316 | ||
5317 | /* 5.2 GHz bands */ | |
9fbab516 | 5318 | static const u8 iwl4965_eeprom_band_2[] = { /* 4915-5080MHz */ |
b481de9c ZY |
5319 | 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16 |
5320 | }; | |
5321 | ||
9fbab516 | 5322 | static const u8 iwl4965_eeprom_band_3[] = { /* 5170-5320MHz */ |
b481de9c ZY |
5323 | 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64 |
5324 | }; | |
5325 | ||
bb8c093b | 5326 | static const u8 iwl4965_eeprom_band_4[] = { /* 5500-5700MHz */ |
b481de9c ZY |
5327 | 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140 |
5328 | }; | |
5329 | ||
bb8c093b | 5330 | static const u8 iwl4965_eeprom_band_5[] = { /* 5725-5825MHz */ |
b481de9c ZY |
5331 | 145, 149, 153, 157, 161, 165 |
5332 | }; | |
5333 | ||
bb8c093b | 5334 | static u8 iwl4965_eeprom_band_6[] = { /* 2.4 FAT channel */ |
b481de9c ZY |
5335 | 1, 2, 3, 4, 5, 6, 7 |
5336 | }; | |
5337 | ||
bb8c093b | 5338 | static u8 iwl4965_eeprom_band_7[] = { /* 5.2 FAT channel */ |
b481de9c ZY |
5339 | 36, 44, 52, 60, 100, 108, 116, 124, 132, 149, 157 |
5340 | }; | |
5341 | ||
9fbab516 BC |
5342 | static void iwl4965_init_band_reference(const struct iwl4965_priv *priv, |
5343 | int band, | |
b481de9c | 5344 | int *eeprom_ch_count, |
bb8c093b | 5345 | const struct iwl4965_eeprom_channel |
b481de9c ZY |
5346 | **eeprom_ch_info, |
5347 | const u8 **eeprom_ch_index) | |
5348 | { | |
5349 | switch (band) { | |
5350 | case 1: /* 2.4GHz band */ | |
bb8c093b | 5351 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_1); |
b481de9c | 5352 | *eeprom_ch_info = priv->eeprom.band_1_channels; |
bb8c093b | 5353 | *eeprom_ch_index = iwl4965_eeprom_band_1; |
b481de9c | 5354 | break; |
9fbab516 | 5355 | case 2: /* 4.9GHz band */ |
bb8c093b | 5356 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_2); |
b481de9c | 5357 | *eeprom_ch_info = priv->eeprom.band_2_channels; |
bb8c093b | 5358 | *eeprom_ch_index = iwl4965_eeprom_band_2; |
b481de9c ZY |
5359 | break; |
5360 | case 3: /* 5.2GHz band */ | |
bb8c093b | 5361 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_3); |
b481de9c | 5362 | *eeprom_ch_info = priv->eeprom.band_3_channels; |
bb8c093b | 5363 | *eeprom_ch_index = iwl4965_eeprom_band_3; |
b481de9c | 5364 | break; |
9fbab516 | 5365 | case 4: /* 5.5GHz band */ |
bb8c093b | 5366 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_4); |
b481de9c | 5367 | *eeprom_ch_info = priv->eeprom.band_4_channels; |
bb8c093b | 5368 | *eeprom_ch_index = iwl4965_eeprom_band_4; |
b481de9c | 5369 | break; |
9fbab516 | 5370 | case 5: /* 5.7GHz band */ |
bb8c093b | 5371 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_5); |
b481de9c | 5372 | *eeprom_ch_info = priv->eeprom.band_5_channels; |
bb8c093b | 5373 | *eeprom_ch_index = iwl4965_eeprom_band_5; |
b481de9c | 5374 | break; |
9fbab516 | 5375 | case 6: /* 2.4GHz FAT channels */ |
bb8c093b | 5376 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_6); |
b481de9c | 5377 | *eeprom_ch_info = priv->eeprom.band_24_channels; |
bb8c093b | 5378 | *eeprom_ch_index = iwl4965_eeprom_band_6; |
b481de9c | 5379 | break; |
9fbab516 | 5380 | case 7: /* 5 GHz FAT channels */ |
bb8c093b | 5381 | *eeprom_ch_count = ARRAY_SIZE(iwl4965_eeprom_band_7); |
b481de9c | 5382 | *eeprom_ch_info = priv->eeprom.band_52_channels; |
bb8c093b | 5383 | *eeprom_ch_index = iwl4965_eeprom_band_7; |
b481de9c ZY |
5384 | break; |
5385 | default: | |
5386 | BUG(); | |
5387 | return; | |
5388 | } | |
5389 | } | |
5390 | ||
6440adb5 BC |
5391 | /** |
5392 | * iwl4965_get_channel_info - Find driver's private channel info | |
5393 | * | |
5394 | * Based on band and channel number. | |
5395 | */ | |
bb8c093b | 5396 | const struct iwl4965_channel_info *iwl4965_get_channel_info(const struct iwl4965_priv *priv, |
8318d78a | 5397 | enum ieee80211_band band, u16 channel) |
b481de9c ZY |
5398 | { |
5399 | int i; | |
5400 | ||
8318d78a JB |
5401 | switch (band) { |
5402 | case IEEE80211_BAND_5GHZ: | |
b481de9c ZY |
5403 | for (i = 14; i < priv->channel_count; i++) { |
5404 | if (priv->channel_info[i].channel == channel) | |
5405 | return &priv->channel_info[i]; | |
5406 | } | |
5407 | break; | |
8318d78a | 5408 | case IEEE80211_BAND_2GHZ: |
b481de9c ZY |
5409 | if (channel >= 1 && channel <= 14) |
5410 | return &priv->channel_info[channel - 1]; | |
5411 | break; | |
8318d78a JB |
5412 | default: |
5413 | BUG(); | |
b481de9c ZY |
5414 | } |
5415 | ||
5416 | return NULL; | |
5417 | } | |
5418 | ||
5419 | #define CHECK_AND_PRINT(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \ | |
5420 | ? # x " " : "") | |
5421 | ||
6440adb5 BC |
5422 | /** |
5423 | * iwl4965_init_channel_map - Set up driver's info for all possible channels | |
5424 | */ | |
bb8c093b | 5425 | static int iwl4965_init_channel_map(struct iwl4965_priv *priv) |
b481de9c ZY |
5426 | { |
5427 | int eeprom_ch_count = 0; | |
5428 | const u8 *eeprom_ch_index = NULL; | |
bb8c093b | 5429 | const struct iwl4965_eeprom_channel *eeprom_ch_info = NULL; |
b481de9c | 5430 | int band, ch; |
bb8c093b | 5431 | struct iwl4965_channel_info *ch_info; |
b481de9c ZY |
5432 | |
5433 | if (priv->channel_count) { | |
5434 | IWL_DEBUG_INFO("Channel map already initialized.\n"); | |
5435 | return 0; | |
5436 | } | |
5437 | ||
5438 | if (priv->eeprom.version < 0x2f) { | |
5439 | IWL_WARNING("Unsupported EEPROM version: 0x%04X\n", | |
5440 | priv->eeprom.version); | |
5441 | return -EINVAL; | |
5442 | } | |
5443 | ||
5444 | IWL_DEBUG_INFO("Initializing regulatory info from EEPROM\n"); | |
5445 | ||
5446 | priv->channel_count = | |
bb8c093b CH |
5447 | ARRAY_SIZE(iwl4965_eeprom_band_1) + |
5448 | ARRAY_SIZE(iwl4965_eeprom_band_2) + | |
5449 | ARRAY_SIZE(iwl4965_eeprom_band_3) + | |
5450 | ARRAY_SIZE(iwl4965_eeprom_band_4) + | |
5451 | ARRAY_SIZE(iwl4965_eeprom_band_5); | |
b481de9c ZY |
5452 | |
5453 | IWL_DEBUG_INFO("Parsing data for %d channels.\n", priv->channel_count); | |
5454 | ||
bb8c093b | 5455 | priv->channel_info = kzalloc(sizeof(struct iwl4965_channel_info) * |
b481de9c ZY |
5456 | priv->channel_count, GFP_KERNEL); |
5457 | if (!priv->channel_info) { | |
5458 | IWL_ERROR("Could not allocate channel_info\n"); | |
5459 | priv->channel_count = 0; | |
5460 | return -ENOMEM; | |
5461 | } | |
5462 | ||
5463 | ch_info = priv->channel_info; | |
5464 | ||
5465 | /* Loop through the 5 EEPROM bands adding them in order to the | |
5466 | * channel map we maintain (that contains additional information than | |
5467 | * what just in the EEPROM) */ | |
5468 | for (band = 1; band <= 5; band++) { | |
5469 | ||
bb8c093b | 5470 | iwl4965_init_band_reference(priv, band, &eeprom_ch_count, |
b481de9c ZY |
5471 | &eeprom_ch_info, &eeprom_ch_index); |
5472 | ||
5473 | /* Loop through each band adding each of the channels */ | |
5474 | for (ch = 0; ch < eeprom_ch_count; ch++) { | |
5475 | ch_info->channel = eeprom_ch_index[ch]; | |
8318d78a JB |
5476 | ch_info->band = (band == 1) ? IEEE80211_BAND_2GHZ : |
5477 | IEEE80211_BAND_5GHZ; | |
b481de9c ZY |
5478 | |
5479 | /* permanently store EEPROM's channel regulatory flags | |
5480 | * and max power in channel info database. */ | |
5481 | ch_info->eeprom = eeprom_ch_info[ch]; | |
5482 | ||
5483 | /* Copy the run-time flags so they are there even on | |
5484 | * invalid channels */ | |
5485 | ch_info->flags = eeprom_ch_info[ch].flags; | |
5486 | ||
5487 | if (!(is_channel_valid(ch_info))) { | |
5488 | IWL_DEBUG_INFO("Ch. %d Flags %x [%sGHz] - " | |
5489 | "No traffic\n", | |
5490 | ch_info->channel, | |
5491 | ch_info->flags, | |
5492 | is_channel_a_band(ch_info) ? | |
5493 | "5.2" : "2.4"); | |
5494 | ch_info++; | |
5495 | continue; | |
5496 | } | |
5497 | ||
5498 | /* Initialize regulatory-based run-time data */ | |
5499 | ch_info->max_power_avg = ch_info->curr_txpow = | |
5500 | eeprom_ch_info[ch].max_power_avg; | |
5501 | ch_info->scan_power = eeprom_ch_info[ch].max_power_avg; | |
5502 | ch_info->min_power = 0; | |
5503 | ||
5504 | IWL_DEBUG_INFO("Ch. %d [%sGHz] %s%s%s%s%s%s(0x%02x" | |
5505 | " %ddBm): Ad-Hoc %ssupported\n", | |
5506 | ch_info->channel, | |
5507 | is_channel_a_band(ch_info) ? | |
5508 | "5.2" : "2.4", | |
5509 | CHECK_AND_PRINT(IBSS), | |
5510 | CHECK_AND_PRINT(ACTIVE), | |
5511 | CHECK_AND_PRINT(RADAR), | |
5512 | CHECK_AND_PRINT(WIDE), | |
5513 | CHECK_AND_PRINT(NARROW), | |
5514 | CHECK_AND_PRINT(DFS), | |
5515 | eeprom_ch_info[ch].flags, | |
5516 | eeprom_ch_info[ch].max_power_avg, | |
5517 | ((eeprom_ch_info[ch]. | |
5518 | flags & EEPROM_CHANNEL_IBSS) | |
5519 | && !(eeprom_ch_info[ch]. | |
5520 | flags & EEPROM_CHANNEL_RADAR)) | |
5521 | ? "" : "not "); | |
5522 | ||
5523 | /* Set the user_txpower_limit to the highest power | |
5524 | * supported by any channel */ | |
5525 | if (eeprom_ch_info[ch].max_power_avg > | |
5526 | priv->user_txpower_limit) | |
5527 | priv->user_txpower_limit = | |
5528 | eeprom_ch_info[ch].max_power_avg; | |
5529 | ||
5530 | ch_info++; | |
5531 | } | |
5532 | } | |
5533 | ||
6440adb5 | 5534 | /* Two additional EEPROM bands for 2.4 and 5 GHz FAT channels */ |
b481de9c | 5535 | for (band = 6; band <= 7; band++) { |
8318d78a | 5536 | enum ieee80211_band ieeeband; |
b481de9c ZY |
5537 | u8 fat_extension_chan; |
5538 | ||
bb8c093b | 5539 | iwl4965_init_band_reference(priv, band, &eeprom_ch_count, |
b481de9c ZY |
5540 | &eeprom_ch_info, &eeprom_ch_index); |
5541 | ||
6440adb5 | 5542 | /* EEPROM band 6 is 2.4, band 7 is 5 GHz */ |
8318d78a | 5543 | ieeeband = (band == 6) ? IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ; |
6440adb5 | 5544 | |
b481de9c ZY |
5545 | /* Loop through each band adding each of the channels */ |
5546 | for (ch = 0; ch < eeprom_ch_count; ch++) { | |
5547 | ||
5548 | if ((band == 6) && | |
5549 | ((eeprom_ch_index[ch] == 5) || | |
5550 | (eeprom_ch_index[ch] == 6) || | |
5551 | (eeprom_ch_index[ch] == 7))) | |
5552 | fat_extension_chan = HT_IE_EXT_CHANNEL_MAX; | |
5553 | else | |
5554 | fat_extension_chan = HT_IE_EXT_CHANNEL_ABOVE; | |
5555 | ||
6440adb5 | 5556 | /* Set up driver's info for lower half */ |
8318d78a | 5557 | iwl4965_set_fat_chan_info(priv, ieeeband, |
b481de9c ZY |
5558 | eeprom_ch_index[ch], |
5559 | &(eeprom_ch_info[ch]), | |
5560 | fat_extension_chan); | |
5561 | ||
6440adb5 | 5562 | /* Set up driver's info for upper half */ |
8318d78a | 5563 | iwl4965_set_fat_chan_info(priv, ieeeband, |
b481de9c ZY |
5564 | (eeprom_ch_index[ch] + 4), |
5565 | &(eeprom_ch_info[ch]), | |
5566 | HT_IE_EXT_CHANNEL_BELOW); | |
5567 | } | |
5568 | } | |
5569 | ||
5570 | return 0; | |
5571 | } | |
5572 | ||
849e0dce RC |
5573 | /* |
5574 | * iwl4965_free_channel_map - undo allocations in iwl4965_init_channel_map | |
5575 | */ | |
5576 | static void iwl4965_free_channel_map(struct iwl4965_priv *priv) | |
5577 | { | |
5578 | kfree(priv->channel_info); | |
5579 | priv->channel_count = 0; | |
5580 | } | |
5581 | ||
b481de9c ZY |
5582 | /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after |
5583 | * sending probe req. This should be set long enough to hear probe responses | |
5584 | * from more than one AP. */ | |
5585 | #define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */ | |
5586 | #define IWL_ACTIVE_DWELL_TIME_52 (10) | |
5587 | ||
5588 | /* For faster active scanning, scan will move to the next channel if fewer than | |
5589 | * PLCP_QUIET_THRESH packets are heard on this channel within | |
5590 | * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell | |
5591 | * time if it's a quiet channel (nothing responded to our probe, and there's | |
5592 | * no other traffic). | |
5593 | * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */ | |
5594 | #define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */ | |
5595 | #define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */ | |
5596 | ||
5597 | /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel. | |
5598 | * Must be set longer than active dwell time. | |
5599 | * For the most reliable scan, set > AP beacon interval (typically 100msec). */ | |
5600 | #define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */ | |
5601 | #define IWL_PASSIVE_DWELL_TIME_52 (10) | |
5602 | #define IWL_PASSIVE_DWELL_BASE (100) | |
5603 | #define IWL_CHANNEL_TUNE_TIME 5 | |
5604 | ||
8318d78a JB |
5605 | static inline u16 iwl4965_get_active_dwell_time(struct iwl4965_priv *priv, |
5606 | enum ieee80211_band band) | |
b481de9c | 5607 | { |
8318d78a | 5608 | if (band == IEEE80211_BAND_5GHZ) |
b481de9c ZY |
5609 | return IWL_ACTIVE_DWELL_TIME_52; |
5610 | else | |
5611 | return IWL_ACTIVE_DWELL_TIME_24; | |
5612 | } | |
5613 | ||
8318d78a JB |
5614 | static u16 iwl4965_get_passive_dwell_time(struct iwl4965_priv *priv, |
5615 | enum ieee80211_band band) | |
b481de9c | 5616 | { |
8318d78a JB |
5617 | u16 active = iwl4965_get_active_dwell_time(priv, band); |
5618 | u16 passive = (band != IEEE80211_BAND_5GHZ) ? | |
b481de9c ZY |
5619 | IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 : |
5620 | IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52; | |
5621 | ||
bb8c093b | 5622 | if (iwl4965_is_associated(priv)) { |
b481de9c ZY |
5623 | /* If we're associated, we clamp the maximum passive |
5624 | * dwell time to be 98% of the beacon interval (minus | |
5625 | * 2 * channel tune time) */ | |
5626 | passive = priv->beacon_int; | |
5627 | if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive) | |
5628 | passive = IWL_PASSIVE_DWELL_BASE; | |
5629 | passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2; | |
5630 | } | |
5631 | ||
5632 | if (passive <= active) | |
5633 | passive = active + 1; | |
5634 | ||
5635 | return passive; | |
5636 | } | |
5637 | ||
8318d78a JB |
5638 | static int iwl4965_get_channels_for_scan(struct iwl4965_priv *priv, |
5639 | enum ieee80211_band band, | |
b481de9c | 5640 | u8 is_active, u8 direct_mask, |
bb8c093b | 5641 | struct iwl4965_scan_channel *scan_ch) |
b481de9c ZY |
5642 | { |
5643 | const struct ieee80211_channel *channels = NULL; | |
8318d78a | 5644 | const struct ieee80211_supported_band *sband; |
bb8c093b | 5645 | const struct iwl4965_channel_info *ch_info; |
b481de9c ZY |
5646 | u16 passive_dwell = 0; |
5647 | u16 active_dwell = 0; | |
5648 | int added, i; | |
5649 | ||
8318d78a JB |
5650 | sband = iwl4965_get_hw_mode(priv, band); |
5651 | if (!sband) | |
b481de9c ZY |
5652 | return 0; |
5653 | ||
8318d78a | 5654 | channels = sband->channels; |
b481de9c | 5655 | |
8318d78a JB |
5656 | active_dwell = iwl4965_get_active_dwell_time(priv, band); |
5657 | passive_dwell = iwl4965_get_passive_dwell_time(priv, band); | |
b481de9c | 5658 | |
8318d78a JB |
5659 | for (i = 0, added = 0; i < sband->n_channels; i++) { |
5660 | if (ieee80211_frequency_to_channel(channels[i].center_freq) == | |
b481de9c | 5661 | le16_to_cpu(priv->active_rxon.channel)) { |
bb8c093b | 5662 | if (iwl4965_is_associated(priv)) { |
b481de9c ZY |
5663 | IWL_DEBUG_SCAN |
5664 | ("Skipping current channel %d\n", | |
5665 | le16_to_cpu(priv->active_rxon.channel)); | |
5666 | continue; | |
5667 | } | |
5668 | } else if (priv->only_active_channel) | |
5669 | continue; | |
5670 | ||
8318d78a | 5671 | scan_ch->channel = ieee80211_frequency_to_channel(channels[i].center_freq); |
b481de9c | 5672 | |
8318d78a | 5673 | ch_info = iwl4965_get_channel_info(priv, band, |
9fbab516 | 5674 | scan_ch->channel); |
b481de9c ZY |
5675 | if (!is_channel_valid(ch_info)) { |
5676 | IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n", | |
5677 | scan_ch->channel); | |
5678 | continue; | |
5679 | } | |
5680 | ||
5681 | if (!is_active || is_channel_passive(ch_info) || | |
8318d78a | 5682 | (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN)) |
b481de9c ZY |
5683 | scan_ch->type = 0; /* passive */ |
5684 | else | |
5685 | scan_ch->type = 1; /* active */ | |
5686 | ||
5687 | if (scan_ch->type & 1) | |
5688 | scan_ch->type |= (direct_mask << 1); | |
5689 | ||
5690 | if (is_channel_narrow(ch_info)) | |
5691 | scan_ch->type |= (1 << 7); | |
5692 | ||
5693 | scan_ch->active_dwell = cpu_to_le16(active_dwell); | |
5694 | scan_ch->passive_dwell = cpu_to_le16(passive_dwell); | |
5695 | ||
9fbab516 | 5696 | /* Set txpower levels to defaults */ |
b481de9c ZY |
5697 | scan_ch->tpc.dsp_atten = 110; |
5698 | /* scan_pwr_info->tpc.dsp_atten; */ | |
5699 | ||
5700 | /*scan_pwr_info->tpc.tx_gain; */ | |
8318d78a | 5701 | if (band == IEEE80211_BAND_5GHZ) |
b481de9c ZY |
5702 | scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3; |
5703 | else { | |
5704 | scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3)); | |
5705 | /* NOTE: if we were doing 6Mb OFDM for scans we'd use | |
9fbab516 | 5706 | * power level: |
8a1b0245 | 5707 | * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3; |
b481de9c ZY |
5708 | */ |
5709 | } | |
5710 | ||
5711 | IWL_DEBUG_SCAN("Scanning %d [%s %d]\n", | |
5712 | scan_ch->channel, | |
5713 | (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE", | |
5714 | (scan_ch->type & 1) ? | |
5715 | active_dwell : passive_dwell); | |
5716 | ||
5717 | scan_ch++; | |
5718 | added++; | |
5719 | } | |
5720 | ||
5721 | IWL_DEBUG_SCAN("total channels to scan %d \n", added); | |
5722 | return added; | |
5723 | } | |
5724 | ||
bb8c093b | 5725 | static void iwl4965_init_hw_rates(struct iwl4965_priv *priv, |
b481de9c ZY |
5726 | struct ieee80211_rate *rates) |
5727 | { | |
5728 | int i; | |
5729 | ||
5730 | for (i = 0; i < IWL_RATE_COUNT; i++) { | |
8318d78a JB |
5731 | rates[i].bitrate = iwl4965_rates[i].ieee * 5; |
5732 | rates[i].hw_value = i; /* Rate scaling will work on indexes */ | |
5733 | rates[i].hw_value_short = i; | |
5734 | rates[i].flags = 0; | |
5735 | if ((i > IWL_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) { | |
b481de9c | 5736 | /* |
8318d78a | 5737 | * If CCK != 1M then set short preamble rate flag. |
b481de9c | 5738 | */ |
bb8c093b | 5739 | rates[i].flags |= (iwl4965_rates[i].plcp == 10) ? |
8318d78a | 5740 | 0 : IEEE80211_RATE_SHORT_PREAMBLE; |
b481de9c | 5741 | } |
b481de9c | 5742 | } |
b481de9c ZY |
5743 | } |
5744 | ||
5745 | /** | |
bb8c093b | 5746 | * iwl4965_init_geos - Initialize mac80211's geo/channel info based from eeprom |
b481de9c | 5747 | */ |
bb8c093b | 5748 | static int iwl4965_init_geos(struct iwl4965_priv *priv) |
b481de9c | 5749 | { |
bb8c093b | 5750 | struct iwl4965_channel_info *ch; |
8318d78a | 5751 | struct ieee80211_supported_band *band; |
b481de9c ZY |
5752 | struct ieee80211_channel *channels; |
5753 | struct ieee80211_channel *geo_ch; | |
5754 | struct ieee80211_rate *rates; | |
5755 | int i = 0; | |
b481de9c | 5756 | |
8318d78a JB |
5757 | if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates || |
5758 | priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) { | |
b481de9c ZY |
5759 | IWL_DEBUG_INFO("Geography modes already initialized.\n"); |
5760 | set_bit(STATUS_GEO_CONFIGURED, &priv->status); | |
5761 | return 0; | |
5762 | } | |
5763 | ||
b481de9c ZY |
5764 | channels = kzalloc(sizeof(struct ieee80211_channel) * |
5765 | priv->channel_count, GFP_KERNEL); | |
8318d78a | 5766 | if (!channels) |
b481de9c | 5767 | return -ENOMEM; |
b481de9c ZY |
5768 | |
5769 | rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_MAX_RATES + 1)), | |
5770 | GFP_KERNEL); | |
5771 | if (!rates) { | |
b481de9c ZY |
5772 | kfree(channels); |
5773 | return -ENOMEM; | |
5774 | } | |
5775 | ||
b481de9c | 5776 | /* 5.2GHz channels start after the 2.4GHz channels */ |
8318d78a JB |
5777 | band = &priv->bands[IEEE80211_BAND_5GHZ]; |
5778 | band->channels = &channels[ARRAY_SIZE(iwl4965_eeprom_band_1)]; | |
5779 | band->bitrates = &rates[4]; | |
5780 | band->n_bitrates = 8; /* just OFDM */ | |
5781 | ||
78330fdd TW |
5782 | iwl4965_init_ht_hw_capab(&band->ht_info, IEEE80211_BAND_5GHZ); |
5783 | ||
8318d78a JB |
5784 | band = &priv->bands[IEEE80211_BAND_2GHZ]; |
5785 | band->channels = channels; | |
5786 | band->bitrates = rates; | |
5787 | band->n_bitrates = 12; /* OFDM & CCK */ | |
b481de9c | 5788 | |
78330fdd TW |
5789 | iwl4965_init_ht_hw_capab(&band->ht_info, IEEE80211_BAND_2GHZ); |
5790 | ||
b481de9c ZY |
5791 | priv->ieee_channels = channels; |
5792 | priv->ieee_rates = rates; | |
5793 | ||
bb8c093b | 5794 | iwl4965_init_hw_rates(priv, rates); |
b481de9c ZY |
5795 | |
5796 | for (i = 0, geo_ch = channels; i < priv->channel_count; i++) { | |
5797 | ch = &priv->channel_info[i]; | |
5798 | ||
5799 | if (!is_channel_valid(ch)) { | |
5800 | IWL_DEBUG_INFO("Channel %d [%sGHz] is restricted -- " | |
5801 | "skipping.\n", | |
5802 | ch->channel, is_channel_a_band(ch) ? | |
5803 | "5.2" : "2.4"); | |
5804 | continue; | |
5805 | } | |
5806 | ||
5807 | if (is_channel_a_band(ch)) { | |
8318d78a JB |
5808 | geo_ch = &priv->bands[IEEE80211_BAND_5GHZ].channels[priv->bands[IEEE80211_BAND_5GHZ].n_channels++]; |
5809 | } else | |
5810 | geo_ch = &priv->bands[IEEE80211_BAND_2GHZ].channels[priv->bands[IEEE80211_BAND_2GHZ].n_channels++]; | |
b481de9c | 5811 | |
8318d78a JB |
5812 | geo_ch->center_freq = ieee80211chan2mhz(ch->channel); |
5813 | geo_ch->max_power = ch->max_power_avg; | |
5814 | geo_ch->max_antenna_gain = 0xff; | |
7b72304d | 5815 | geo_ch->hw_value = ch->channel; |
b481de9c ZY |
5816 | |
5817 | if (is_channel_valid(ch)) { | |
8318d78a JB |
5818 | if (!(ch->flags & EEPROM_CHANNEL_IBSS)) |
5819 | geo_ch->flags |= IEEE80211_CHAN_NO_IBSS; | |
b481de9c | 5820 | |
8318d78a JB |
5821 | if (!(ch->flags & EEPROM_CHANNEL_ACTIVE)) |
5822 | geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN; | |
b481de9c ZY |
5823 | |
5824 | if (ch->flags & EEPROM_CHANNEL_RADAR) | |
8318d78a | 5825 | geo_ch->flags |= IEEE80211_CHAN_RADAR; |
b481de9c ZY |
5826 | |
5827 | if (ch->max_power_avg > priv->max_channel_txpower_limit) | |
5828 | priv->max_channel_txpower_limit = | |
5829 | ch->max_power_avg; | |
8318d78a JB |
5830 | } else |
5831 | geo_ch->flags |= IEEE80211_CHAN_DISABLED; | |
b481de9c ZY |
5832 | } |
5833 | ||
8318d78a | 5834 | if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) && priv->is_abg) { |
b481de9c ZY |
5835 | printk(KERN_INFO DRV_NAME |
5836 | ": Incorrectly detected BG card as ABG. Please send " | |
5837 | "your PCI ID 0x%04X:0x%04X to maintainer.\n", | |
5838 | priv->pci_dev->device, priv->pci_dev->subsystem_device); | |
5839 | priv->is_abg = 0; | |
5840 | } | |
5841 | ||
5842 | printk(KERN_INFO DRV_NAME | |
5843 | ": Tunable channels: %d 802.11bg, %d 802.11a channels\n", | |
8318d78a JB |
5844 | priv->bands[IEEE80211_BAND_2GHZ].n_channels, |
5845 | priv->bands[IEEE80211_BAND_5GHZ].n_channels); | |
b481de9c | 5846 | |
8318d78a JB |
5847 | priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->bands[IEEE80211_BAND_2GHZ]; |
5848 | priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &priv->bands[IEEE80211_BAND_5GHZ]; | |
b481de9c | 5849 | |
b481de9c ZY |
5850 | set_bit(STATUS_GEO_CONFIGURED, &priv->status); |
5851 | ||
5852 | return 0; | |
5853 | } | |
5854 | ||
849e0dce RC |
5855 | /* |
5856 | * iwl4965_free_geos - undo allocations in iwl4965_init_geos | |
5857 | */ | |
5858 | static void iwl4965_free_geos(struct iwl4965_priv *priv) | |
5859 | { | |
849e0dce RC |
5860 | kfree(priv->ieee_channels); |
5861 | kfree(priv->ieee_rates); | |
5862 | clear_bit(STATUS_GEO_CONFIGURED, &priv->status); | |
5863 | } | |
5864 | ||
b481de9c ZY |
5865 | /****************************************************************************** |
5866 | * | |
5867 | * uCode download functions | |
5868 | * | |
5869 | ******************************************************************************/ | |
5870 | ||
bb8c093b | 5871 | static void iwl4965_dealloc_ucode_pci(struct iwl4965_priv *priv) |
b481de9c | 5872 | { |
98c92211 TW |
5873 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code); |
5874 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data); | |
5875 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup); | |
5876 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init); | |
5877 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data); | |
5878 | iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot); | |
b481de9c ZY |
5879 | } |
5880 | ||
5881 | /** | |
bb8c093b | 5882 | * iwl4965_verify_inst_full - verify runtime uCode image in card vs. host, |
b481de9c ZY |
5883 | * looking at all data. |
5884 | */ | |
4fd1f841 | 5885 | static int iwl4965_verify_inst_full(struct iwl4965_priv *priv, __le32 *image, |
9fbab516 | 5886 | u32 len) |
b481de9c ZY |
5887 | { |
5888 | u32 val; | |
5889 | u32 save_len = len; | |
5890 | int rc = 0; | |
5891 | u32 errcnt; | |
5892 | ||
5893 | IWL_DEBUG_INFO("ucode inst image size is %u\n", len); | |
5894 | ||
bb8c093b | 5895 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
5896 | if (rc) |
5897 | return rc; | |
5898 | ||
bb8c093b | 5899 | iwl4965_write_direct32(priv, HBUS_TARG_MEM_RADDR, RTC_INST_LOWER_BOUND); |
b481de9c ZY |
5900 | |
5901 | errcnt = 0; | |
5902 | for (; len > 0; len -= sizeof(u32), image++) { | |
5903 | /* read data comes through single port, auto-incr addr */ | |
5904 | /* NOTE: Use the debugless read so we don't flood kernel log | |
5905 | * if IWL_DL_IO is set */ | |
bb8c093b | 5906 | val = _iwl4965_read_direct32(priv, HBUS_TARG_MEM_RDAT); |
b481de9c ZY |
5907 | if (val != le32_to_cpu(*image)) { |
5908 | IWL_ERROR("uCode INST section is invalid at " | |
5909 | "offset 0x%x, is 0x%x, s/b 0x%x\n", | |
5910 | save_len - len, val, le32_to_cpu(*image)); | |
5911 | rc = -EIO; | |
5912 | errcnt++; | |
5913 | if (errcnt >= 20) | |
5914 | break; | |
5915 | } | |
5916 | } | |
5917 | ||
bb8c093b | 5918 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
5919 | |
5920 | if (!errcnt) | |
5921 | IWL_DEBUG_INFO | |
5922 | ("ucode image in INSTRUCTION memory is good\n"); | |
5923 | ||
5924 | return rc; | |
5925 | } | |
5926 | ||
5927 | ||
5928 | /** | |
bb8c093b | 5929 | * iwl4965_verify_inst_sparse - verify runtime uCode image in card vs. host, |
b481de9c ZY |
5930 | * using sample data 100 bytes apart. If these sample points are good, |
5931 | * it's a pretty good bet that everything between them is good, too. | |
5932 | */ | |
bb8c093b | 5933 | static int iwl4965_verify_inst_sparse(struct iwl4965_priv *priv, __le32 *image, u32 len) |
b481de9c ZY |
5934 | { |
5935 | u32 val; | |
5936 | int rc = 0; | |
5937 | u32 errcnt = 0; | |
5938 | u32 i; | |
5939 | ||
5940 | IWL_DEBUG_INFO("ucode inst image size is %u\n", len); | |
5941 | ||
bb8c093b | 5942 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
5943 | if (rc) |
5944 | return rc; | |
5945 | ||
5946 | for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) { | |
5947 | /* read data comes through single port, auto-incr addr */ | |
5948 | /* NOTE: Use the debugless read so we don't flood kernel log | |
5949 | * if IWL_DL_IO is set */ | |
bb8c093b | 5950 | iwl4965_write_direct32(priv, HBUS_TARG_MEM_RADDR, |
b481de9c | 5951 | i + RTC_INST_LOWER_BOUND); |
bb8c093b | 5952 | val = _iwl4965_read_direct32(priv, HBUS_TARG_MEM_RDAT); |
b481de9c ZY |
5953 | if (val != le32_to_cpu(*image)) { |
5954 | #if 0 /* Enable this if you want to see details */ | |
5955 | IWL_ERROR("uCode INST section is invalid at " | |
5956 | "offset 0x%x, is 0x%x, s/b 0x%x\n", | |
5957 | i, val, *image); | |
5958 | #endif | |
5959 | rc = -EIO; | |
5960 | errcnt++; | |
5961 | if (errcnt >= 3) | |
5962 | break; | |
5963 | } | |
5964 | } | |
5965 | ||
bb8c093b | 5966 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
5967 | |
5968 | return rc; | |
5969 | } | |
5970 | ||
5971 | ||
5972 | /** | |
bb8c093b | 5973 | * iwl4965_verify_ucode - determine which instruction image is in SRAM, |
b481de9c ZY |
5974 | * and verify its contents |
5975 | */ | |
bb8c093b | 5976 | static int iwl4965_verify_ucode(struct iwl4965_priv *priv) |
b481de9c ZY |
5977 | { |
5978 | __le32 *image; | |
5979 | u32 len; | |
5980 | int rc = 0; | |
5981 | ||
5982 | /* Try bootstrap */ | |
5983 | image = (__le32 *)priv->ucode_boot.v_addr; | |
5984 | len = priv->ucode_boot.len; | |
bb8c093b | 5985 | rc = iwl4965_verify_inst_sparse(priv, image, len); |
b481de9c ZY |
5986 | if (rc == 0) { |
5987 | IWL_DEBUG_INFO("Bootstrap uCode is good in inst SRAM\n"); | |
5988 | return 0; | |
5989 | } | |
5990 | ||
5991 | /* Try initialize */ | |
5992 | image = (__le32 *)priv->ucode_init.v_addr; | |
5993 | len = priv->ucode_init.len; | |
bb8c093b | 5994 | rc = iwl4965_verify_inst_sparse(priv, image, len); |
b481de9c ZY |
5995 | if (rc == 0) { |
5996 | IWL_DEBUG_INFO("Initialize uCode is good in inst SRAM\n"); | |
5997 | return 0; | |
5998 | } | |
5999 | ||
6000 | /* Try runtime/protocol */ | |
6001 | image = (__le32 *)priv->ucode_code.v_addr; | |
6002 | len = priv->ucode_code.len; | |
bb8c093b | 6003 | rc = iwl4965_verify_inst_sparse(priv, image, len); |
b481de9c ZY |
6004 | if (rc == 0) { |
6005 | IWL_DEBUG_INFO("Runtime uCode is good in inst SRAM\n"); | |
6006 | return 0; | |
6007 | } | |
6008 | ||
6009 | IWL_ERROR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n"); | |
6010 | ||
9fbab516 BC |
6011 | /* Since nothing seems to match, show first several data entries in |
6012 | * instruction SRAM, so maybe visual inspection will give a clue. | |
6013 | * Selection of bootstrap image (vs. other images) is arbitrary. */ | |
b481de9c ZY |
6014 | image = (__le32 *)priv->ucode_boot.v_addr; |
6015 | len = priv->ucode_boot.len; | |
bb8c093b | 6016 | rc = iwl4965_verify_inst_full(priv, image, len); |
b481de9c ZY |
6017 | |
6018 | return rc; | |
6019 | } | |
6020 | ||
6021 | ||
6022 | /* check contents of special bootstrap uCode SRAM */ | |
bb8c093b | 6023 | static int iwl4965_verify_bsm(struct iwl4965_priv *priv) |
b481de9c ZY |
6024 | { |
6025 | __le32 *image = priv->ucode_boot.v_addr; | |
6026 | u32 len = priv->ucode_boot.len; | |
6027 | u32 reg; | |
6028 | u32 val; | |
6029 | ||
6030 | IWL_DEBUG_INFO("Begin verify bsm\n"); | |
6031 | ||
6032 | /* verify BSM SRAM contents */ | |
bb8c093b | 6033 | val = iwl4965_read_prph(priv, BSM_WR_DWCOUNT_REG); |
b481de9c ZY |
6034 | for (reg = BSM_SRAM_LOWER_BOUND; |
6035 | reg < BSM_SRAM_LOWER_BOUND + len; | |
6036 | reg += sizeof(u32), image ++) { | |
bb8c093b | 6037 | val = iwl4965_read_prph(priv, reg); |
b481de9c ZY |
6038 | if (val != le32_to_cpu(*image)) { |
6039 | IWL_ERROR("BSM uCode verification failed at " | |
6040 | "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n", | |
6041 | BSM_SRAM_LOWER_BOUND, | |
6042 | reg - BSM_SRAM_LOWER_BOUND, len, | |
6043 | val, le32_to_cpu(*image)); | |
6044 | return -EIO; | |
6045 | } | |
6046 | } | |
6047 | ||
6048 | IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n"); | |
6049 | ||
6050 | return 0; | |
6051 | } | |
6052 | ||
6053 | /** | |
bb8c093b | 6054 | * iwl4965_load_bsm - Load bootstrap instructions |
b481de9c ZY |
6055 | * |
6056 | * BSM operation: | |
6057 | * | |
6058 | * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program | |
6059 | * in special SRAM that does not power down during RFKILL. When powering back | |
6060 | * up after power-saving sleeps (or during initial uCode load), the BSM loads | |
6061 | * the bootstrap program into the on-board processor, and starts it. | |
6062 | * | |
6063 | * The bootstrap program loads (via DMA) instructions and data for a new | |
6064 | * program from host DRAM locations indicated by the host driver in the | |
6065 | * BSM_DRAM_* registers. Once the new program is loaded, it starts | |
6066 | * automatically. | |
6067 | * | |
6068 | * When initializing the NIC, the host driver points the BSM to the | |
6069 | * "initialize" uCode image. This uCode sets up some internal data, then | |
6070 | * notifies host via "initialize alive" that it is complete. | |
6071 | * | |
6072 | * The host then replaces the BSM_DRAM_* pointer values to point to the | |
6073 | * normal runtime uCode instructions and a backup uCode data cache buffer | |
6074 | * (filled initially with starting data values for the on-board processor), | |
6075 | * then triggers the "initialize" uCode to load and launch the runtime uCode, | |
6076 | * which begins normal operation. | |
6077 | * | |
6078 | * When doing a power-save shutdown, runtime uCode saves data SRAM into | |
6079 | * the backup data cache in DRAM before SRAM is powered down. | |
6080 | * | |
6081 | * When powering back up, the BSM loads the bootstrap program. This reloads | |
6082 | * the runtime uCode instructions and the backup data cache into SRAM, | |
6083 | * and re-launches the runtime uCode from where it left off. | |
6084 | */ | |
bb8c093b | 6085 | static int iwl4965_load_bsm(struct iwl4965_priv *priv) |
b481de9c ZY |
6086 | { |
6087 | __le32 *image = priv->ucode_boot.v_addr; | |
6088 | u32 len = priv->ucode_boot.len; | |
6089 | dma_addr_t pinst; | |
6090 | dma_addr_t pdata; | |
6091 | u32 inst_len; | |
6092 | u32 data_len; | |
6093 | int rc; | |
6094 | int i; | |
6095 | u32 done; | |
6096 | u32 reg_offset; | |
6097 | ||
6098 | IWL_DEBUG_INFO("Begin load bsm\n"); | |
6099 | ||
6100 | /* make sure bootstrap program is no larger than BSM's SRAM size */ | |
6101 | if (len > IWL_MAX_BSM_SIZE) | |
6102 | return -EINVAL; | |
6103 | ||
6104 | /* Tell bootstrap uCode where to find the "Initialize" uCode | |
9fbab516 | 6105 | * in host DRAM ... host DRAM physical address bits 35:4 for 4965. |
bb8c093b | 6106 | * NOTE: iwl4965_initialize_alive_start() will replace these values, |
b481de9c ZY |
6107 | * after the "initialize" uCode has run, to point to |
6108 | * runtime/protocol instructions and backup data cache. */ | |
6109 | pinst = priv->ucode_init.p_addr >> 4; | |
6110 | pdata = priv->ucode_init_data.p_addr >> 4; | |
6111 | inst_len = priv->ucode_init.len; | |
6112 | data_len = priv->ucode_init_data.len; | |
6113 | ||
bb8c093b | 6114 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
6115 | if (rc) |
6116 | return rc; | |
6117 | ||
bb8c093b CH |
6118 | iwl4965_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst); |
6119 | iwl4965_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata); | |
6120 | iwl4965_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len); | |
6121 | iwl4965_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len); | |
b481de9c ZY |
6122 | |
6123 | /* Fill BSM memory with bootstrap instructions */ | |
6124 | for (reg_offset = BSM_SRAM_LOWER_BOUND; | |
6125 | reg_offset < BSM_SRAM_LOWER_BOUND + len; | |
6126 | reg_offset += sizeof(u32), image++) | |
bb8c093b | 6127 | _iwl4965_write_prph(priv, reg_offset, |
b481de9c ZY |
6128 | le32_to_cpu(*image)); |
6129 | ||
bb8c093b | 6130 | rc = iwl4965_verify_bsm(priv); |
b481de9c | 6131 | if (rc) { |
bb8c093b | 6132 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
6133 | return rc; |
6134 | } | |
6135 | ||
6136 | /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */ | |
bb8c093b CH |
6137 | iwl4965_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0); |
6138 | iwl4965_write_prph(priv, BSM_WR_MEM_DST_REG, | |
b481de9c | 6139 | RTC_INST_LOWER_BOUND); |
bb8c093b | 6140 | iwl4965_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32)); |
b481de9c ZY |
6141 | |
6142 | /* Load bootstrap code into instruction SRAM now, | |
6143 | * to prepare to load "initialize" uCode */ | |
bb8c093b | 6144 | iwl4965_write_prph(priv, BSM_WR_CTRL_REG, |
b481de9c ZY |
6145 | BSM_WR_CTRL_REG_BIT_START); |
6146 | ||
6147 | /* Wait for load of bootstrap uCode to finish */ | |
6148 | for (i = 0; i < 100; i++) { | |
bb8c093b | 6149 | done = iwl4965_read_prph(priv, BSM_WR_CTRL_REG); |
b481de9c ZY |
6150 | if (!(done & BSM_WR_CTRL_REG_BIT_START)) |
6151 | break; | |
6152 | udelay(10); | |
6153 | } | |
6154 | if (i < 100) | |
6155 | IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i); | |
6156 | else { | |
6157 | IWL_ERROR("BSM write did not complete!\n"); | |
6158 | return -EIO; | |
6159 | } | |
6160 | ||
6161 | /* Enable future boot loads whenever power management unit triggers it | |
6162 | * (e.g. when powering back up after power-save shutdown) */ | |
bb8c093b | 6163 | iwl4965_write_prph(priv, BSM_WR_CTRL_REG, |
b481de9c ZY |
6164 | BSM_WR_CTRL_REG_BIT_START_EN); |
6165 | ||
bb8c093b | 6166 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
6167 | |
6168 | return 0; | |
6169 | } | |
6170 | ||
bb8c093b | 6171 | static void iwl4965_nic_start(struct iwl4965_priv *priv) |
b481de9c ZY |
6172 | { |
6173 | /* Remove all resets to allow NIC to operate */ | |
bb8c093b | 6174 | iwl4965_write32(priv, CSR_RESET, 0); |
b481de9c ZY |
6175 | } |
6176 | ||
90e759d1 | 6177 | |
b481de9c | 6178 | /** |
bb8c093b | 6179 | * iwl4965_read_ucode - Read uCode images from disk file. |
b481de9c ZY |
6180 | * |
6181 | * Copy into buffers for card to fetch via bus-mastering | |
6182 | */ | |
bb8c093b | 6183 | static int iwl4965_read_ucode(struct iwl4965_priv *priv) |
b481de9c | 6184 | { |
bb8c093b | 6185 | struct iwl4965_ucode *ucode; |
90e759d1 | 6186 | int ret; |
b481de9c ZY |
6187 | const struct firmware *ucode_raw; |
6188 | const char *name = "iwlwifi-4965" IWL4965_UCODE_API ".ucode"; | |
6189 | u8 *src; | |
6190 | size_t len; | |
6191 | u32 ver, inst_size, data_size, init_size, init_data_size, boot_size; | |
6192 | ||
6193 | /* Ask kernel firmware_class module to get the boot firmware off disk. | |
6194 | * request_firmware() is synchronous, file is in memory on return. */ | |
90e759d1 TW |
6195 | ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev); |
6196 | if (ret < 0) { | |
6197 | IWL_ERROR("%s firmware file req failed: Reason %d\n", | |
6198 | name, ret); | |
b481de9c ZY |
6199 | goto error; |
6200 | } | |
6201 | ||
6202 | IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n", | |
6203 | name, ucode_raw->size); | |
6204 | ||
6205 | /* Make sure that we got at least our header! */ | |
6206 | if (ucode_raw->size < sizeof(*ucode)) { | |
6207 | IWL_ERROR("File size way too small!\n"); | |
90e759d1 | 6208 | ret = -EINVAL; |
b481de9c ZY |
6209 | goto err_release; |
6210 | } | |
6211 | ||
6212 | /* Data from ucode file: header followed by uCode images */ | |
6213 | ucode = (void *)ucode_raw->data; | |
6214 | ||
6215 | ver = le32_to_cpu(ucode->ver); | |
6216 | inst_size = le32_to_cpu(ucode->inst_size); | |
6217 | data_size = le32_to_cpu(ucode->data_size); | |
6218 | init_size = le32_to_cpu(ucode->init_size); | |
6219 | init_data_size = le32_to_cpu(ucode->init_data_size); | |
6220 | boot_size = le32_to_cpu(ucode->boot_size); | |
6221 | ||
6222 | IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver); | |
6223 | IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n", | |
6224 | inst_size); | |
6225 | IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n", | |
6226 | data_size); | |
6227 | IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n", | |
6228 | init_size); | |
6229 | IWL_DEBUG_INFO("f/w package hdr init data size = %u\n", | |
6230 | init_data_size); | |
6231 | IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n", | |
6232 | boot_size); | |
6233 | ||
6234 | /* Verify size of file vs. image size info in file's header */ | |
6235 | if (ucode_raw->size < sizeof(*ucode) + | |
6236 | inst_size + data_size + init_size + | |
6237 | init_data_size + boot_size) { | |
6238 | ||
6239 | IWL_DEBUG_INFO("uCode file size %d too small\n", | |
6240 | (int)ucode_raw->size); | |
90e759d1 | 6241 | ret = -EINVAL; |
b481de9c ZY |
6242 | goto err_release; |
6243 | } | |
6244 | ||
6245 | /* Verify that uCode images will fit in card's SRAM */ | |
6246 | if (inst_size > IWL_MAX_INST_SIZE) { | |
90e759d1 TW |
6247 | IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n", |
6248 | inst_size); | |
6249 | ret = -EINVAL; | |
b481de9c ZY |
6250 | goto err_release; |
6251 | } | |
6252 | ||
6253 | if (data_size > IWL_MAX_DATA_SIZE) { | |
90e759d1 TW |
6254 | IWL_DEBUG_INFO("uCode data len %d too large to fit in\n", |
6255 | data_size); | |
6256 | ret = -EINVAL; | |
b481de9c ZY |
6257 | goto err_release; |
6258 | } | |
6259 | if (init_size > IWL_MAX_INST_SIZE) { | |
6260 | IWL_DEBUG_INFO | |
90e759d1 TW |
6261 | ("uCode init instr len %d too large to fit in\n", |
6262 | init_size); | |
6263 | ret = -EINVAL; | |
b481de9c ZY |
6264 | goto err_release; |
6265 | } | |
6266 | if (init_data_size > IWL_MAX_DATA_SIZE) { | |
6267 | IWL_DEBUG_INFO | |
90e759d1 TW |
6268 | ("uCode init data len %d too large to fit in\n", |
6269 | init_data_size); | |
6270 | ret = -EINVAL; | |
b481de9c ZY |
6271 | goto err_release; |
6272 | } | |
6273 | if (boot_size > IWL_MAX_BSM_SIZE) { | |
6274 | IWL_DEBUG_INFO | |
90e759d1 TW |
6275 | ("uCode boot instr len %d too large to fit in\n", |
6276 | boot_size); | |
6277 | ret = -EINVAL; | |
b481de9c ZY |
6278 | goto err_release; |
6279 | } | |
6280 | ||
6281 | /* Allocate ucode buffers for card's bus-master loading ... */ | |
6282 | ||
6283 | /* Runtime instructions and 2 copies of data: | |
6284 | * 1) unmodified from disk | |
6285 | * 2) backup cache for save/restore during power-downs */ | |
6286 | priv->ucode_code.len = inst_size; | |
98c92211 | 6287 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code); |
b481de9c ZY |
6288 | |
6289 | priv->ucode_data.len = data_size; | |
98c92211 | 6290 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data); |
b481de9c ZY |
6291 | |
6292 | priv->ucode_data_backup.len = data_size; | |
98c92211 | 6293 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup); |
b481de9c ZY |
6294 | |
6295 | /* Initialization instructions and data */ | |
90e759d1 TW |
6296 | if (init_size && init_data_size) { |
6297 | priv->ucode_init.len = init_size; | |
98c92211 | 6298 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init); |
90e759d1 TW |
6299 | |
6300 | priv->ucode_init_data.len = init_data_size; | |
98c92211 | 6301 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data); |
90e759d1 TW |
6302 | |
6303 | if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr) | |
6304 | goto err_pci_alloc; | |
6305 | } | |
b481de9c ZY |
6306 | |
6307 | /* Bootstrap (instructions only, no data) */ | |
90e759d1 TW |
6308 | if (boot_size) { |
6309 | priv->ucode_boot.len = boot_size; | |
98c92211 | 6310 | iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot); |
b481de9c | 6311 | |
90e759d1 TW |
6312 | if (!priv->ucode_boot.v_addr) |
6313 | goto err_pci_alloc; | |
6314 | } | |
b481de9c ZY |
6315 | |
6316 | /* Copy images into buffers for card's bus-master reads ... */ | |
6317 | ||
6318 | /* Runtime instructions (first block of data in file) */ | |
6319 | src = &ucode->data[0]; | |
6320 | len = priv->ucode_code.len; | |
90e759d1 | 6321 | IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len); |
b481de9c ZY |
6322 | memcpy(priv->ucode_code.v_addr, src, len); |
6323 | IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n", | |
6324 | priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr); | |
6325 | ||
6326 | /* Runtime data (2nd block) | |
bb8c093b | 6327 | * NOTE: Copy into backup buffer will be done in iwl4965_up() */ |
b481de9c ZY |
6328 | src = &ucode->data[inst_size]; |
6329 | len = priv->ucode_data.len; | |
90e759d1 | 6330 | IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len); |
b481de9c ZY |
6331 | memcpy(priv->ucode_data.v_addr, src, len); |
6332 | memcpy(priv->ucode_data_backup.v_addr, src, len); | |
6333 | ||
6334 | /* Initialization instructions (3rd block) */ | |
6335 | if (init_size) { | |
6336 | src = &ucode->data[inst_size + data_size]; | |
6337 | len = priv->ucode_init.len; | |
90e759d1 TW |
6338 | IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n", |
6339 | len); | |
b481de9c ZY |
6340 | memcpy(priv->ucode_init.v_addr, src, len); |
6341 | } | |
6342 | ||
6343 | /* Initialization data (4th block) */ | |
6344 | if (init_data_size) { | |
6345 | src = &ucode->data[inst_size + data_size + init_size]; | |
6346 | len = priv->ucode_init_data.len; | |
90e759d1 TW |
6347 | IWL_DEBUG_INFO("Copying (but not loading) init data len %Zd\n", |
6348 | len); | |
b481de9c ZY |
6349 | memcpy(priv->ucode_init_data.v_addr, src, len); |
6350 | } | |
6351 | ||
6352 | /* Bootstrap instructions (5th block) */ | |
6353 | src = &ucode->data[inst_size + data_size + init_size + init_data_size]; | |
6354 | len = priv->ucode_boot.len; | |
90e759d1 | 6355 | IWL_DEBUG_INFO("Copying (but not loading) boot instr len %Zd\n", len); |
b481de9c ZY |
6356 | memcpy(priv->ucode_boot.v_addr, src, len); |
6357 | ||
6358 | /* We have our copies now, allow OS release its copies */ | |
6359 | release_firmware(ucode_raw); | |
6360 | return 0; | |
6361 | ||
6362 | err_pci_alloc: | |
6363 | IWL_ERROR("failed to allocate pci memory\n"); | |
90e759d1 | 6364 | ret = -ENOMEM; |
bb8c093b | 6365 | iwl4965_dealloc_ucode_pci(priv); |
b481de9c ZY |
6366 | |
6367 | err_release: | |
6368 | release_firmware(ucode_raw); | |
6369 | ||
6370 | error: | |
90e759d1 | 6371 | return ret; |
b481de9c ZY |
6372 | } |
6373 | ||
6374 | ||
6375 | /** | |
bb8c093b | 6376 | * iwl4965_set_ucode_ptrs - Set uCode address location |
b481de9c ZY |
6377 | * |
6378 | * Tell initialization uCode where to find runtime uCode. | |
6379 | * | |
6380 | * BSM registers initially contain pointers to initialization uCode. | |
6381 | * We need to replace them to load runtime uCode inst and data, | |
6382 | * and to save runtime data when powering down. | |
6383 | */ | |
bb8c093b | 6384 | static int iwl4965_set_ucode_ptrs(struct iwl4965_priv *priv) |
b481de9c ZY |
6385 | { |
6386 | dma_addr_t pinst; | |
6387 | dma_addr_t pdata; | |
6388 | int rc = 0; | |
6389 | unsigned long flags; | |
6390 | ||
6391 | /* bits 35:4 for 4965 */ | |
6392 | pinst = priv->ucode_code.p_addr >> 4; | |
6393 | pdata = priv->ucode_data_backup.p_addr >> 4; | |
6394 | ||
6395 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b | 6396 | rc = iwl4965_grab_nic_access(priv); |
b481de9c ZY |
6397 | if (rc) { |
6398 | spin_unlock_irqrestore(&priv->lock, flags); | |
6399 | return rc; | |
6400 | } | |
6401 | ||
6402 | /* Tell bootstrap uCode where to find image to load */ | |
bb8c093b CH |
6403 | iwl4965_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst); |
6404 | iwl4965_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata); | |
6405 | iwl4965_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, | |
b481de9c ZY |
6406 | priv->ucode_data.len); |
6407 | ||
6408 | /* Inst bytecount must be last to set up, bit 31 signals uCode | |
6409 | * that all new ptr/size info is in place */ | |
bb8c093b | 6410 | iwl4965_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, |
b481de9c ZY |
6411 | priv->ucode_code.len | BSM_DRAM_INST_LOAD); |
6412 | ||
bb8c093b | 6413 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
6414 | |
6415 | spin_unlock_irqrestore(&priv->lock, flags); | |
6416 | ||
6417 | IWL_DEBUG_INFO("Runtime uCode pointers are set.\n"); | |
6418 | ||
6419 | return rc; | |
6420 | } | |
6421 | ||
6422 | /** | |
bb8c093b | 6423 | * iwl4965_init_alive_start - Called after REPLY_ALIVE notification received |
b481de9c ZY |
6424 | * |
6425 | * Called after REPLY_ALIVE notification received from "initialize" uCode. | |
6426 | * | |
6427 | * The 4965 "initialize" ALIVE reply contains calibration data for: | |
6428 | * Voltage, temperature, and MIMO tx gain correction, now stored in priv | |
6429 | * (3945 does not contain this data). | |
6430 | * | |
6431 | * Tell "initialize" uCode to go ahead and load the runtime uCode. | |
6432 | */ | |
bb8c093b | 6433 | static void iwl4965_init_alive_start(struct iwl4965_priv *priv) |
b481de9c ZY |
6434 | { |
6435 | /* Check alive response for "valid" sign from uCode */ | |
6436 | if (priv->card_alive_init.is_valid != UCODE_VALID_OK) { | |
6437 | /* We had an error bringing up the hardware, so take it | |
6438 | * all the way back down so we can try again */ | |
6439 | IWL_DEBUG_INFO("Initialize Alive failed.\n"); | |
6440 | goto restart; | |
6441 | } | |
6442 | ||
6443 | /* Bootstrap uCode has loaded initialize uCode ... verify inst image. | |
6444 | * This is a paranoid check, because we would not have gotten the | |
6445 | * "initialize" alive if code weren't properly loaded. */ | |
bb8c093b | 6446 | if (iwl4965_verify_ucode(priv)) { |
b481de9c ZY |
6447 | /* Runtime instruction load was bad; |
6448 | * take it all the way back down so we can try again */ | |
6449 | IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n"); | |
6450 | goto restart; | |
6451 | } | |
6452 | ||
6453 | /* Calculate temperature */ | |
6454 | priv->temperature = iwl4965_get_temperature(priv); | |
6455 | ||
6456 | /* Send pointers to protocol/runtime uCode image ... init code will | |
6457 | * load and launch runtime uCode, which will send us another "Alive" | |
6458 | * notification. */ | |
6459 | IWL_DEBUG_INFO("Initialization Alive received.\n"); | |
bb8c093b | 6460 | if (iwl4965_set_ucode_ptrs(priv)) { |
b481de9c ZY |
6461 | /* Runtime instruction load won't happen; |
6462 | * take it all the way back down so we can try again */ | |
6463 | IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n"); | |
6464 | goto restart; | |
6465 | } | |
6466 | return; | |
6467 | ||
6468 | restart: | |
6469 | queue_work(priv->workqueue, &priv->restart); | |
6470 | } | |
6471 | ||
6472 | ||
6473 | /** | |
bb8c093b | 6474 | * iwl4965_alive_start - called after REPLY_ALIVE notification received |
b481de9c | 6475 | * from protocol/runtime uCode (initialization uCode's |
bb8c093b | 6476 | * Alive gets handled by iwl4965_init_alive_start()). |
b481de9c | 6477 | */ |
bb8c093b | 6478 | static void iwl4965_alive_start(struct iwl4965_priv *priv) |
b481de9c ZY |
6479 | { |
6480 | int rc = 0; | |
6481 | ||
6482 | IWL_DEBUG_INFO("Runtime Alive received.\n"); | |
6483 | ||
6484 | if (priv->card_alive.is_valid != UCODE_VALID_OK) { | |
6485 | /* We had an error bringing up the hardware, so take it | |
6486 | * all the way back down so we can try again */ | |
6487 | IWL_DEBUG_INFO("Alive failed.\n"); | |
6488 | goto restart; | |
6489 | } | |
6490 | ||
6491 | /* Initialize uCode has loaded Runtime uCode ... verify inst image. | |
6492 | * This is a paranoid check, because we would not have gotten the | |
6493 | * "runtime" alive if code weren't properly loaded. */ | |
bb8c093b | 6494 | if (iwl4965_verify_ucode(priv)) { |
b481de9c ZY |
6495 | /* Runtime instruction load was bad; |
6496 | * take it all the way back down so we can try again */ | |
6497 | IWL_DEBUG_INFO("Bad runtime uCode load.\n"); | |
6498 | goto restart; | |
6499 | } | |
6500 | ||
bb8c093b | 6501 | iwl4965_clear_stations_table(priv); |
b481de9c ZY |
6502 | |
6503 | rc = iwl4965_alive_notify(priv); | |
6504 | if (rc) { | |
6505 | IWL_WARNING("Could not complete ALIVE transition [ntf]: %d\n", | |
6506 | rc); | |
6507 | goto restart; | |
6508 | } | |
6509 | ||
9fbab516 | 6510 | /* After the ALIVE response, we can send host commands to 4965 uCode */ |
b481de9c ZY |
6511 | set_bit(STATUS_ALIVE, &priv->status); |
6512 | ||
6513 | /* Clear out the uCode error bit if it is set */ | |
6514 | clear_bit(STATUS_FW_ERROR, &priv->status); | |
6515 | ||
bb8c093b | 6516 | if (iwl4965_is_rfkill(priv)) |
b481de9c ZY |
6517 | return; |
6518 | ||
5a66926a | 6519 | ieee80211_start_queues(priv->hw); |
b481de9c ZY |
6520 | |
6521 | priv->active_rate = priv->rates_mask; | |
6522 | priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK; | |
6523 | ||
bb8c093b | 6524 | iwl4965_send_power_mode(priv, IWL_POWER_LEVEL(priv->power_mode)); |
b481de9c | 6525 | |
bb8c093b CH |
6526 | if (iwl4965_is_associated(priv)) { |
6527 | struct iwl4965_rxon_cmd *active_rxon = | |
6528 | (struct iwl4965_rxon_cmd *)(&priv->active_rxon); | |
b481de9c ZY |
6529 | |
6530 | memcpy(&priv->staging_rxon, &priv->active_rxon, | |
6531 | sizeof(priv->staging_rxon)); | |
6532 | active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
6533 | } else { | |
6534 | /* Initialize our rx_config data */ | |
bb8c093b | 6535 | iwl4965_connection_init_rx_config(priv); |
b481de9c ZY |
6536 | memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN); |
6537 | } | |
6538 | ||
9fbab516 | 6539 | /* Configure Bluetooth device coexistence support */ |
bb8c093b | 6540 | iwl4965_send_bt_config(priv); |
b481de9c ZY |
6541 | |
6542 | /* Configure the adapter for unassociated operation */ | |
bb8c093b | 6543 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
6544 | |
6545 | /* At this point, the NIC is initialized and operational */ | |
6546 | priv->notif_missed_beacons = 0; | |
6547 | set_bit(STATUS_READY, &priv->status); | |
6548 | ||
6549 | iwl4965_rf_kill_ct_config(priv); | |
5a66926a | 6550 | |
b481de9c | 6551 | IWL_DEBUG_INFO("ALIVE processing complete.\n"); |
5a66926a | 6552 | wake_up_interruptible(&priv->wait_command_queue); |
b481de9c ZY |
6553 | |
6554 | if (priv->error_recovering) | |
bb8c093b | 6555 | iwl4965_error_recovery(priv); |
b481de9c ZY |
6556 | |
6557 | return; | |
6558 | ||
6559 | restart: | |
6560 | queue_work(priv->workqueue, &priv->restart); | |
6561 | } | |
6562 | ||
bb8c093b | 6563 | static void iwl4965_cancel_deferred_work(struct iwl4965_priv *priv); |
b481de9c | 6564 | |
bb8c093b | 6565 | static void __iwl4965_down(struct iwl4965_priv *priv) |
b481de9c ZY |
6566 | { |
6567 | unsigned long flags; | |
6568 | int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status); | |
6569 | struct ieee80211_conf *conf = NULL; | |
6570 | ||
6571 | IWL_DEBUG_INFO(DRV_NAME " is going down\n"); | |
6572 | ||
6573 | conf = ieee80211_get_hw_conf(priv->hw); | |
6574 | ||
6575 | if (!exit_pending) | |
6576 | set_bit(STATUS_EXIT_PENDING, &priv->status); | |
6577 | ||
bb8c093b | 6578 | iwl4965_clear_stations_table(priv); |
b481de9c ZY |
6579 | |
6580 | /* Unblock any waiting calls */ | |
6581 | wake_up_interruptible_all(&priv->wait_command_queue); | |
6582 | ||
b481de9c ZY |
6583 | /* Wipe out the EXIT_PENDING status bit if we are not actually |
6584 | * exiting the module */ | |
6585 | if (!exit_pending) | |
6586 | clear_bit(STATUS_EXIT_PENDING, &priv->status); | |
6587 | ||
6588 | /* stop and reset the on-board processor */ | |
bb8c093b | 6589 | iwl4965_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET); |
b481de9c ZY |
6590 | |
6591 | /* tell the device to stop sending interrupts */ | |
bb8c093b | 6592 | iwl4965_disable_interrupts(priv); |
b481de9c ZY |
6593 | |
6594 | if (priv->mac80211_registered) | |
6595 | ieee80211_stop_queues(priv->hw); | |
6596 | ||
bb8c093b | 6597 | /* If we have not previously called iwl4965_init() then |
b481de9c | 6598 | * clear all bits but the RF Kill and SUSPEND bits and return */ |
bb8c093b | 6599 | if (!iwl4965_is_init(priv)) { |
b481de9c ZY |
6600 | priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) << |
6601 | STATUS_RF_KILL_HW | | |
6602 | test_bit(STATUS_RF_KILL_SW, &priv->status) << | |
6603 | STATUS_RF_KILL_SW | | |
9788864e RC |
6604 | test_bit(STATUS_GEO_CONFIGURED, &priv->status) << |
6605 | STATUS_GEO_CONFIGURED | | |
b481de9c ZY |
6606 | test_bit(STATUS_IN_SUSPEND, &priv->status) << |
6607 | STATUS_IN_SUSPEND; | |
6608 | goto exit; | |
6609 | } | |
6610 | ||
6611 | /* ...otherwise clear out all the status bits but the RF Kill and | |
6612 | * SUSPEND bits and continue taking the NIC down. */ | |
6613 | priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) << | |
6614 | STATUS_RF_KILL_HW | | |
6615 | test_bit(STATUS_RF_KILL_SW, &priv->status) << | |
6616 | STATUS_RF_KILL_SW | | |
9788864e RC |
6617 | test_bit(STATUS_GEO_CONFIGURED, &priv->status) << |
6618 | STATUS_GEO_CONFIGURED | | |
b481de9c ZY |
6619 | test_bit(STATUS_IN_SUSPEND, &priv->status) << |
6620 | STATUS_IN_SUSPEND | | |
6621 | test_bit(STATUS_FW_ERROR, &priv->status) << | |
6622 | STATUS_FW_ERROR; | |
6623 | ||
6624 | spin_lock_irqsave(&priv->lock, flags); | |
9fbab516 BC |
6625 | iwl4965_clear_bit(priv, CSR_GP_CNTRL, |
6626 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
b481de9c ZY |
6627 | spin_unlock_irqrestore(&priv->lock, flags); |
6628 | ||
bb8c093b CH |
6629 | iwl4965_hw_txq_ctx_stop(priv); |
6630 | iwl4965_hw_rxq_stop(priv); | |
b481de9c ZY |
6631 | |
6632 | spin_lock_irqsave(&priv->lock, flags); | |
bb8c093b CH |
6633 | if (!iwl4965_grab_nic_access(priv)) { |
6634 | iwl4965_write_prph(priv, APMG_CLK_DIS_REG, | |
b481de9c | 6635 | APMG_CLK_VAL_DMA_CLK_RQT); |
bb8c093b | 6636 | iwl4965_release_nic_access(priv); |
b481de9c ZY |
6637 | } |
6638 | spin_unlock_irqrestore(&priv->lock, flags); | |
6639 | ||
6640 | udelay(5); | |
6641 | ||
bb8c093b CH |
6642 | iwl4965_hw_nic_stop_master(priv); |
6643 | iwl4965_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET); | |
6644 | iwl4965_hw_nic_reset(priv); | |
b481de9c ZY |
6645 | |
6646 | exit: | |
bb8c093b | 6647 | memset(&priv->card_alive, 0, sizeof(struct iwl4965_alive_resp)); |
b481de9c ZY |
6648 | |
6649 | if (priv->ibss_beacon) | |
6650 | dev_kfree_skb(priv->ibss_beacon); | |
6651 | priv->ibss_beacon = NULL; | |
6652 | ||
6653 | /* clear out any free frames */ | |
bb8c093b | 6654 | iwl4965_clear_free_frames(priv); |
b481de9c ZY |
6655 | } |
6656 | ||
bb8c093b | 6657 | static void iwl4965_down(struct iwl4965_priv *priv) |
b481de9c ZY |
6658 | { |
6659 | mutex_lock(&priv->mutex); | |
bb8c093b | 6660 | __iwl4965_down(priv); |
b481de9c | 6661 | mutex_unlock(&priv->mutex); |
b24d22b1 | 6662 | |
bb8c093b | 6663 | iwl4965_cancel_deferred_work(priv); |
b481de9c ZY |
6664 | } |
6665 | ||
6666 | #define MAX_HW_RESTARTS 5 | |
6667 | ||
bb8c093b | 6668 | static int __iwl4965_up(struct iwl4965_priv *priv) |
b481de9c ZY |
6669 | { |
6670 | int rc, i; | |
b481de9c ZY |
6671 | |
6672 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) { | |
6673 | IWL_WARNING("Exit pending; will not bring the NIC up\n"); | |
6674 | return -EIO; | |
6675 | } | |
6676 | ||
6677 | if (test_bit(STATUS_RF_KILL_SW, &priv->status)) { | |
6678 | IWL_WARNING("Radio disabled by SW RF kill (module " | |
6679 | "parameter)\n"); | |
e655b9f0 ZY |
6680 | return -ENODEV; |
6681 | } | |
6682 | ||
e903fbd4 RC |
6683 | if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) { |
6684 | IWL_ERROR("ucode not available for device bringup\n"); | |
6685 | return -EIO; | |
6686 | } | |
6687 | ||
e655b9f0 ZY |
6688 | /* If platform's RF_KILL switch is NOT set to KILL */ |
6689 | if (iwl4965_read32(priv, CSR_GP_CNTRL) & | |
6690 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW) | |
6691 | clear_bit(STATUS_RF_KILL_HW, &priv->status); | |
6692 | else { | |
6693 | set_bit(STATUS_RF_KILL_HW, &priv->status); | |
6694 | if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) { | |
6695 | IWL_WARNING("Radio disabled by HW RF Kill switch\n"); | |
6696 | return -ENODEV; | |
6697 | } | |
b481de9c ZY |
6698 | } |
6699 | ||
bb8c093b | 6700 | iwl4965_write32(priv, CSR_INT, 0xFFFFFFFF); |
b481de9c | 6701 | |
bb8c093b | 6702 | rc = iwl4965_hw_nic_init(priv); |
b481de9c ZY |
6703 | if (rc) { |
6704 | IWL_ERROR("Unable to int nic\n"); | |
6705 | return rc; | |
6706 | } | |
6707 | ||
6708 | /* make sure rfkill handshake bits are cleared */ | |
bb8c093b CH |
6709 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
6710 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, | |
b481de9c ZY |
6711 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
6712 | ||
6713 | /* clear (again), then enable host interrupts */ | |
bb8c093b CH |
6714 | iwl4965_write32(priv, CSR_INT, 0xFFFFFFFF); |
6715 | iwl4965_enable_interrupts(priv); | |
b481de9c ZY |
6716 | |
6717 | /* really make sure rfkill handshake bits are cleared */ | |
bb8c093b CH |
6718 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
6719 | iwl4965_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); | |
b481de9c ZY |
6720 | |
6721 | /* Copy original ucode data image from disk into backup cache. | |
6722 | * This will be used to initialize the on-board processor's | |
6723 | * data SRAM for a clean start when the runtime program first loads. */ | |
6724 | memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr, | |
5a66926a | 6725 | priv->ucode_data.len); |
b481de9c | 6726 | |
e655b9f0 ZY |
6727 | /* We return success when we resume from suspend and rf_kill is on. */ |
6728 | if (test_bit(STATUS_RF_KILL_HW, &priv->status)) | |
b481de9c | 6729 | return 0; |
b481de9c ZY |
6730 | |
6731 | for (i = 0; i < MAX_HW_RESTARTS; i++) { | |
6732 | ||
bb8c093b | 6733 | iwl4965_clear_stations_table(priv); |
b481de9c ZY |
6734 | |
6735 | /* load bootstrap state machine, | |
6736 | * load bootstrap program into processor's memory, | |
6737 | * prepare to load the "initialize" uCode */ | |
bb8c093b | 6738 | rc = iwl4965_load_bsm(priv); |
b481de9c ZY |
6739 | |
6740 | if (rc) { | |
6741 | IWL_ERROR("Unable to set up bootstrap uCode: %d\n", rc); | |
6742 | continue; | |
6743 | } | |
6744 | ||
6745 | /* start card; "initialize" will load runtime ucode */ | |
bb8c093b | 6746 | iwl4965_nic_start(priv); |
b481de9c | 6747 | |
b481de9c ZY |
6748 | IWL_DEBUG_INFO(DRV_NAME " is coming up\n"); |
6749 | ||
6750 | return 0; | |
6751 | } | |
6752 | ||
6753 | set_bit(STATUS_EXIT_PENDING, &priv->status); | |
bb8c093b | 6754 | __iwl4965_down(priv); |
b481de9c ZY |
6755 | |
6756 | /* tried to restart and config the device for as long as our | |
6757 | * patience could withstand */ | |
6758 | IWL_ERROR("Unable to initialize device after %d attempts.\n", i); | |
6759 | return -EIO; | |
6760 | } | |
6761 | ||
6762 | ||
6763 | /***************************************************************************** | |
6764 | * | |
6765 | * Workqueue callbacks | |
6766 | * | |
6767 | *****************************************************************************/ | |
6768 | ||
bb8c093b | 6769 | static void iwl4965_bg_init_alive_start(struct work_struct *data) |
b481de9c | 6770 | { |
bb8c093b CH |
6771 | struct iwl4965_priv *priv = |
6772 | container_of(data, struct iwl4965_priv, init_alive_start.work); | |
b481de9c ZY |
6773 | |
6774 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
6775 | return; | |
6776 | ||
6777 | mutex_lock(&priv->mutex); | |
bb8c093b | 6778 | iwl4965_init_alive_start(priv); |
b481de9c ZY |
6779 | mutex_unlock(&priv->mutex); |
6780 | } | |
6781 | ||
bb8c093b | 6782 | static void iwl4965_bg_alive_start(struct work_struct *data) |
b481de9c | 6783 | { |
bb8c093b CH |
6784 | struct iwl4965_priv *priv = |
6785 | container_of(data, struct iwl4965_priv, alive_start.work); | |
b481de9c ZY |
6786 | |
6787 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
6788 | return; | |
6789 | ||
6790 | mutex_lock(&priv->mutex); | |
bb8c093b | 6791 | iwl4965_alive_start(priv); |
b481de9c ZY |
6792 | mutex_unlock(&priv->mutex); |
6793 | } | |
6794 | ||
bb8c093b | 6795 | static void iwl4965_bg_rf_kill(struct work_struct *work) |
b481de9c | 6796 | { |
bb8c093b | 6797 | struct iwl4965_priv *priv = container_of(work, struct iwl4965_priv, rf_kill); |
b481de9c ZY |
6798 | |
6799 | wake_up_interruptible(&priv->wait_command_queue); | |
6800 | ||
6801 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
6802 | return; | |
6803 | ||
6804 | mutex_lock(&priv->mutex); | |
6805 | ||
bb8c093b | 6806 | if (!iwl4965_is_rfkill(priv)) { |
b481de9c ZY |
6807 | IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL, |
6808 | "HW and/or SW RF Kill no longer active, restarting " | |
6809 | "device\n"); | |
6810 | if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
6811 | queue_work(priv->workqueue, &priv->restart); | |
6812 | } else { | |
6813 | ||
6814 | if (!test_bit(STATUS_RF_KILL_HW, &priv->status)) | |
6815 | IWL_DEBUG_RF_KILL("Can not turn radio back on - " | |
6816 | "disabled by SW switch\n"); | |
6817 | else | |
6818 | IWL_WARNING("Radio Frequency Kill Switch is On:\n" | |
6819 | "Kill switch must be turned off for " | |
6820 | "wireless networking to work.\n"); | |
6821 | } | |
6822 | mutex_unlock(&priv->mutex); | |
6823 | } | |
6824 | ||
6825 | #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ) | |
6826 | ||
bb8c093b | 6827 | static void iwl4965_bg_scan_check(struct work_struct *data) |
b481de9c | 6828 | { |
bb8c093b CH |
6829 | struct iwl4965_priv *priv = |
6830 | container_of(data, struct iwl4965_priv, scan_check.work); | |
b481de9c ZY |
6831 | |
6832 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
6833 | return; | |
6834 | ||
6835 | mutex_lock(&priv->mutex); | |
6836 | if (test_bit(STATUS_SCANNING, &priv->status) || | |
6837 | test_bit(STATUS_SCAN_ABORTING, &priv->status)) { | |
6838 | IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, | |
6839 | "Scan completion watchdog resetting adapter (%dms)\n", | |
6840 | jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG)); | |
052c4b9f | 6841 | |
b481de9c | 6842 | if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) |
bb8c093b | 6843 | iwl4965_send_scan_abort(priv); |
b481de9c ZY |
6844 | } |
6845 | mutex_unlock(&priv->mutex); | |
6846 | } | |
6847 | ||
bb8c093b | 6848 | static void iwl4965_bg_request_scan(struct work_struct *data) |
b481de9c | 6849 | { |
bb8c093b CH |
6850 | struct iwl4965_priv *priv = |
6851 | container_of(data, struct iwl4965_priv, request_scan); | |
6852 | struct iwl4965_host_cmd cmd = { | |
b481de9c | 6853 | .id = REPLY_SCAN_CMD, |
bb8c093b | 6854 | .len = sizeof(struct iwl4965_scan_cmd), |
b481de9c ZY |
6855 | .meta.flags = CMD_SIZE_HUGE, |
6856 | }; | |
6857 | int rc = 0; | |
bb8c093b | 6858 | struct iwl4965_scan_cmd *scan; |
b481de9c | 6859 | struct ieee80211_conf *conf = NULL; |
78330fdd | 6860 | u16 cmd_len; |
8318d78a | 6861 | enum ieee80211_band band; |
78330fdd | 6862 | u8 direct_mask; |
b481de9c ZY |
6863 | |
6864 | conf = ieee80211_get_hw_conf(priv->hw); | |
6865 | ||
6866 | mutex_lock(&priv->mutex); | |
6867 | ||
bb8c093b | 6868 | if (!iwl4965_is_ready(priv)) { |
b481de9c ZY |
6869 | IWL_WARNING("request scan called when driver not ready.\n"); |
6870 | goto done; | |
6871 | } | |
6872 | ||
6873 | /* Make sure the scan wasn't cancelled before this queued work | |
6874 | * was given the chance to run... */ | |
6875 | if (!test_bit(STATUS_SCANNING, &priv->status)) | |
6876 | goto done; | |
6877 | ||
6878 | /* This should never be called or scheduled if there is currently | |
6879 | * a scan active in the hardware. */ | |
6880 | if (test_bit(STATUS_SCAN_HW, &priv->status)) { | |
6881 | IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. " | |
6882 | "Ignoring second request.\n"); | |
6883 | rc = -EIO; | |
6884 | goto done; | |
6885 | } | |
6886 | ||
6887 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) { | |
6888 | IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n"); | |
6889 | goto done; | |
6890 | } | |
6891 | ||
6892 | if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) { | |
6893 | IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n"); | |
6894 | goto done; | |
6895 | } | |
6896 | ||
bb8c093b | 6897 | if (iwl4965_is_rfkill(priv)) { |
b481de9c ZY |
6898 | IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n"); |
6899 | goto done; | |
6900 | } | |
6901 | ||
6902 | if (!test_bit(STATUS_READY, &priv->status)) { | |
6903 | IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n"); | |
6904 | goto done; | |
6905 | } | |
6906 | ||
6907 | if (!priv->scan_bands) { | |
6908 | IWL_DEBUG_HC("Aborting scan due to no requested bands\n"); | |
6909 | goto done; | |
6910 | } | |
6911 | ||
6912 | if (!priv->scan) { | |
bb8c093b | 6913 | priv->scan = kmalloc(sizeof(struct iwl4965_scan_cmd) + |
b481de9c ZY |
6914 | IWL_MAX_SCAN_SIZE, GFP_KERNEL); |
6915 | if (!priv->scan) { | |
6916 | rc = -ENOMEM; | |
6917 | goto done; | |
6918 | } | |
6919 | } | |
6920 | scan = priv->scan; | |
bb8c093b | 6921 | memset(scan, 0, sizeof(struct iwl4965_scan_cmd) + IWL_MAX_SCAN_SIZE); |
b481de9c ZY |
6922 | |
6923 | scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH; | |
6924 | scan->quiet_time = IWL_ACTIVE_QUIET_TIME; | |
6925 | ||
bb8c093b | 6926 | if (iwl4965_is_associated(priv)) { |
b481de9c ZY |
6927 | u16 interval = 0; |
6928 | u32 extra; | |
6929 | u32 suspend_time = 100; | |
6930 | u32 scan_suspend_time = 100; | |
6931 | unsigned long flags; | |
6932 | ||
6933 | IWL_DEBUG_INFO("Scanning while associated...\n"); | |
6934 | ||
6935 | spin_lock_irqsave(&priv->lock, flags); | |
6936 | interval = priv->beacon_int; | |
6937 | spin_unlock_irqrestore(&priv->lock, flags); | |
6938 | ||
6939 | scan->suspend_time = 0; | |
052c4b9f | 6940 | scan->max_out_time = cpu_to_le32(200 * 1024); |
b481de9c ZY |
6941 | if (!interval) |
6942 | interval = suspend_time; | |
6943 | ||
6944 | extra = (suspend_time / interval) << 22; | |
6945 | scan_suspend_time = (extra | | |
6946 | ((suspend_time % interval) * 1024)); | |
6947 | scan->suspend_time = cpu_to_le32(scan_suspend_time); | |
6948 | IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n", | |
6949 | scan_suspend_time, interval); | |
6950 | } | |
6951 | ||
6952 | /* We should add the ability for user to lock to PASSIVE ONLY */ | |
6953 | if (priv->one_direct_scan) { | |
6954 | IWL_DEBUG_SCAN | |
6955 | ("Kicking off one direct scan for '%s'\n", | |
bb8c093b | 6956 | iwl4965_escape_essid(priv->direct_ssid, |
b481de9c ZY |
6957 | priv->direct_ssid_len)); |
6958 | scan->direct_scan[0].id = WLAN_EID_SSID; | |
6959 | scan->direct_scan[0].len = priv->direct_ssid_len; | |
6960 | memcpy(scan->direct_scan[0].ssid, | |
6961 | priv->direct_ssid, priv->direct_ssid_len); | |
6962 | direct_mask = 1; | |
bb8c093b | 6963 | } else if (!iwl4965_is_associated(priv) && priv->essid_len) { |
b481de9c ZY |
6964 | scan->direct_scan[0].id = WLAN_EID_SSID; |
6965 | scan->direct_scan[0].len = priv->essid_len; | |
6966 | memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len); | |
6967 | direct_mask = 1; | |
6968 | } else | |
6969 | direct_mask = 0; | |
6970 | ||
b481de9c ZY |
6971 | scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK; |
6972 | scan->tx_cmd.sta_id = priv->hw_setting.bcast_sta_id; | |
6973 | scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; | |
6974 | ||
b481de9c ZY |
6975 | |
6976 | switch (priv->scan_bands) { | |
6977 | case 2: | |
6978 | scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK; | |
6979 | scan->tx_cmd.rate_n_flags = | |
bb8c093b | 6980 | iwl4965_hw_set_rate_n_flags(IWL_RATE_1M_PLCP, |
b481de9c ZY |
6981 | RATE_MCS_ANT_B_MSK|RATE_MCS_CCK_MSK); |
6982 | ||
6983 | scan->good_CRC_th = 0; | |
8318d78a | 6984 | band = IEEE80211_BAND_2GHZ; |
b481de9c ZY |
6985 | break; |
6986 | ||
6987 | case 1: | |
6988 | scan->tx_cmd.rate_n_flags = | |
bb8c093b | 6989 | iwl4965_hw_set_rate_n_flags(IWL_RATE_6M_PLCP, |
b481de9c ZY |
6990 | RATE_MCS_ANT_B_MSK); |
6991 | scan->good_CRC_th = IWL_GOOD_CRC_TH; | |
8318d78a | 6992 | band = IEEE80211_BAND_5GHZ; |
b481de9c ZY |
6993 | break; |
6994 | ||
6995 | default: | |
6996 | IWL_WARNING("Invalid scan band count\n"); | |
6997 | goto done; | |
6998 | } | |
6999 | ||
78330fdd TW |
7000 | /* We don't build a direct scan probe request; the uCode will do |
7001 | * that based on the direct_mask added to each channel entry */ | |
7002 | cmd_len = iwl4965_fill_probe_req(priv, band, | |
7003 | (struct ieee80211_mgmt *)scan->data, | |
7004 | IWL_MAX_SCAN_SIZE - sizeof(*scan), 0); | |
7005 | ||
7006 | scan->tx_cmd.len = cpu_to_le16(cmd_len); | |
b481de9c ZY |
7007 | /* select Rx chains */ |
7008 | ||
7009 | /* Force use of chains B and C (0x6) for scan Rx. | |
7010 | * Avoid A (0x1) because of its off-channel reception on A-band. | |
7011 | * MIMO is not used here, but value is required to make uCode happy. */ | |
7012 | scan->rx_chain = RXON_RX_CHAIN_DRIVER_FORCE_MSK | | |
7013 | cpu_to_le16((0x7 << RXON_RX_CHAIN_VALID_POS) | | |
7014 | (0x6 << RXON_RX_CHAIN_FORCE_SEL_POS) | | |
7015 | (0x7 << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS)); | |
7016 | ||
7017 | if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) | |
7018 | scan->filter_flags = RXON_FILTER_PROMISC_MSK; | |
7019 | ||
7020 | if (direct_mask) | |
7021 | IWL_DEBUG_SCAN | |
7022 | ("Initiating direct scan for %s.\n", | |
bb8c093b | 7023 | iwl4965_escape_essid(priv->essid, priv->essid_len)); |
b481de9c ZY |
7024 | else |
7025 | IWL_DEBUG_SCAN("Initiating indirect scan.\n"); | |
7026 | ||
7027 | scan->channel_count = | |
bb8c093b | 7028 | iwl4965_get_channels_for_scan( |
8318d78a | 7029 | priv, band, 1, /* active */ |
b481de9c ZY |
7030 | direct_mask, |
7031 | (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]); | |
7032 | ||
7033 | cmd.len += le16_to_cpu(scan->tx_cmd.len) + | |
bb8c093b | 7034 | scan->channel_count * sizeof(struct iwl4965_scan_channel); |
b481de9c ZY |
7035 | cmd.data = scan; |
7036 | scan->len = cpu_to_le16(cmd.len); | |
7037 | ||
7038 | set_bit(STATUS_SCAN_HW, &priv->status); | |
bb8c093b | 7039 | rc = iwl4965_send_cmd_sync(priv, &cmd); |
b481de9c ZY |
7040 | if (rc) |
7041 | goto done; | |
7042 | ||
7043 | queue_delayed_work(priv->workqueue, &priv->scan_check, | |
7044 | IWL_SCAN_CHECK_WATCHDOG); | |
7045 | ||
7046 | mutex_unlock(&priv->mutex); | |
7047 | return; | |
7048 | ||
7049 | done: | |
01ebd063 | 7050 | /* inform mac80211 scan aborted */ |
b481de9c ZY |
7051 | queue_work(priv->workqueue, &priv->scan_completed); |
7052 | mutex_unlock(&priv->mutex); | |
7053 | } | |
7054 | ||
bb8c093b | 7055 | static void iwl4965_bg_up(struct work_struct *data) |
b481de9c | 7056 | { |
bb8c093b | 7057 | struct iwl4965_priv *priv = container_of(data, struct iwl4965_priv, up); |
b481de9c ZY |
7058 | |
7059 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
7060 | return; | |
7061 | ||
7062 | mutex_lock(&priv->mutex); | |
bb8c093b | 7063 | __iwl4965_up(priv); |
b481de9c ZY |
7064 | mutex_unlock(&priv->mutex); |
7065 | } | |
7066 | ||
bb8c093b | 7067 | static void iwl4965_bg_restart(struct work_struct *data) |
b481de9c | 7068 | { |
bb8c093b | 7069 | struct iwl4965_priv *priv = container_of(data, struct iwl4965_priv, restart); |
b481de9c ZY |
7070 | |
7071 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
7072 | return; | |
7073 | ||
bb8c093b | 7074 | iwl4965_down(priv); |
b481de9c ZY |
7075 | queue_work(priv->workqueue, &priv->up); |
7076 | } | |
7077 | ||
bb8c093b | 7078 | static void iwl4965_bg_rx_replenish(struct work_struct *data) |
b481de9c | 7079 | { |
bb8c093b CH |
7080 | struct iwl4965_priv *priv = |
7081 | container_of(data, struct iwl4965_priv, rx_replenish); | |
b481de9c ZY |
7082 | |
7083 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
7084 | return; | |
7085 | ||
7086 | mutex_lock(&priv->mutex); | |
bb8c093b | 7087 | iwl4965_rx_replenish(priv); |
b481de9c ZY |
7088 | mutex_unlock(&priv->mutex); |
7089 | } | |
7090 | ||
7878a5a4 MA |
7091 | #define IWL_DELAY_NEXT_SCAN (HZ*2) |
7092 | ||
bb8c093b | 7093 | static void iwl4965_bg_post_associate(struct work_struct *data) |
b481de9c | 7094 | { |
bb8c093b | 7095 | struct iwl4965_priv *priv = container_of(data, struct iwl4965_priv, |
b481de9c ZY |
7096 | post_associate.work); |
7097 | ||
7098 | int rc = 0; | |
7099 | struct ieee80211_conf *conf = NULL; | |
0795af57 | 7100 | DECLARE_MAC_BUF(mac); |
b481de9c ZY |
7101 | |
7102 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { | |
7103 | IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__); | |
7104 | return; | |
7105 | } | |
7106 | ||
0795af57 JP |
7107 | IWL_DEBUG_ASSOC("Associated as %d to: %s\n", |
7108 | priv->assoc_id, | |
7109 | print_mac(mac, priv->active_rxon.bssid_addr)); | |
b481de9c ZY |
7110 | |
7111 | ||
7112 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
7113 | return; | |
7114 | ||
7115 | mutex_lock(&priv->mutex); | |
7116 | ||
32bfd35d | 7117 | if (!priv->vif || !priv->is_open) { |
948c171c MA |
7118 | mutex_unlock(&priv->mutex); |
7119 | return; | |
7120 | } | |
bb8c093b | 7121 | iwl4965_scan_cancel_timeout(priv, 200); |
052c4b9f | 7122 | |
b481de9c ZY |
7123 | conf = ieee80211_get_hw_conf(priv->hw); |
7124 | ||
7125 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
bb8c093b | 7126 | iwl4965_commit_rxon(priv); |
b481de9c | 7127 | |
bb8c093b CH |
7128 | memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd)); |
7129 | iwl4965_setup_rxon_timing(priv); | |
7130 | rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON_TIMING, | |
b481de9c ZY |
7131 | sizeof(priv->rxon_timing), &priv->rxon_timing); |
7132 | if (rc) | |
7133 | IWL_WARNING("REPLY_RXON_TIMING failed - " | |
7134 | "Attempting to continue.\n"); | |
7135 | ||
7136 | priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK; | |
7137 | ||
c8b0e6e1 | 7138 | #ifdef CONFIG_IWL4965_HT |
fd105e79 RR |
7139 | if (priv->current_ht_config.is_ht) |
7140 | iwl4965_set_rxon_ht(priv, &priv->current_ht_config); | |
c8b0e6e1 | 7141 | #endif /* CONFIG_IWL4965_HT*/ |
b481de9c ZY |
7142 | iwl4965_set_rxon_chain(priv); |
7143 | priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id); | |
7144 | ||
7145 | IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n", | |
7146 | priv->assoc_id, priv->beacon_int); | |
7147 | ||
7148 | if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE) | |
7149 | priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK; | |
7150 | else | |
7151 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK; | |
7152 | ||
7153 | if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) { | |
7154 | if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME) | |
7155 | priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK; | |
7156 | else | |
7157 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK; | |
7158 | ||
7159 | if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) | |
7160 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK; | |
7161 | ||
7162 | } | |
7163 | ||
bb8c093b | 7164 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
7165 | |
7166 | switch (priv->iw_mode) { | |
7167 | case IEEE80211_IF_TYPE_STA: | |
bb8c093b | 7168 | iwl4965_rate_scale_init(priv->hw, IWL_AP_ID); |
b481de9c ZY |
7169 | break; |
7170 | ||
7171 | case IEEE80211_IF_TYPE_IBSS: | |
7172 | ||
7173 | /* clear out the station table */ | |
bb8c093b | 7174 | iwl4965_clear_stations_table(priv); |
b481de9c | 7175 | |
bb8c093b CH |
7176 | iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0); |
7177 | iwl4965_rxon_add_station(priv, priv->bssid, 0); | |
7178 | iwl4965_rate_scale_init(priv->hw, IWL_STA_ID); | |
7179 | iwl4965_send_beacon_cmd(priv); | |
b481de9c ZY |
7180 | |
7181 | break; | |
7182 | ||
7183 | default: | |
7184 | IWL_ERROR("%s Should not be called in %d mode\n", | |
7185 | __FUNCTION__, priv->iw_mode); | |
7186 | break; | |
7187 | } | |
7188 | ||
bb8c093b | 7189 | iwl4965_sequence_reset(priv); |
b481de9c | 7190 | |
c8b0e6e1 | 7191 | #ifdef CONFIG_IWL4965_SENSITIVITY |
b481de9c ZY |
7192 | /* Enable Rx differential gain and sensitivity calibrations */ |
7193 | iwl4965_chain_noise_reset(priv); | |
7194 | priv->start_calib = 1; | |
c8b0e6e1 | 7195 | #endif /* CONFIG_IWL4965_SENSITIVITY */ |
b481de9c ZY |
7196 | |
7197 | if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) | |
7198 | priv->assoc_station_added = 1; | |
7199 | ||
bb8c093b | 7200 | iwl4965_activate_qos(priv, 0); |
292ae174 | 7201 | |
7878a5a4 MA |
7202 | /* we have just associated, don't start scan too early */ |
7203 | priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN; | |
b481de9c ZY |
7204 | mutex_unlock(&priv->mutex); |
7205 | } | |
7206 | ||
bb8c093b | 7207 | static void iwl4965_bg_abort_scan(struct work_struct *work) |
b481de9c | 7208 | { |
bb8c093b | 7209 | struct iwl4965_priv *priv = container_of(work, struct iwl4965_priv, abort_scan); |
b481de9c | 7210 | |
bb8c093b | 7211 | if (!iwl4965_is_ready(priv)) |
b481de9c ZY |
7212 | return; |
7213 | ||
7214 | mutex_lock(&priv->mutex); | |
7215 | ||
7216 | set_bit(STATUS_SCAN_ABORTING, &priv->status); | |
bb8c093b | 7217 | iwl4965_send_scan_abort(priv); |
b481de9c ZY |
7218 | |
7219 | mutex_unlock(&priv->mutex); | |
7220 | } | |
7221 | ||
76bb77e0 ZY |
7222 | static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf); |
7223 | ||
bb8c093b | 7224 | static void iwl4965_bg_scan_completed(struct work_struct *work) |
b481de9c | 7225 | { |
bb8c093b CH |
7226 | struct iwl4965_priv *priv = |
7227 | container_of(work, struct iwl4965_priv, scan_completed); | |
b481de9c ZY |
7228 | |
7229 | IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n"); | |
7230 | ||
7231 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) | |
7232 | return; | |
7233 | ||
a0646470 ZY |
7234 | if (test_bit(STATUS_CONF_PENDING, &priv->status)) |
7235 | iwl4965_mac_config(priv->hw, ieee80211_get_hw_conf(priv->hw)); | |
76bb77e0 | 7236 | |
b481de9c ZY |
7237 | ieee80211_scan_completed(priv->hw); |
7238 | ||
7239 | /* Since setting the TXPOWER may have been deferred while | |
7240 | * performing the scan, fire one off */ | |
7241 | mutex_lock(&priv->mutex); | |
bb8c093b | 7242 | iwl4965_hw_reg_send_txpower(priv); |
b481de9c ZY |
7243 | mutex_unlock(&priv->mutex); |
7244 | } | |
7245 | ||
7246 | /***************************************************************************** | |
7247 | * | |
7248 | * mac80211 entry point functions | |
7249 | * | |
7250 | *****************************************************************************/ | |
7251 | ||
5a66926a ZY |
7252 | #define UCODE_READY_TIMEOUT (2 * HZ) |
7253 | ||
bb8c093b | 7254 | static int iwl4965_mac_start(struct ieee80211_hw *hw) |
b481de9c | 7255 | { |
bb8c093b | 7256 | struct iwl4965_priv *priv = hw->priv; |
5a66926a | 7257 | int ret; |
b481de9c ZY |
7258 | |
7259 | IWL_DEBUG_MAC80211("enter\n"); | |
7260 | ||
5a66926a ZY |
7261 | if (pci_enable_device(priv->pci_dev)) { |
7262 | IWL_ERROR("Fail to pci_enable_device\n"); | |
7263 | return -ENODEV; | |
7264 | } | |
7265 | pci_restore_state(priv->pci_dev); | |
7266 | pci_enable_msi(priv->pci_dev); | |
7267 | ||
7268 | ret = request_irq(priv->pci_dev->irq, iwl4965_isr, IRQF_SHARED, | |
7269 | DRV_NAME, priv); | |
7270 | if (ret) { | |
7271 | IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq); | |
7272 | goto out_disable_msi; | |
7273 | } | |
7274 | ||
b481de9c ZY |
7275 | /* we should be verifying the device is ready to be opened */ |
7276 | mutex_lock(&priv->mutex); | |
7277 | ||
5a66926a ZY |
7278 | memset(&priv->staging_rxon, 0, sizeof(struct iwl4965_rxon_cmd)); |
7279 | /* fetch ucode file from disk, alloc and copy to bus-master buffers ... | |
7280 | * ucode filename and max sizes are card-specific. */ | |
b481de9c | 7281 | |
5a66926a ZY |
7282 | if (!priv->ucode_code.len) { |
7283 | ret = iwl4965_read_ucode(priv); | |
7284 | if (ret) { | |
7285 | IWL_ERROR("Could not read microcode: %d\n", ret); | |
7286 | mutex_unlock(&priv->mutex); | |
7287 | goto out_release_irq; | |
7288 | } | |
7289 | } | |
b481de9c | 7290 | |
e655b9f0 | 7291 | ret = __iwl4965_up(priv); |
5a66926a | 7292 | |
b481de9c | 7293 | mutex_unlock(&priv->mutex); |
5a66926a | 7294 | |
e655b9f0 ZY |
7295 | if (ret) |
7296 | goto out_release_irq; | |
7297 | ||
7298 | IWL_DEBUG_INFO("Start UP work done.\n"); | |
7299 | ||
7300 | if (test_bit(STATUS_IN_SUSPEND, &priv->status)) | |
7301 | return 0; | |
7302 | ||
5a66926a ZY |
7303 | /* Wait for START_ALIVE from ucode. Otherwise callbacks from |
7304 | * mac80211 will not be run successfully. */ | |
7305 | ret = wait_event_interruptible_timeout(priv->wait_command_queue, | |
7306 | test_bit(STATUS_READY, &priv->status), | |
7307 | UCODE_READY_TIMEOUT); | |
7308 | if (!ret) { | |
7309 | if (!test_bit(STATUS_READY, &priv->status)) { | |
7310 | IWL_ERROR("Wait for START_ALIVE timeout after %dms.\n", | |
7311 | jiffies_to_msecs(UCODE_READY_TIMEOUT)); | |
7312 | ret = -ETIMEDOUT; | |
7313 | goto out_release_irq; | |
7314 | } | |
7315 | } | |
7316 | ||
e655b9f0 | 7317 | priv->is_open = 1; |
b481de9c ZY |
7318 | IWL_DEBUG_MAC80211("leave\n"); |
7319 | return 0; | |
5a66926a ZY |
7320 | |
7321 | out_release_irq: | |
7322 | free_irq(priv->pci_dev->irq, priv); | |
7323 | out_disable_msi: | |
7324 | pci_disable_msi(priv->pci_dev); | |
e655b9f0 ZY |
7325 | pci_disable_device(priv->pci_dev); |
7326 | priv->is_open = 0; | |
7327 | IWL_DEBUG_MAC80211("leave - failed\n"); | |
5a66926a | 7328 | return ret; |
b481de9c ZY |
7329 | } |
7330 | ||
bb8c093b | 7331 | static void iwl4965_mac_stop(struct ieee80211_hw *hw) |
b481de9c | 7332 | { |
bb8c093b | 7333 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7334 | |
7335 | IWL_DEBUG_MAC80211("enter\n"); | |
948c171c | 7336 | |
e655b9f0 ZY |
7337 | if (!priv->is_open) { |
7338 | IWL_DEBUG_MAC80211("leave - skip\n"); | |
7339 | return; | |
7340 | } | |
7341 | ||
b481de9c | 7342 | priv->is_open = 0; |
5a66926a ZY |
7343 | |
7344 | if (iwl4965_is_ready_rf(priv)) { | |
e655b9f0 ZY |
7345 | /* stop mac, cancel any scan request and clear |
7346 | * RXON_FILTER_ASSOC_MSK BIT | |
7347 | */ | |
5a66926a ZY |
7348 | mutex_lock(&priv->mutex); |
7349 | iwl4965_scan_cancel_timeout(priv, 100); | |
7350 | cancel_delayed_work(&priv->post_associate); | |
fde3571f | 7351 | mutex_unlock(&priv->mutex); |
fde3571f MA |
7352 | } |
7353 | ||
5a66926a ZY |
7354 | iwl4965_down(priv); |
7355 | ||
7356 | flush_workqueue(priv->workqueue); | |
7357 | free_irq(priv->pci_dev->irq, priv); | |
7358 | pci_disable_msi(priv->pci_dev); | |
7359 | pci_save_state(priv->pci_dev); | |
7360 | pci_disable_device(priv->pci_dev); | |
948c171c | 7361 | |
b481de9c | 7362 | IWL_DEBUG_MAC80211("leave\n"); |
b481de9c ZY |
7363 | } |
7364 | ||
bb8c093b | 7365 | static int iwl4965_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb, |
b481de9c ZY |
7366 | struct ieee80211_tx_control *ctl) |
7367 | { | |
bb8c093b | 7368 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7369 | |
7370 | IWL_DEBUG_MAC80211("enter\n"); | |
7371 | ||
7372 | if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) { | |
7373 | IWL_DEBUG_MAC80211("leave - monitor\n"); | |
7374 | return -1; | |
7375 | } | |
7376 | ||
7377 | IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len, | |
8318d78a | 7378 | ctl->tx_rate->bitrate); |
b481de9c | 7379 | |
bb8c093b | 7380 | if (iwl4965_tx_skb(priv, skb, ctl)) |
b481de9c ZY |
7381 | dev_kfree_skb_any(skb); |
7382 | ||
7383 | IWL_DEBUG_MAC80211("leave\n"); | |
7384 | return 0; | |
7385 | } | |
7386 | ||
bb8c093b | 7387 | static int iwl4965_mac_add_interface(struct ieee80211_hw *hw, |
b481de9c ZY |
7388 | struct ieee80211_if_init_conf *conf) |
7389 | { | |
bb8c093b | 7390 | struct iwl4965_priv *priv = hw->priv; |
b481de9c | 7391 | unsigned long flags; |
0795af57 | 7392 | DECLARE_MAC_BUF(mac); |
b481de9c | 7393 | |
32bfd35d | 7394 | IWL_DEBUG_MAC80211("enter: type %d\n", conf->type); |
b481de9c | 7395 | |
32bfd35d JB |
7396 | if (priv->vif) { |
7397 | IWL_DEBUG_MAC80211("leave - vif != NULL\n"); | |
75849d28 | 7398 | return -EOPNOTSUPP; |
b481de9c ZY |
7399 | } |
7400 | ||
7401 | spin_lock_irqsave(&priv->lock, flags); | |
32bfd35d | 7402 | priv->vif = conf->vif; |
b481de9c ZY |
7403 | |
7404 | spin_unlock_irqrestore(&priv->lock, flags); | |
7405 | ||
7406 | mutex_lock(&priv->mutex); | |
864792e3 TW |
7407 | |
7408 | if (conf->mac_addr) { | |
7409 | IWL_DEBUG_MAC80211("Set %s\n", print_mac(mac, conf->mac_addr)); | |
7410 | memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN); | |
7411 | } | |
b481de9c | 7412 | |
5a66926a ZY |
7413 | if (iwl4965_is_ready(priv)) |
7414 | iwl4965_set_mode(priv, conf->type); | |
7415 | ||
b481de9c ZY |
7416 | mutex_unlock(&priv->mutex); |
7417 | ||
5a66926a | 7418 | IWL_DEBUG_MAC80211("leave\n"); |
b481de9c ZY |
7419 | return 0; |
7420 | } | |
7421 | ||
7422 | /** | |
bb8c093b | 7423 | * iwl4965_mac_config - mac80211 config callback |
b481de9c ZY |
7424 | * |
7425 | * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to | |
7426 | * be set inappropriately and the driver currently sets the hardware up to | |
7427 | * use it whenever needed. | |
7428 | */ | |
bb8c093b | 7429 | static int iwl4965_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf) |
b481de9c | 7430 | { |
bb8c093b CH |
7431 | struct iwl4965_priv *priv = hw->priv; |
7432 | const struct iwl4965_channel_info *ch_info; | |
b481de9c | 7433 | unsigned long flags; |
76bb77e0 | 7434 | int ret = 0; |
b481de9c ZY |
7435 | |
7436 | mutex_lock(&priv->mutex); | |
8318d78a | 7437 | IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value); |
b481de9c | 7438 | |
12342c47 ZY |
7439 | priv->add_radiotap = !!(conf->flags & IEEE80211_CONF_RADIOTAP); |
7440 | ||
bb8c093b | 7441 | if (!iwl4965_is_ready(priv)) { |
b481de9c | 7442 | IWL_DEBUG_MAC80211("leave - not ready\n"); |
76bb77e0 ZY |
7443 | ret = -EIO; |
7444 | goto out; | |
b481de9c ZY |
7445 | } |
7446 | ||
bb8c093b | 7447 | if (unlikely(!iwl4965_param_disable_hw_scan && |
b481de9c | 7448 | test_bit(STATUS_SCANNING, &priv->status))) { |
a0646470 ZY |
7449 | IWL_DEBUG_MAC80211("leave - scanning\n"); |
7450 | set_bit(STATUS_CONF_PENDING, &priv->status); | |
b481de9c | 7451 | mutex_unlock(&priv->mutex); |
a0646470 | 7452 | return 0; |
b481de9c ZY |
7453 | } |
7454 | ||
7455 | spin_lock_irqsave(&priv->lock, flags); | |
7456 | ||
8318d78a JB |
7457 | ch_info = iwl4965_get_channel_info(priv, conf->channel->band, |
7458 | ieee80211_frequency_to_channel(conf->channel->center_freq)); | |
b481de9c | 7459 | if (!is_channel_valid(ch_info)) { |
b481de9c ZY |
7460 | IWL_DEBUG_MAC80211("leave - invalid channel\n"); |
7461 | spin_unlock_irqrestore(&priv->lock, flags); | |
76bb77e0 ZY |
7462 | ret = -EINVAL; |
7463 | goto out; | |
b481de9c ZY |
7464 | } |
7465 | ||
c8b0e6e1 | 7466 | #ifdef CONFIG_IWL4965_HT |
78330fdd | 7467 | /* if we are switching from ht to 2.4 clear flags |
b481de9c ZY |
7468 | * from any ht related info since 2.4 does not |
7469 | * support ht */ | |
78330fdd | 7470 | if ((le16_to_cpu(priv->staging_rxon.channel) != conf->channel->hw_value) |
b481de9c ZY |
7471 | #ifdef IEEE80211_CONF_CHANNEL_SWITCH |
7472 | && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) | |
7473 | #endif | |
7474 | ) | |
7475 | priv->staging_rxon.flags = 0; | |
c8b0e6e1 | 7476 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c | 7477 | |
8318d78a JB |
7478 | iwl4965_set_rxon_channel(priv, conf->channel->band, |
7479 | ieee80211_frequency_to_channel(conf->channel->center_freq)); | |
b481de9c | 7480 | |
8318d78a | 7481 | iwl4965_set_flags_for_phymode(priv, conf->channel->band); |
b481de9c ZY |
7482 | |
7483 | /* The list of supported rates and rate mask can be different | |
8318d78a | 7484 | * for each band; since the band may have changed, reset |
b481de9c | 7485 | * the rate mask to what mac80211 lists */ |
bb8c093b | 7486 | iwl4965_set_rate(priv); |
b481de9c ZY |
7487 | |
7488 | spin_unlock_irqrestore(&priv->lock, flags); | |
7489 | ||
7490 | #ifdef IEEE80211_CONF_CHANNEL_SWITCH | |
7491 | if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) { | |
bb8c093b | 7492 | iwl4965_hw_channel_switch(priv, conf->channel); |
76bb77e0 | 7493 | goto out; |
b481de9c ZY |
7494 | } |
7495 | #endif | |
7496 | ||
bb8c093b | 7497 | iwl4965_radio_kill_sw(priv, !conf->radio_enabled); |
b481de9c ZY |
7498 | |
7499 | if (!conf->radio_enabled) { | |
7500 | IWL_DEBUG_MAC80211("leave - radio disabled\n"); | |
76bb77e0 | 7501 | goto out; |
b481de9c ZY |
7502 | } |
7503 | ||
bb8c093b | 7504 | if (iwl4965_is_rfkill(priv)) { |
b481de9c | 7505 | IWL_DEBUG_MAC80211("leave - RF kill\n"); |
76bb77e0 ZY |
7506 | ret = -EIO; |
7507 | goto out; | |
b481de9c ZY |
7508 | } |
7509 | ||
bb8c093b | 7510 | iwl4965_set_rate(priv); |
b481de9c ZY |
7511 | |
7512 | if (memcmp(&priv->active_rxon, | |
7513 | &priv->staging_rxon, sizeof(priv->staging_rxon))) | |
bb8c093b | 7514 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
7515 | else |
7516 | IWL_DEBUG_INFO("No re-sending same RXON configuration.\n"); | |
7517 | ||
7518 | IWL_DEBUG_MAC80211("leave\n"); | |
7519 | ||
a0646470 ZY |
7520 | out: |
7521 | clear_bit(STATUS_CONF_PENDING, &priv->status); | |
5a66926a | 7522 | mutex_unlock(&priv->mutex); |
76bb77e0 | 7523 | return ret; |
b481de9c ZY |
7524 | } |
7525 | ||
bb8c093b | 7526 | static void iwl4965_config_ap(struct iwl4965_priv *priv) |
b481de9c ZY |
7527 | { |
7528 | int rc = 0; | |
7529 | ||
d986bcd1 | 7530 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
b481de9c ZY |
7531 | return; |
7532 | ||
7533 | /* The following should be done only at AP bring up */ | |
7534 | if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) { | |
7535 | ||
7536 | /* RXON - unassoc (to set timing command) */ | |
7537 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
bb8c093b | 7538 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
7539 | |
7540 | /* RXON Timing */ | |
bb8c093b CH |
7541 | memset(&priv->rxon_timing, 0, sizeof(struct iwl4965_rxon_time_cmd)); |
7542 | iwl4965_setup_rxon_timing(priv); | |
7543 | rc = iwl4965_send_cmd_pdu(priv, REPLY_RXON_TIMING, | |
b481de9c ZY |
7544 | sizeof(priv->rxon_timing), &priv->rxon_timing); |
7545 | if (rc) | |
7546 | IWL_WARNING("REPLY_RXON_TIMING failed - " | |
7547 | "Attempting to continue.\n"); | |
7548 | ||
7549 | iwl4965_set_rxon_chain(priv); | |
7550 | ||
7551 | /* FIXME: what should be the assoc_id for AP? */ | |
7552 | priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id); | |
7553 | if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE) | |
7554 | priv->staging_rxon.flags |= | |
7555 | RXON_FLG_SHORT_PREAMBLE_MSK; | |
7556 | else | |
7557 | priv->staging_rxon.flags &= | |
7558 | ~RXON_FLG_SHORT_PREAMBLE_MSK; | |
7559 | ||
7560 | if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) { | |
7561 | if (priv->assoc_capability & | |
7562 | WLAN_CAPABILITY_SHORT_SLOT_TIME) | |
7563 | priv->staging_rxon.flags |= | |
7564 | RXON_FLG_SHORT_SLOT_MSK; | |
7565 | else | |
7566 | priv->staging_rxon.flags &= | |
7567 | ~RXON_FLG_SHORT_SLOT_MSK; | |
7568 | ||
7569 | if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) | |
7570 | priv->staging_rxon.flags &= | |
7571 | ~RXON_FLG_SHORT_SLOT_MSK; | |
7572 | } | |
7573 | /* restore RXON assoc */ | |
7574 | priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK; | |
bb8c093b | 7575 | iwl4965_commit_rxon(priv); |
bb8c093b | 7576 | iwl4965_activate_qos(priv, 1); |
bb8c093b | 7577 | iwl4965_rxon_add_station(priv, iwl4965_broadcast_addr, 0); |
e1493deb | 7578 | } |
bb8c093b | 7579 | iwl4965_send_beacon_cmd(priv); |
b481de9c ZY |
7580 | |
7581 | /* FIXME - we need to add code here to detect a totally new | |
7582 | * configuration, reset the AP, unassoc, rxon timing, assoc, | |
7583 | * clear sta table, add BCAST sta... */ | |
7584 | } | |
7585 | ||
32bfd35d JB |
7586 | static int iwl4965_mac_config_interface(struct ieee80211_hw *hw, |
7587 | struct ieee80211_vif *vif, | |
b481de9c ZY |
7588 | struct ieee80211_if_conf *conf) |
7589 | { | |
bb8c093b | 7590 | struct iwl4965_priv *priv = hw->priv; |
0795af57 | 7591 | DECLARE_MAC_BUF(mac); |
b481de9c ZY |
7592 | unsigned long flags; |
7593 | int rc; | |
7594 | ||
7595 | if (conf == NULL) | |
7596 | return -EIO; | |
7597 | ||
7598 | if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) && | |
7599 | (!conf->beacon || !conf->ssid_len)) { | |
7600 | IWL_DEBUG_MAC80211 | |
7601 | ("Leaving in AP mode because HostAPD is not ready.\n"); | |
7602 | return 0; | |
7603 | } | |
7604 | ||
5a66926a ZY |
7605 | if (!iwl4965_is_alive(priv)) |
7606 | return -EAGAIN; | |
7607 | ||
b481de9c ZY |
7608 | mutex_lock(&priv->mutex); |
7609 | ||
b481de9c | 7610 | if (conf->bssid) |
0795af57 JP |
7611 | IWL_DEBUG_MAC80211("bssid: %s\n", |
7612 | print_mac(mac, conf->bssid)); | |
b481de9c | 7613 | |
4150c572 JB |
7614 | /* |
7615 | * very dubious code was here; the probe filtering flag is never set: | |
7616 | * | |
b481de9c ZY |
7617 | if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) && |
7618 | !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) { | |
4150c572 JB |
7619 | */ |
7620 | if (unlikely(test_bit(STATUS_SCANNING, &priv->status))) { | |
b481de9c ZY |
7621 | IWL_DEBUG_MAC80211("leave - scanning\n"); |
7622 | mutex_unlock(&priv->mutex); | |
7623 | return 0; | |
7624 | } | |
7625 | ||
32bfd35d JB |
7626 | if (priv->vif != vif) { |
7627 | IWL_DEBUG_MAC80211("leave - priv->vif != vif\n"); | |
b481de9c ZY |
7628 | mutex_unlock(&priv->mutex); |
7629 | return 0; | |
7630 | } | |
7631 | ||
7632 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { | |
7633 | if (!conf->bssid) { | |
7634 | conf->bssid = priv->mac_addr; | |
7635 | memcpy(priv->bssid, priv->mac_addr, ETH_ALEN); | |
0795af57 JP |
7636 | IWL_DEBUG_MAC80211("bssid was set to: %s\n", |
7637 | print_mac(mac, conf->bssid)); | |
b481de9c ZY |
7638 | } |
7639 | if (priv->ibss_beacon) | |
7640 | dev_kfree_skb(priv->ibss_beacon); | |
7641 | ||
7642 | priv->ibss_beacon = conf->beacon; | |
7643 | } | |
7644 | ||
fde3571f MA |
7645 | if (iwl4965_is_rfkill(priv)) |
7646 | goto done; | |
7647 | ||
b481de9c ZY |
7648 | if (conf->bssid && !is_zero_ether_addr(conf->bssid) && |
7649 | !is_multicast_ether_addr(conf->bssid)) { | |
7650 | /* If there is currently a HW scan going on in the background | |
7651 | * then we need to cancel it else the RXON below will fail. */ | |
bb8c093b | 7652 | if (iwl4965_scan_cancel_timeout(priv, 100)) { |
b481de9c ZY |
7653 | IWL_WARNING("Aborted scan still in progress " |
7654 | "after 100ms\n"); | |
7655 | IWL_DEBUG_MAC80211("leaving - scan abort failed.\n"); | |
7656 | mutex_unlock(&priv->mutex); | |
7657 | return -EAGAIN; | |
7658 | } | |
7659 | memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN); | |
7660 | ||
7661 | /* TODO: Audit driver for usage of these members and see | |
7662 | * if mac80211 deprecates them (priv->bssid looks like it | |
7663 | * shouldn't be there, but I haven't scanned the IBSS code | |
7664 | * to verify) - jpk */ | |
7665 | memcpy(priv->bssid, conf->bssid, ETH_ALEN); | |
7666 | ||
7667 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) | |
bb8c093b | 7668 | iwl4965_config_ap(priv); |
b481de9c | 7669 | else { |
bb8c093b | 7670 | rc = iwl4965_commit_rxon(priv); |
b481de9c | 7671 | if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc) |
bb8c093b | 7672 | iwl4965_rxon_add_station( |
b481de9c ZY |
7673 | priv, priv->active_rxon.bssid_addr, 1); |
7674 | } | |
7675 | ||
7676 | } else { | |
bb8c093b | 7677 | iwl4965_scan_cancel_timeout(priv, 100); |
b481de9c | 7678 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
bb8c093b | 7679 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
7680 | } |
7681 | ||
fde3571f | 7682 | done: |
b481de9c ZY |
7683 | spin_lock_irqsave(&priv->lock, flags); |
7684 | if (!conf->ssid_len) | |
7685 | memset(priv->essid, 0, IW_ESSID_MAX_SIZE); | |
7686 | else | |
7687 | memcpy(priv->essid, conf->ssid, conf->ssid_len); | |
7688 | ||
7689 | priv->essid_len = conf->ssid_len; | |
7690 | spin_unlock_irqrestore(&priv->lock, flags); | |
7691 | ||
7692 | IWL_DEBUG_MAC80211("leave\n"); | |
7693 | mutex_unlock(&priv->mutex); | |
7694 | ||
7695 | return 0; | |
7696 | } | |
7697 | ||
bb8c093b | 7698 | static void iwl4965_configure_filter(struct ieee80211_hw *hw, |
4150c572 JB |
7699 | unsigned int changed_flags, |
7700 | unsigned int *total_flags, | |
7701 | int mc_count, struct dev_addr_list *mc_list) | |
7702 | { | |
7703 | /* | |
7704 | * XXX: dummy | |
bb8c093b | 7705 | * see also iwl4965_connection_init_rx_config |
4150c572 JB |
7706 | */ |
7707 | *total_flags = 0; | |
7708 | } | |
7709 | ||
bb8c093b | 7710 | static void iwl4965_mac_remove_interface(struct ieee80211_hw *hw, |
b481de9c ZY |
7711 | struct ieee80211_if_init_conf *conf) |
7712 | { | |
bb8c093b | 7713 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7714 | |
7715 | IWL_DEBUG_MAC80211("enter\n"); | |
7716 | ||
7717 | mutex_lock(&priv->mutex); | |
948c171c | 7718 | |
fde3571f MA |
7719 | if (iwl4965_is_ready_rf(priv)) { |
7720 | iwl4965_scan_cancel_timeout(priv, 100); | |
7721 | cancel_delayed_work(&priv->post_associate); | |
7722 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
7723 | iwl4965_commit_rxon(priv); | |
7724 | } | |
32bfd35d JB |
7725 | if (priv->vif == conf->vif) { |
7726 | priv->vif = NULL; | |
b481de9c ZY |
7727 | memset(priv->bssid, 0, ETH_ALEN); |
7728 | memset(priv->essid, 0, IW_ESSID_MAX_SIZE); | |
7729 | priv->essid_len = 0; | |
7730 | } | |
7731 | mutex_unlock(&priv->mutex); | |
7732 | ||
7733 | IWL_DEBUG_MAC80211("leave\n"); | |
7734 | ||
7735 | } | |
471b3efd JB |
7736 | |
7737 | static void iwl4965_bss_info_changed(struct ieee80211_hw *hw, | |
7738 | struct ieee80211_vif *vif, | |
7739 | struct ieee80211_bss_conf *bss_conf, | |
7740 | u32 changes) | |
220173b0 | 7741 | { |
bb8c093b | 7742 | struct iwl4965_priv *priv = hw->priv; |
220173b0 | 7743 | |
471b3efd JB |
7744 | if (changes & BSS_CHANGED_ERP_PREAMBLE) { |
7745 | if (bss_conf->use_short_preamble) | |
220173b0 TW |
7746 | priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK; |
7747 | else | |
7748 | priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK; | |
7749 | } | |
7750 | ||
471b3efd | 7751 | if (changes & BSS_CHANGED_ERP_CTS_PROT) { |
8318d78a | 7752 | if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ)) |
220173b0 TW |
7753 | priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK; |
7754 | else | |
7755 | priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK; | |
7756 | } | |
7757 | ||
471b3efd JB |
7758 | if (changes & BSS_CHANGED_ASSOC) { |
7759 | /* | |
7760 | * TODO: | |
7761 | * do stuff instead of sniffing assoc resp | |
7762 | */ | |
7763 | } | |
7764 | ||
bb8c093b CH |
7765 | if (iwl4965_is_associated(priv)) |
7766 | iwl4965_send_rxon_assoc(priv); | |
220173b0 | 7767 | } |
b481de9c | 7768 | |
bb8c093b | 7769 | static int iwl4965_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len) |
b481de9c ZY |
7770 | { |
7771 | int rc = 0; | |
7772 | unsigned long flags; | |
bb8c093b | 7773 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7774 | |
7775 | IWL_DEBUG_MAC80211("enter\n"); | |
7776 | ||
052c4b9f | 7777 | mutex_lock(&priv->mutex); |
b481de9c ZY |
7778 | spin_lock_irqsave(&priv->lock, flags); |
7779 | ||
bb8c093b | 7780 | if (!iwl4965_is_ready_rf(priv)) { |
b481de9c ZY |
7781 | rc = -EIO; |
7782 | IWL_DEBUG_MAC80211("leave - not ready or exit pending\n"); | |
7783 | goto out_unlock; | |
7784 | } | |
7785 | ||
7786 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */ | |
7787 | rc = -EIO; | |
7788 | IWL_ERROR("ERROR: APs don't scan\n"); | |
7789 | goto out_unlock; | |
7790 | } | |
7791 | ||
7878a5a4 MA |
7792 | /* we don't schedule scan within next_scan_jiffies period */ |
7793 | if (priv->next_scan_jiffies && | |
7794 | time_after(priv->next_scan_jiffies, jiffies)) { | |
7795 | rc = -EAGAIN; | |
7796 | goto out_unlock; | |
7797 | } | |
b481de9c | 7798 | /* if we just finished scan ask for delay */ |
7878a5a4 MA |
7799 | if (priv->last_scan_jiffies && time_after(priv->last_scan_jiffies + |
7800 | IWL_DELAY_NEXT_SCAN, jiffies)) { | |
b481de9c ZY |
7801 | rc = -EAGAIN; |
7802 | goto out_unlock; | |
7803 | } | |
7804 | if (len) { | |
7878a5a4 | 7805 | IWL_DEBUG_SCAN("direct scan for %s [%d]\n ", |
bb8c093b | 7806 | iwl4965_escape_essid(ssid, len), (int)len); |
b481de9c ZY |
7807 | |
7808 | priv->one_direct_scan = 1; | |
7809 | priv->direct_ssid_len = (u8) | |
7810 | min((u8) len, (u8) IW_ESSID_MAX_SIZE); | |
7811 | memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len); | |
948c171c MA |
7812 | } else |
7813 | priv->one_direct_scan = 0; | |
b481de9c | 7814 | |
bb8c093b | 7815 | rc = iwl4965_scan_initiate(priv); |
b481de9c ZY |
7816 | |
7817 | IWL_DEBUG_MAC80211("leave\n"); | |
7818 | ||
7819 | out_unlock: | |
7820 | spin_unlock_irqrestore(&priv->lock, flags); | |
052c4b9f | 7821 | mutex_unlock(&priv->mutex); |
b481de9c ZY |
7822 | |
7823 | return rc; | |
7824 | } | |
7825 | ||
bb8c093b | 7826 | static int iwl4965_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd, |
b481de9c ZY |
7827 | const u8 *local_addr, const u8 *addr, |
7828 | struct ieee80211_key_conf *key) | |
7829 | { | |
bb8c093b | 7830 | struct iwl4965_priv *priv = hw->priv; |
0795af57 | 7831 | DECLARE_MAC_BUF(mac); |
b481de9c ZY |
7832 | int rc = 0; |
7833 | u8 sta_id; | |
7834 | ||
7835 | IWL_DEBUG_MAC80211("enter\n"); | |
7836 | ||
bb8c093b | 7837 | if (!iwl4965_param_hwcrypto) { |
b481de9c ZY |
7838 | IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n"); |
7839 | return -EOPNOTSUPP; | |
7840 | } | |
7841 | ||
7842 | if (is_zero_ether_addr(addr)) | |
7843 | /* only support pairwise keys */ | |
7844 | return -EOPNOTSUPP; | |
7845 | ||
bb8c093b | 7846 | sta_id = iwl4965_hw_find_station(priv, addr); |
b481de9c | 7847 | if (sta_id == IWL_INVALID_STATION) { |
0795af57 JP |
7848 | IWL_DEBUG_MAC80211("leave - %s not in station map.\n", |
7849 | print_mac(mac, addr)); | |
b481de9c ZY |
7850 | return -EINVAL; |
7851 | } | |
7852 | ||
7853 | mutex_lock(&priv->mutex); | |
7854 | ||
bb8c093b | 7855 | iwl4965_scan_cancel_timeout(priv, 100); |
052c4b9f | 7856 | |
b481de9c ZY |
7857 | switch (cmd) { |
7858 | case SET_KEY: | |
bb8c093b | 7859 | rc = iwl4965_update_sta_key_info(priv, key, sta_id); |
b481de9c | 7860 | if (!rc) { |
bb8c093b CH |
7861 | iwl4965_set_rxon_hwcrypto(priv, 1); |
7862 | iwl4965_commit_rxon(priv); | |
b481de9c ZY |
7863 | key->hw_key_idx = sta_id; |
7864 | IWL_DEBUG_MAC80211("set_key success, using hwcrypto\n"); | |
7865 | key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV; | |
7866 | } | |
7867 | break; | |
7868 | case DISABLE_KEY: | |
bb8c093b | 7869 | rc = iwl4965_clear_sta_key_info(priv, sta_id); |
b481de9c | 7870 | if (!rc) { |
bb8c093b CH |
7871 | iwl4965_set_rxon_hwcrypto(priv, 0); |
7872 | iwl4965_commit_rxon(priv); | |
b481de9c ZY |
7873 | IWL_DEBUG_MAC80211("disable hwcrypto key\n"); |
7874 | } | |
7875 | break; | |
7876 | default: | |
7877 | rc = -EINVAL; | |
7878 | } | |
7879 | ||
7880 | IWL_DEBUG_MAC80211("leave\n"); | |
7881 | mutex_unlock(&priv->mutex); | |
7882 | ||
7883 | return rc; | |
7884 | } | |
7885 | ||
bb8c093b | 7886 | static int iwl4965_mac_conf_tx(struct ieee80211_hw *hw, int queue, |
b481de9c ZY |
7887 | const struct ieee80211_tx_queue_params *params) |
7888 | { | |
bb8c093b | 7889 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7890 | unsigned long flags; |
7891 | int q; | |
b481de9c ZY |
7892 | |
7893 | IWL_DEBUG_MAC80211("enter\n"); | |
7894 | ||
bb8c093b | 7895 | if (!iwl4965_is_ready_rf(priv)) { |
b481de9c ZY |
7896 | IWL_DEBUG_MAC80211("leave - RF not ready\n"); |
7897 | return -EIO; | |
7898 | } | |
7899 | ||
7900 | if (queue >= AC_NUM) { | |
7901 | IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue); | |
7902 | return 0; | |
7903 | } | |
7904 | ||
b481de9c ZY |
7905 | if (!priv->qos_data.qos_enable) { |
7906 | priv->qos_data.qos_active = 0; | |
7907 | IWL_DEBUG_MAC80211("leave - qos not enabled\n"); | |
7908 | return 0; | |
7909 | } | |
7910 | q = AC_NUM - 1 - queue; | |
7911 | ||
7912 | spin_lock_irqsave(&priv->lock, flags); | |
7913 | ||
7914 | priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min); | |
7915 | priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max); | |
7916 | priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs; | |
7917 | priv->qos_data.def_qos_parm.ac[q].edca_txop = | |
3330d7be | 7918 | cpu_to_le16((params->txop * 32)); |
b481de9c ZY |
7919 | |
7920 | priv->qos_data.def_qos_parm.ac[q].reserved1 = 0; | |
7921 | priv->qos_data.qos_active = 1; | |
7922 | ||
7923 | spin_unlock_irqrestore(&priv->lock, flags); | |
7924 | ||
7925 | mutex_lock(&priv->mutex); | |
7926 | if (priv->iw_mode == IEEE80211_IF_TYPE_AP) | |
bb8c093b CH |
7927 | iwl4965_activate_qos(priv, 1); |
7928 | else if (priv->assoc_id && iwl4965_is_associated(priv)) | |
7929 | iwl4965_activate_qos(priv, 0); | |
b481de9c ZY |
7930 | |
7931 | mutex_unlock(&priv->mutex); | |
7932 | ||
b481de9c ZY |
7933 | IWL_DEBUG_MAC80211("leave\n"); |
7934 | return 0; | |
7935 | } | |
7936 | ||
bb8c093b | 7937 | static int iwl4965_mac_get_tx_stats(struct ieee80211_hw *hw, |
b481de9c ZY |
7938 | struct ieee80211_tx_queue_stats *stats) |
7939 | { | |
bb8c093b | 7940 | struct iwl4965_priv *priv = hw->priv; |
b481de9c | 7941 | int i, avail; |
bb8c093b CH |
7942 | struct iwl4965_tx_queue *txq; |
7943 | struct iwl4965_queue *q; | |
b481de9c ZY |
7944 | unsigned long flags; |
7945 | ||
7946 | IWL_DEBUG_MAC80211("enter\n"); | |
7947 | ||
bb8c093b | 7948 | if (!iwl4965_is_ready_rf(priv)) { |
b481de9c ZY |
7949 | IWL_DEBUG_MAC80211("leave - RF not ready\n"); |
7950 | return -EIO; | |
7951 | } | |
7952 | ||
7953 | spin_lock_irqsave(&priv->lock, flags); | |
7954 | ||
7955 | for (i = 0; i < AC_NUM; i++) { | |
7956 | txq = &priv->txq[i]; | |
7957 | q = &txq->q; | |
bb8c093b | 7958 | avail = iwl4965_queue_space(q); |
b481de9c ZY |
7959 | |
7960 | stats->data[i].len = q->n_window - avail; | |
7961 | stats->data[i].limit = q->n_window - q->high_mark; | |
7962 | stats->data[i].count = q->n_window; | |
7963 | ||
7964 | } | |
7965 | spin_unlock_irqrestore(&priv->lock, flags); | |
7966 | ||
7967 | IWL_DEBUG_MAC80211("leave\n"); | |
7968 | ||
7969 | return 0; | |
7970 | } | |
7971 | ||
bb8c093b | 7972 | static int iwl4965_mac_get_stats(struct ieee80211_hw *hw, |
b481de9c ZY |
7973 | struct ieee80211_low_level_stats *stats) |
7974 | { | |
7975 | IWL_DEBUG_MAC80211("enter\n"); | |
7976 | IWL_DEBUG_MAC80211("leave\n"); | |
7977 | ||
7978 | return 0; | |
7979 | } | |
7980 | ||
bb8c093b | 7981 | static u64 iwl4965_mac_get_tsf(struct ieee80211_hw *hw) |
b481de9c ZY |
7982 | { |
7983 | IWL_DEBUG_MAC80211("enter\n"); | |
7984 | IWL_DEBUG_MAC80211("leave\n"); | |
7985 | ||
7986 | return 0; | |
7987 | } | |
7988 | ||
bb8c093b | 7989 | static void iwl4965_mac_reset_tsf(struct ieee80211_hw *hw) |
b481de9c | 7990 | { |
bb8c093b | 7991 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
7992 | unsigned long flags; |
7993 | ||
7994 | mutex_lock(&priv->mutex); | |
7995 | IWL_DEBUG_MAC80211("enter\n"); | |
7996 | ||
7997 | priv->lq_mngr.lq_ready = 0; | |
c8b0e6e1 | 7998 | #ifdef CONFIG_IWL4965_HT |
b481de9c | 7999 | spin_lock_irqsave(&priv->lock, flags); |
fd105e79 | 8000 | memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info)); |
b481de9c | 8001 | spin_unlock_irqrestore(&priv->lock, flags); |
c8b0e6e1 | 8002 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c | 8003 | |
bb8c093b | 8004 | iwl4965_reset_qos(priv); |
b481de9c ZY |
8005 | |
8006 | cancel_delayed_work(&priv->post_associate); | |
8007 | ||
8008 | spin_lock_irqsave(&priv->lock, flags); | |
8009 | priv->assoc_id = 0; | |
8010 | priv->assoc_capability = 0; | |
8011 | priv->call_post_assoc_from_beacon = 0; | |
8012 | priv->assoc_station_added = 0; | |
8013 | ||
8014 | /* new association get rid of ibss beacon skb */ | |
8015 | if (priv->ibss_beacon) | |
8016 | dev_kfree_skb(priv->ibss_beacon); | |
8017 | ||
8018 | priv->ibss_beacon = NULL; | |
8019 | ||
8020 | priv->beacon_int = priv->hw->conf.beacon_int; | |
8021 | priv->timestamp1 = 0; | |
8022 | priv->timestamp0 = 0; | |
8023 | if ((priv->iw_mode == IEEE80211_IF_TYPE_STA)) | |
8024 | priv->beacon_int = 0; | |
8025 | ||
8026 | spin_unlock_irqrestore(&priv->lock, flags); | |
8027 | ||
fde3571f MA |
8028 | if (!iwl4965_is_ready_rf(priv)) { |
8029 | IWL_DEBUG_MAC80211("leave - not ready\n"); | |
8030 | mutex_unlock(&priv->mutex); | |
8031 | return; | |
8032 | } | |
8033 | ||
052c4b9f | 8034 | /* we are restarting association process |
8035 | * clear RXON_FILTER_ASSOC_MSK bit | |
8036 | */ | |
8037 | if (priv->iw_mode != IEEE80211_IF_TYPE_AP) { | |
bb8c093b | 8038 | iwl4965_scan_cancel_timeout(priv, 100); |
052c4b9f | 8039 | priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
bb8c093b | 8040 | iwl4965_commit_rxon(priv); |
052c4b9f | 8041 | } |
8042 | ||
b481de9c ZY |
8043 | /* Per mac80211.h: This is only used in IBSS mode... */ |
8044 | if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) { | |
052c4b9f | 8045 | |
b481de9c ZY |
8046 | IWL_DEBUG_MAC80211("leave - not in IBSS\n"); |
8047 | mutex_unlock(&priv->mutex); | |
8048 | return; | |
8049 | } | |
8050 | ||
b481de9c ZY |
8051 | priv->only_active_channel = 0; |
8052 | ||
bb8c093b | 8053 | iwl4965_set_rate(priv); |
b481de9c ZY |
8054 | |
8055 | mutex_unlock(&priv->mutex); | |
8056 | ||
8057 | IWL_DEBUG_MAC80211("leave\n"); | |
b481de9c ZY |
8058 | } |
8059 | ||
bb8c093b | 8060 | static int iwl4965_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb, |
b481de9c ZY |
8061 | struct ieee80211_tx_control *control) |
8062 | { | |
bb8c093b | 8063 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
8064 | unsigned long flags; |
8065 | ||
8066 | mutex_lock(&priv->mutex); | |
8067 | IWL_DEBUG_MAC80211("enter\n"); | |
8068 | ||
bb8c093b | 8069 | if (!iwl4965_is_ready_rf(priv)) { |
b481de9c ZY |
8070 | IWL_DEBUG_MAC80211("leave - RF not ready\n"); |
8071 | mutex_unlock(&priv->mutex); | |
8072 | return -EIO; | |
8073 | } | |
8074 | ||
8075 | if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) { | |
8076 | IWL_DEBUG_MAC80211("leave - not IBSS\n"); | |
8077 | mutex_unlock(&priv->mutex); | |
8078 | return -EIO; | |
8079 | } | |
8080 | ||
8081 | spin_lock_irqsave(&priv->lock, flags); | |
8082 | ||
8083 | if (priv->ibss_beacon) | |
8084 | dev_kfree_skb(priv->ibss_beacon); | |
8085 | ||
8086 | priv->ibss_beacon = skb; | |
8087 | ||
8088 | priv->assoc_id = 0; | |
8089 | ||
8090 | IWL_DEBUG_MAC80211("leave\n"); | |
8091 | spin_unlock_irqrestore(&priv->lock, flags); | |
8092 | ||
bb8c093b | 8093 | iwl4965_reset_qos(priv); |
b481de9c ZY |
8094 | |
8095 | queue_work(priv->workqueue, &priv->post_associate.work); | |
8096 | ||
8097 | mutex_unlock(&priv->mutex); | |
8098 | ||
8099 | return 0; | |
8100 | } | |
8101 | ||
c8b0e6e1 | 8102 | #ifdef CONFIG_IWL4965_HT |
b481de9c | 8103 | |
fd105e79 RR |
8104 | static void iwl4965_ht_info_fill(struct ieee80211_conf *conf, |
8105 | struct iwl4965_priv *priv) | |
b481de9c | 8106 | { |
fd105e79 RR |
8107 | struct iwl_ht_info *iwl_conf = &priv->current_ht_config; |
8108 | struct ieee80211_ht_info *ht_conf = &conf->ht_conf; | |
8109 | struct ieee80211_ht_bss_info *ht_bss_conf = &conf->ht_bss_conf; | |
b481de9c ZY |
8110 | |
8111 | IWL_DEBUG_MAC80211("enter: \n"); | |
8112 | ||
fd105e79 RR |
8113 | if (!(conf->flags & IEEE80211_CONF_SUPPORT_HT_MODE)) { |
8114 | iwl_conf->is_ht = 0; | |
8115 | return; | |
b481de9c ZY |
8116 | } |
8117 | ||
fd105e79 RR |
8118 | iwl_conf->is_ht = 1; |
8119 | priv->ps_mode = (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2); | |
8120 | ||
8121 | if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20) | |
8122 | iwl_conf->sgf |= 0x1; | |
8123 | if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40) | |
8124 | iwl_conf->sgf |= 0x2; | |
8125 | ||
8126 | iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD); | |
8127 | iwl_conf->max_amsdu_size = | |
8128 | !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU); | |
8129 | iwl_conf->supported_chan_width = | |
8130 | !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH); | |
8131 | iwl_conf->tx_mimo_ps_mode = | |
8132 | (u8)((ht_conf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2); | |
8133 | memcpy(iwl_conf->supp_mcs_set, ht_conf->supp_mcs_set, 16); | |
8134 | ||
8135 | iwl_conf->control_channel = ht_bss_conf->primary_channel; | |
8136 | iwl_conf->extension_chan_offset = | |
8137 | ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_SEC_OFFSET; | |
8138 | iwl_conf->tx_chan_width = | |
8139 | !!(ht_bss_conf->bss_cap & IEEE80211_HT_IE_CHA_WIDTH); | |
8140 | iwl_conf->ht_protection = | |
8141 | ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_HT_PROTECTION; | |
8142 | iwl_conf->non_GF_STA_present = | |
8143 | !!(ht_bss_conf->bss_op_mode & IEEE80211_HT_IE_NON_GF_STA_PRSNT); | |
8144 | ||
8145 | IWL_DEBUG_MAC80211("control channel %d\n", | |
8146 | iwl_conf->control_channel); | |
b481de9c | 8147 | IWL_DEBUG_MAC80211("leave\n"); |
b481de9c ZY |
8148 | } |
8149 | ||
bb8c093b | 8150 | static int iwl4965_mac_conf_ht(struct ieee80211_hw *hw, |
fd105e79 | 8151 | struct ieee80211_conf *conf) |
b481de9c | 8152 | { |
bb8c093b | 8153 | struct iwl4965_priv *priv = hw->priv; |
b481de9c ZY |
8154 | |
8155 | IWL_DEBUG_MAC80211("enter: \n"); | |
8156 | ||
fd105e79 | 8157 | iwl4965_ht_info_fill(conf, priv); |
b481de9c ZY |
8158 | iwl4965_set_rxon_chain(priv); |
8159 | ||
8160 | if (priv && priv->assoc_id && | |
8161 | (priv->iw_mode == IEEE80211_IF_TYPE_STA)) { | |
8162 | unsigned long flags; | |
8163 | ||
8164 | spin_lock_irqsave(&priv->lock, flags); | |
8165 | if (priv->beacon_int) | |
8166 | queue_work(priv->workqueue, &priv->post_associate.work); | |
8167 | else | |
8168 | priv->call_post_assoc_from_beacon = 1; | |
8169 | spin_unlock_irqrestore(&priv->lock, flags); | |
8170 | } | |
8171 | ||
fd105e79 RR |
8172 | IWL_DEBUG_MAC80211("leave:\n"); |
8173 | return 0; | |
b481de9c ZY |
8174 | } |
8175 | ||
c8b0e6e1 | 8176 | #endif /*CONFIG_IWL4965_HT*/ |
b481de9c ZY |
8177 | |
8178 | /***************************************************************************** | |
8179 | * | |
8180 | * sysfs attributes | |
8181 | * | |
8182 | *****************************************************************************/ | |
8183 | ||
c8b0e6e1 | 8184 | #ifdef CONFIG_IWL4965_DEBUG |
b481de9c ZY |
8185 | |
8186 | /* | |
8187 | * The following adds a new attribute to the sysfs representation | |
8188 | * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/) | |
8189 | * used for controlling the debug level. | |
8190 | * | |
8191 | * See the level definitions in iwl for details. | |
8192 | */ | |
8193 | ||
8194 | static ssize_t show_debug_level(struct device_driver *d, char *buf) | |
8195 | { | |
bb8c093b | 8196 | return sprintf(buf, "0x%08X\n", iwl4965_debug_level); |
b481de9c ZY |
8197 | } |
8198 | static ssize_t store_debug_level(struct device_driver *d, | |
8199 | const char *buf, size_t count) | |
8200 | { | |
8201 | char *p = (char *)buf; | |
8202 | u32 val; | |
8203 | ||
8204 | val = simple_strtoul(p, &p, 0); | |
8205 | if (p == buf) | |
8206 | printk(KERN_INFO DRV_NAME | |
8207 | ": %s is not in hex or decimal form.\n", buf); | |
8208 | else | |
bb8c093b | 8209 | iwl4965_debug_level = val; |
b481de9c ZY |
8210 | |
8211 | return strnlen(buf, count); | |
8212 | } | |
8213 | ||
8214 | static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO, | |
8215 | show_debug_level, store_debug_level); | |
8216 | ||
c8b0e6e1 | 8217 | #endif /* CONFIG_IWL4965_DEBUG */ |
b481de9c ZY |
8218 | |
8219 | static ssize_t show_rf_kill(struct device *d, | |
8220 | struct device_attribute *attr, char *buf) | |
8221 | { | |
8222 | /* | |
8223 | * 0 - RF kill not enabled | |
8224 | * 1 - SW based RF kill active (sysfs) | |
8225 | * 2 - HW based RF kill active | |
8226 | * 3 - Both HW and SW based RF kill active | |
8227 | */ | |
bb8c093b | 8228 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8229 | int val = (test_bit(STATUS_RF_KILL_SW, &priv->status) ? 0x1 : 0x0) | |
8230 | (test_bit(STATUS_RF_KILL_HW, &priv->status) ? 0x2 : 0x0); | |
8231 | ||
8232 | return sprintf(buf, "%i\n", val); | |
8233 | } | |
8234 | ||
8235 | static ssize_t store_rf_kill(struct device *d, | |
8236 | struct device_attribute *attr, | |
8237 | const char *buf, size_t count) | |
8238 | { | |
bb8c093b | 8239 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8240 | |
8241 | mutex_lock(&priv->mutex); | |
bb8c093b | 8242 | iwl4965_radio_kill_sw(priv, buf[0] == '1'); |
b481de9c ZY |
8243 | mutex_unlock(&priv->mutex); |
8244 | ||
8245 | return count; | |
8246 | } | |
8247 | ||
8248 | static DEVICE_ATTR(rf_kill, S_IWUSR | S_IRUGO, show_rf_kill, store_rf_kill); | |
8249 | ||
8250 | static ssize_t show_temperature(struct device *d, | |
8251 | struct device_attribute *attr, char *buf) | |
8252 | { | |
bb8c093b | 8253 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c | 8254 | |
bb8c093b | 8255 | if (!iwl4965_is_alive(priv)) |
b481de9c ZY |
8256 | return -EAGAIN; |
8257 | ||
bb8c093b | 8258 | return sprintf(buf, "%d\n", iwl4965_hw_get_temperature(priv)); |
b481de9c ZY |
8259 | } |
8260 | ||
8261 | static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL); | |
8262 | ||
8263 | static ssize_t show_rs_window(struct device *d, | |
8264 | struct device_attribute *attr, | |
8265 | char *buf) | |
8266 | { | |
bb8c093b CH |
8267 | struct iwl4965_priv *priv = d->driver_data; |
8268 | return iwl4965_fill_rs_info(priv->hw, buf, IWL_AP_ID); | |
b481de9c ZY |
8269 | } |
8270 | static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL); | |
8271 | ||
8272 | static ssize_t show_tx_power(struct device *d, | |
8273 | struct device_attribute *attr, char *buf) | |
8274 | { | |
bb8c093b | 8275 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8276 | return sprintf(buf, "%d\n", priv->user_txpower_limit); |
8277 | } | |
8278 | ||
8279 | static ssize_t store_tx_power(struct device *d, | |
8280 | struct device_attribute *attr, | |
8281 | const char *buf, size_t count) | |
8282 | { | |
bb8c093b | 8283 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8284 | char *p = (char *)buf; |
8285 | u32 val; | |
8286 | ||
8287 | val = simple_strtoul(p, &p, 10); | |
8288 | if (p == buf) | |
8289 | printk(KERN_INFO DRV_NAME | |
8290 | ": %s is not in decimal form.\n", buf); | |
8291 | else | |
bb8c093b | 8292 | iwl4965_hw_reg_set_txpower(priv, val); |
b481de9c ZY |
8293 | |
8294 | return count; | |
8295 | } | |
8296 | ||
8297 | static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power); | |
8298 | ||
8299 | static ssize_t show_flags(struct device *d, | |
8300 | struct device_attribute *attr, char *buf) | |
8301 | { | |
bb8c093b | 8302 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8303 | |
8304 | return sprintf(buf, "0x%04X\n", priv->active_rxon.flags); | |
8305 | } | |
8306 | ||
8307 | static ssize_t store_flags(struct device *d, | |
8308 | struct device_attribute *attr, | |
8309 | const char *buf, size_t count) | |
8310 | { | |
bb8c093b | 8311 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8312 | u32 flags = simple_strtoul(buf, NULL, 0); |
8313 | ||
8314 | mutex_lock(&priv->mutex); | |
8315 | if (le32_to_cpu(priv->staging_rxon.flags) != flags) { | |
8316 | /* Cancel any currently running scans... */ | |
bb8c093b | 8317 | if (iwl4965_scan_cancel_timeout(priv, 100)) |
b481de9c ZY |
8318 | IWL_WARNING("Could not cancel scan.\n"); |
8319 | else { | |
8320 | IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n", | |
8321 | flags); | |
8322 | priv->staging_rxon.flags = cpu_to_le32(flags); | |
bb8c093b | 8323 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
8324 | } |
8325 | } | |
8326 | mutex_unlock(&priv->mutex); | |
8327 | ||
8328 | return count; | |
8329 | } | |
8330 | ||
8331 | static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags); | |
8332 | ||
8333 | static ssize_t show_filter_flags(struct device *d, | |
8334 | struct device_attribute *attr, char *buf) | |
8335 | { | |
bb8c093b | 8336 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8337 | |
8338 | return sprintf(buf, "0x%04X\n", | |
8339 | le32_to_cpu(priv->active_rxon.filter_flags)); | |
8340 | } | |
8341 | ||
8342 | static ssize_t store_filter_flags(struct device *d, | |
8343 | struct device_attribute *attr, | |
8344 | const char *buf, size_t count) | |
8345 | { | |
bb8c093b | 8346 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
b481de9c ZY |
8347 | u32 filter_flags = simple_strtoul(buf, NULL, 0); |
8348 | ||
8349 | mutex_lock(&priv->mutex); | |
8350 | if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) { | |
8351 | /* Cancel any currently running scans... */ | |
bb8c093b | 8352 | if (iwl4965_scan_cancel_timeout(priv, 100)) |
b481de9c ZY |
8353 | IWL_WARNING("Could not cancel scan.\n"); |
8354 | else { | |
8355 | IWL_DEBUG_INFO("Committing rxon.filter_flags = " | |
8356 | "0x%04X\n", filter_flags); | |
8357 | priv->staging_rxon.filter_flags = | |
8358 | cpu_to_le32(filter_flags); | |
bb8c093b | 8359 | iwl4965_commit_rxon(priv); |
b481de9c ZY |
8360 | } |
8361 | } | |
8362 | mutex_unlock(&priv->mutex); | |
8363 | ||
8364 | return count; | |
8365 | } | |
8366 | ||
8367 | static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags, | |
8368 | store_filter_flags); | |
8369 | ||
c8b0e6e1 | 8370 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
b481de9c ZY |
8371 | |
8372 | static ssize_t show_measurement(struct device *d, | |
8373 | struct device_attribute *attr, char *buf) | |
8374 | { | |
bb8c093b CH |
8375 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
8376 | struct iwl4965_spectrum_notification measure_report; | |
b481de9c ZY |
8377 | u32 size = sizeof(measure_report), len = 0, ofs = 0; |
8378 | u8 *data = (u8 *) & measure_report; | |
8379 | unsigned long flags; | |
8380 | ||
8381 | spin_lock_irqsave(&priv->lock, flags); | |
8382 | if (!(priv->measurement_status & MEASUREMENT_READY)) { | |
8383 | spin_unlock_irqrestore(&priv->lock, flags); | |
8384 | return 0; | |
8385 | } | |
8386 | memcpy(&measure_report, &priv->measure_report, size); | |
8387 | priv->measurement_status = 0; | |
8388 | spin_unlock_irqrestore(&priv->lock, flags); | |
8389 | ||
8390 | while (size && (PAGE_SIZE - len)) { | |
8391 | hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len, | |
8392 | PAGE_SIZE - len, 1); | |
8393 | len = strlen(buf); | |
8394 | if (PAGE_SIZE - len) | |
8395 | buf[len++] = '\n'; | |
8396 | ||
8397 | ofs += 16; | |
8398 | size -= min(size, 16U); | |
8399 | } | |
8400 | ||
8401 | return len; | |
8402 | } | |
8403 | ||
8404 | static ssize_t store_measurement(struct device *d, | |
8405 | struct device_attribute *attr, | |
8406 | const char *buf, size_t count) | |
8407 | { | |
bb8c093b | 8408 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8409 | struct ieee80211_measurement_params params = { |
8410 | .channel = le16_to_cpu(priv->active_rxon.channel), | |
8411 | .start_time = cpu_to_le64(priv->last_tsf), | |
8412 | .duration = cpu_to_le16(1), | |
8413 | }; | |
8414 | u8 type = IWL_MEASURE_BASIC; | |
8415 | u8 buffer[32]; | |
8416 | u8 channel; | |
8417 | ||
8418 | if (count) { | |
8419 | char *p = buffer; | |
8420 | strncpy(buffer, buf, min(sizeof(buffer), count)); | |
8421 | channel = simple_strtoul(p, NULL, 0); | |
8422 | if (channel) | |
8423 | params.channel = channel; | |
8424 | ||
8425 | p = buffer; | |
8426 | while (*p && *p != ' ') | |
8427 | p++; | |
8428 | if (*p) | |
8429 | type = simple_strtoul(p + 1, NULL, 0); | |
8430 | } | |
8431 | ||
8432 | IWL_DEBUG_INFO("Invoking measurement of type %d on " | |
8433 | "channel %d (for '%s')\n", type, params.channel, buf); | |
bb8c093b | 8434 | iwl4965_get_measurement(priv, ¶ms, type); |
b481de9c ZY |
8435 | |
8436 | return count; | |
8437 | } | |
8438 | ||
8439 | static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR, | |
8440 | show_measurement, store_measurement); | |
c8b0e6e1 | 8441 | #endif /* CONFIG_IWL4965_SPECTRUM_MEASUREMENT */ |
b481de9c ZY |
8442 | |
8443 | static ssize_t store_retry_rate(struct device *d, | |
8444 | struct device_attribute *attr, | |
8445 | const char *buf, size_t count) | |
8446 | { | |
bb8c093b | 8447 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8448 | |
8449 | priv->retry_rate = simple_strtoul(buf, NULL, 0); | |
8450 | if (priv->retry_rate <= 0) | |
8451 | priv->retry_rate = 1; | |
8452 | ||
8453 | return count; | |
8454 | } | |
8455 | ||
8456 | static ssize_t show_retry_rate(struct device *d, | |
8457 | struct device_attribute *attr, char *buf) | |
8458 | { | |
bb8c093b | 8459 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8460 | return sprintf(buf, "%d", priv->retry_rate); |
8461 | } | |
8462 | ||
8463 | static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate, | |
8464 | store_retry_rate); | |
8465 | ||
8466 | static ssize_t store_power_level(struct device *d, | |
8467 | struct device_attribute *attr, | |
8468 | const char *buf, size_t count) | |
8469 | { | |
bb8c093b | 8470 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8471 | int rc; |
8472 | int mode; | |
8473 | ||
8474 | mode = simple_strtoul(buf, NULL, 0); | |
8475 | mutex_lock(&priv->mutex); | |
8476 | ||
bb8c093b | 8477 | if (!iwl4965_is_ready(priv)) { |
b481de9c ZY |
8478 | rc = -EAGAIN; |
8479 | goto out; | |
8480 | } | |
8481 | ||
8482 | if ((mode < 1) || (mode > IWL_POWER_LIMIT) || (mode == IWL_POWER_AC)) | |
8483 | mode = IWL_POWER_AC; | |
8484 | else | |
8485 | mode |= IWL_POWER_ENABLED; | |
8486 | ||
8487 | if (mode != priv->power_mode) { | |
bb8c093b | 8488 | rc = iwl4965_send_power_mode(priv, IWL_POWER_LEVEL(mode)); |
b481de9c ZY |
8489 | if (rc) { |
8490 | IWL_DEBUG_MAC80211("failed setting power mode.\n"); | |
8491 | goto out; | |
8492 | } | |
8493 | priv->power_mode = mode; | |
8494 | } | |
8495 | ||
8496 | rc = count; | |
8497 | ||
8498 | out: | |
8499 | mutex_unlock(&priv->mutex); | |
8500 | return rc; | |
8501 | } | |
8502 | ||
8503 | #define MAX_WX_STRING 80 | |
8504 | ||
8505 | /* Values are in microsecond */ | |
8506 | static const s32 timeout_duration[] = { | |
8507 | 350000, | |
8508 | 250000, | |
8509 | 75000, | |
8510 | 37000, | |
8511 | 25000, | |
8512 | }; | |
8513 | static const s32 period_duration[] = { | |
8514 | 400000, | |
8515 | 700000, | |
8516 | 1000000, | |
8517 | 1000000, | |
8518 | 1000000 | |
8519 | }; | |
8520 | ||
8521 | static ssize_t show_power_level(struct device *d, | |
8522 | struct device_attribute *attr, char *buf) | |
8523 | { | |
bb8c093b | 8524 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8525 | int level = IWL_POWER_LEVEL(priv->power_mode); |
8526 | char *p = buf; | |
8527 | ||
8528 | p += sprintf(p, "%d ", level); | |
8529 | switch (level) { | |
8530 | case IWL_POWER_MODE_CAM: | |
8531 | case IWL_POWER_AC: | |
8532 | p += sprintf(p, "(AC)"); | |
8533 | break; | |
8534 | case IWL_POWER_BATTERY: | |
8535 | p += sprintf(p, "(BATTERY)"); | |
8536 | break; | |
8537 | default: | |
8538 | p += sprintf(p, | |
8539 | "(Timeout %dms, Period %dms)", | |
8540 | timeout_duration[level - 1] / 1000, | |
8541 | period_duration[level - 1] / 1000); | |
8542 | } | |
8543 | ||
8544 | if (!(priv->power_mode & IWL_POWER_ENABLED)) | |
8545 | p += sprintf(p, " OFF\n"); | |
8546 | else | |
8547 | p += sprintf(p, " \n"); | |
8548 | ||
8549 | return (p - buf + 1); | |
8550 | ||
8551 | } | |
8552 | ||
8553 | static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level, | |
8554 | store_power_level); | |
8555 | ||
8556 | static ssize_t show_channels(struct device *d, | |
8557 | struct device_attribute *attr, char *buf) | |
8558 | { | |
8318d78a JB |
8559 | /* all this shit doesn't belong into sysfs anyway */ |
8560 | return 0; | |
b481de9c ZY |
8561 | } |
8562 | ||
8563 | static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL); | |
8564 | ||
8565 | static ssize_t show_statistics(struct device *d, | |
8566 | struct device_attribute *attr, char *buf) | |
8567 | { | |
bb8c093b CH |
8568 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
8569 | u32 size = sizeof(struct iwl4965_notif_statistics); | |
b481de9c ZY |
8570 | u32 len = 0, ofs = 0; |
8571 | u8 *data = (u8 *) & priv->statistics; | |
8572 | int rc = 0; | |
8573 | ||
bb8c093b | 8574 | if (!iwl4965_is_alive(priv)) |
b481de9c ZY |
8575 | return -EAGAIN; |
8576 | ||
8577 | mutex_lock(&priv->mutex); | |
bb8c093b | 8578 | rc = iwl4965_send_statistics_request(priv); |
b481de9c ZY |
8579 | mutex_unlock(&priv->mutex); |
8580 | ||
8581 | if (rc) { | |
8582 | len = sprintf(buf, | |
8583 | "Error sending statistics request: 0x%08X\n", rc); | |
8584 | return len; | |
8585 | } | |
8586 | ||
8587 | while (size && (PAGE_SIZE - len)) { | |
8588 | hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len, | |
8589 | PAGE_SIZE - len, 1); | |
8590 | len = strlen(buf); | |
8591 | if (PAGE_SIZE - len) | |
8592 | buf[len++] = '\n'; | |
8593 | ||
8594 | ofs += 16; | |
8595 | size -= min(size, 16U); | |
8596 | } | |
8597 | ||
8598 | return len; | |
8599 | } | |
8600 | ||
8601 | static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL); | |
8602 | ||
8603 | static ssize_t show_antenna(struct device *d, | |
8604 | struct device_attribute *attr, char *buf) | |
8605 | { | |
bb8c093b | 8606 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c | 8607 | |
bb8c093b | 8608 | if (!iwl4965_is_alive(priv)) |
b481de9c ZY |
8609 | return -EAGAIN; |
8610 | ||
8611 | return sprintf(buf, "%d\n", priv->antenna); | |
8612 | } | |
8613 | ||
8614 | static ssize_t store_antenna(struct device *d, | |
8615 | struct device_attribute *attr, | |
8616 | const char *buf, size_t count) | |
8617 | { | |
8618 | int ant; | |
bb8c093b | 8619 | struct iwl4965_priv *priv = dev_get_drvdata(d); |
b481de9c ZY |
8620 | |
8621 | if (count == 0) | |
8622 | return 0; | |
8623 | ||
8624 | if (sscanf(buf, "%1i", &ant) != 1) { | |
8625 | IWL_DEBUG_INFO("not in hex or decimal form.\n"); | |
8626 | return count; | |
8627 | } | |
8628 | ||
8629 | if ((ant >= 0) && (ant <= 2)) { | |
8630 | IWL_DEBUG_INFO("Setting antenna select to %d.\n", ant); | |
bb8c093b | 8631 | priv->antenna = (enum iwl4965_antenna)ant; |
b481de9c ZY |
8632 | } else |
8633 | IWL_DEBUG_INFO("Bad antenna select value %d.\n", ant); | |
8634 | ||
8635 | ||
8636 | return count; | |
8637 | } | |
8638 | ||
8639 | static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna); | |
8640 | ||
8641 | static ssize_t show_status(struct device *d, | |
8642 | struct device_attribute *attr, char *buf) | |
8643 | { | |
bb8c093b CH |
8644 | struct iwl4965_priv *priv = (struct iwl4965_priv *)d->driver_data; |
8645 | if (!iwl4965_is_alive(priv)) | |
b481de9c ZY |
8646 | return -EAGAIN; |
8647 | return sprintf(buf, "0x%08x\n", (int)priv->status); | |
8648 | } | |
8649 | ||
8650 | static DEVICE_ATTR(status, S_IRUGO, show_status, NULL); | |
8651 | ||
8652 | static ssize_t dump_error_log(struct device *d, | |
8653 | struct device_attribute *attr, | |
8654 | const char *buf, size_t count) | |
8655 | { | |
8656 | char *p = (char *)buf; | |
8657 | ||
8658 | if (p[0] == '1') | |
bb8c093b | 8659 | iwl4965_dump_nic_error_log((struct iwl4965_priv *)d->driver_data); |
b481de9c ZY |
8660 | |
8661 | return strnlen(buf, count); | |
8662 | } | |
8663 | ||
8664 | static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log); | |
8665 | ||
8666 | static ssize_t dump_event_log(struct device *d, | |
8667 | struct device_attribute *attr, | |
8668 | const char *buf, size_t count) | |
8669 | { | |
8670 | char *p = (char *)buf; | |
8671 | ||
8672 | if (p[0] == '1') | |
bb8c093b | 8673 | iwl4965_dump_nic_event_log((struct iwl4965_priv *)d->driver_data); |
b481de9c ZY |
8674 | |
8675 | return strnlen(buf, count); | |
8676 | } | |
8677 | ||
8678 | static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log); | |
8679 | ||
8680 | /***************************************************************************** | |
8681 | * | |
8682 | * driver setup and teardown | |
8683 | * | |
8684 | *****************************************************************************/ | |
8685 | ||
bb8c093b | 8686 | static void iwl4965_setup_deferred_work(struct iwl4965_priv *priv) |
b481de9c ZY |
8687 | { |
8688 | priv->workqueue = create_workqueue(DRV_NAME); | |
8689 | ||
8690 | init_waitqueue_head(&priv->wait_command_queue); | |
8691 | ||
bb8c093b CH |
8692 | INIT_WORK(&priv->up, iwl4965_bg_up); |
8693 | INIT_WORK(&priv->restart, iwl4965_bg_restart); | |
8694 | INIT_WORK(&priv->rx_replenish, iwl4965_bg_rx_replenish); | |
8695 | INIT_WORK(&priv->scan_completed, iwl4965_bg_scan_completed); | |
8696 | INIT_WORK(&priv->request_scan, iwl4965_bg_request_scan); | |
8697 | INIT_WORK(&priv->abort_scan, iwl4965_bg_abort_scan); | |
8698 | INIT_WORK(&priv->rf_kill, iwl4965_bg_rf_kill); | |
8699 | INIT_WORK(&priv->beacon_update, iwl4965_bg_beacon_update); | |
8700 | INIT_DELAYED_WORK(&priv->post_associate, iwl4965_bg_post_associate); | |
8701 | INIT_DELAYED_WORK(&priv->init_alive_start, iwl4965_bg_init_alive_start); | |
8702 | INIT_DELAYED_WORK(&priv->alive_start, iwl4965_bg_alive_start); | |
8703 | INIT_DELAYED_WORK(&priv->scan_check, iwl4965_bg_scan_check); | |
8704 | ||
8705 | iwl4965_hw_setup_deferred_work(priv); | |
b481de9c ZY |
8706 | |
8707 | tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long)) | |
bb8c093b | 8708 | iwl4965_irq_tasklet, (unsigned long)priv); |
b481de9c ZY |
8709 | } |
8710 | ||
bb8c093b | 8711 | static void iwl4965_cancel_deferred_work(struct iwl4965_priv *priv) |
b481de9c | 8712 | { |
bb8c093b | 8713 | iwl4965_hw_cancel_deferred_work(priv); |
b481de9c | 8714 | |
3ae6a054 | 8715 | cancel_delayed_work_sync(&priv->init_alive_start); |
b481de9c ZY |
8716 | cancel_delayed_work(&priv->scan_check); |
8717 | cancel_delayed_work(&priv->alive_start); | |
8718 | cancel_delayed_work(&priv->post_associate); | |
8719 | cancel_work_sync(&priv->beacon_update); | |
8720 | } | |
8721 | ||
bb8c093b | 8722 | static struct attribute *iwl4965_sysfs_entries[] = { |
b481de9c ZY |
8723 | &dev_attr_antenna.attr, |
8724 | &dev_attr_channels.attr, | |
8725 | &dev_attr_dump_errors.attr, | |
8726 | &dev_attr_dump_events.attr, | |
8727 | &dev_attr_flags.attr, | |
8728 | &dev_attr_filter_flags.attr, | |
c8b0e6e1 | 8729 | #ifdef CONFIG_IWL4965_SPECTRUM_MEASUREMENT |
b481de9c ZY |
8730 | &dev_attr_measurement.attr, |
8731 | #endif | |
8732 | &dev_attr_power_level.attr, | |
8733 | &dev_attr_retry_rate.attr, | |
8734 | &dev_attr_rf_kill.attr, | |
8735 | &dev_attr_rs_window.attr, | |
8736 | &dev_attr_statistics.attr, | |
8737 | &dev_attr_status.attr, | |
8738 | &dev_attr_temperature.attr, | |
b481de9c ZY |
8739 | &dev_attr_tx_power.attr, |
8740 | ||
8741 | NULL | |
8742 | }; | |
8743 | ||
bb8c093b | 8744 | static struct attribute_group iwl4965_attribute_group = { |
b481de9c | 8745 | .name = NULL, /* put in device directory */ |
bb8c093b | 8746 | .attrs = iwl4965_sysfs_entries, |
b481de9c ZY |
8747 | }; |
8748 | ||
bb8c093b CH |
8749 | static struct ieee80211_ops iwl4965_hw_ops = { |
8750 | .tx = iwl4965_mac_tx, | |
8751 | .start = iwl4965_mac_start, | |
8752 | .stop = iwl4965_mac_stop, | |
8753 | .add_interface = iwl4965_mac_add_interface, | |
8754 | .remove_interface = iwl4965_mac_remove_interface, | |
8755 | .config = iwl4965_mac_config, | |
8756 | .config_interface = iwl4965_mac_config_interface, | |
8757 | .configure_filter = iwl4965_configure_filter, | |
8758 | .set_key = iwl4965_mac_set_key, | |
8759 | .get_stats = iwl4965_mac_get_stats, | |
8760 | .get_tx_stats = iwl4965_mac_get_tx_stats, | |
8761 | .conf_tx = iwl4965_mac_conf_tx, | |
8762 | .get_tsf = iwl4965_mac_get_tsf, | |
8763 | .reset_tsf = iwl4965_mac_reset_tsf, | |
8764 | .beacon_update = iwl4965_mac_beacon_update, | |
471b3efd | 8765 | .bss_info_changed = iwl4965_bss_info_changed, |
c8b0e6e1 | 8766 | #ifdef CONFIG_IWL4965_HT |
bb8c093b | 8767 | .conf_ht = iwl4965_mac_conf_ht, |
9ab46173 | 8768 | .ampdu_action = iwl4965_mac_ampdu_action, |
c8b0e6e1 | 8769 | #endif /* CONFIG_IWL4965_HT */ |
bb8c093b | 8770 | .hw_scan = iwl4965_mac_hw_scan |
b481de9c ZY |
8771 | }; |
8772 | ||
bb8c093b | 8773 | static int iwl4965_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
b481de9c ZY |
8774 | { |
8775 | int err = 0; | |
bb8c093b | 8776 | struct iwl4965_priv *priv; |
b481de9c ZY |
8777 | struct ieee80211_hw *hw; |
8778 | int i; | |
5a66926a | 8779 | DECLARE_MAC_BUF(mac); |
b481de9c | 8780 | |
6440adb5 BC |
8781 | /* Disabling hardware scan means that mac80211 will perform scans |
8782 | * "the hard way", rather than using device's scan. */ | |
bb8c093b | 8783 | if (iwl4965_param_disable_hw_scan) { |
b481de9c | 8784 | IWL_DEBUG_INFO("Disabling hw_scan\n"); |
bb8c093b | 8785 | iwl4965_hw_ops.hw_scan = NULL; |
b481de9c ZY |
8786 | } |
8787 | ||
bb8c093b CH |
8788 | if ((iwl4965_param_queues_num > IWL_MAX_NUM_QUEUES) || |
8789 | (iwl4965_param_queues_num < IWL_MIN_NUM_QUEUES)) { | |
b481de9c ZY |
8790 | IWL_ERROR("invalid queues_num, should be between %d and %d\n", |
8791 | IWL_MIN_NUM_QUEUES, IWL_MAX_NUM_QUEUES); | |
8792 | err = -EINVAL; | |
8793 | goto out; | |
8794 | } | |
8795 | ||
8796 | /* mac80211 allocates memory for this device instance, including | |
8797 | * space for this driver's private structure */ | |
bb8c093b | 8798 | hw = ieee80211_alloc_hw(sizeof(struct iwl4965_priv), &iwl4965_hw_ops); |
b481de9c ZY |
8799 | if (hw == NULL) { |
8800 | IWL_ERROR("Can not allocate network device\n"); | |
8801 | err = -ENOMEM; | |
8802 | goto out; | |
8803 | } | |
8804 | SET_IEEE80211_DEV(hw, &pdev->dev); | |
8805 | ||
f51359a8 JB |
8806 | hw->rate_control_algorithm = "iwl-4965-rs"; |
8807 | ||
b481de9c ZY |
8808 | IWL_DEBUG_INFO("*** LOAD DRIVER ***\n"); |
8809 | priv = hw->priv; | |
8810 | priv->hw = hw; | |
8811 | ||
8812 | priv->pci_dev = pdev; | |
bb8c093b | 8813 | priv->antenna = (enum iwl4965_antenna)iwl4965_param_antenna; |
c8b0e6e1 | 8814 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 8815 | iwl4965_debug_level = iwl4965_param_debug; |
b481de9c ZY |
8816 | atomic_set(&priv->restrict_refcnt, 0); |
8817 | #endif | |
8818 | priv->retry_rate = 1; | |
8819 | ||
8820 | priv->ibss_beacon = NULL; | |
8821 | ||
8822 | /* Tell mac80211 and its clients (e.g. Wireless Extensions) | |
8823 | * the range of signal quality values that we'll provide. | |
8824 | * Negative values for level/noise indicate that we'll provide dBm. | |
8825 | * For WE, at least, non-0 values here *enable* display of values | |
8826 | * in app (iwconfig). */ | |
8827 | hw->max_rssi = -20; /* signal level, negative indicates dBm */ | |
8828 | hw->max_noise = -20; /* noise level, negative indicates dBm */ | |
8829 | hw->max_signal = 100; /* link quality indication (%) */ | |
8830 | ||
8831 | /* Tell mac80211 our Tx characteristics */ | |
8832 | hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE; | |
8833 | ||
6440adb5 | 8834 | /* Default value; 4 EDCA QOS priorities */ |
b481de9c | 8835 | hw->queues = 4; |
c8b0e6e1 | 8836 | #ifdef CONFIG_IWL4965_HT |
6440adb5 | 8837 | /* Enhanced value; more queues, to support 11n aggregation */ |
b481de9c | 8838 | hw->queues = 16; |
c8b0e6e1 | 8839 | #endif /* CONFIG_IWL4965_HT */ |
b481de9c ZY |
8840 | |
8841 | spin_lock_init(&priv->lock); | |
8842 | spin_lock_init(&priv->power_data.lock); | |
8843 | spin_lock_init(&priv->sta_lock); | |
8844 | spin_lock_init(&priv->hcmd_lock); | |
8845 | spin_lock_init(&priv->lq_mngr.lock); | |
8846 | ||
8847 | for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) | |
8848 | INIT_LIST_HEAD(&priv->ibss_mac_hash[i]); | |
8849 | ||
8850 | INIT_LIST_HEAD(&priv->free_frames); | |
8851 | ||
8852 | mutex_init(&priv->mutex); | |
8853 | if (pci_enable_device(pdev)) { | |
8854 | err = -ENODEV; | |
8855 | goto out_ieee80211_free_hw; | |
8856 | } | |
8857 | ||
8858 | pci_set_master(pdev); | |
8859 | ||
6440adb5 | 8860 | /* Clear the driver's (not device's) station table */ |
bb8c093b | 8861 | iwl4965_clear_stations_table(priv); |
b481de9c ZY |
8862 | |
8863 | priv->data_retry_limit = -1; | |
8864 | priv->ieee_channels = NULL; | |
8865 | priv->ieee_rates = NULL; | |
8318d78a | 8866 | priv->band = IEEE80211_BAND_2GHZ; |
b481de9c ZY |
8867 | |
8868 | err = pci_set_dma_mask(pdev, DMA_32BIT_MASK); | |
8869 | if (!err) | |
8870 | err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK); | |
8871 | if (err) { | |
8872 | printk(KERN_WARNING DRV_NAME ": No suitable DMA available.\n"); | |
8873 | goto out_pci_disable_device; | |
8874 | } | |
8875 | ||
8876 | pci_set_drvdata(pdev, priv); | |
8877 | err = pci_request_regions(pdev, DRV_NAME); | |
8878 | if (err) | |
8879 | goto out_pci_disable_device; | |
6440adb5 | 8880 | |
b481de9c ZY |
8881 | /* We disable the RETRY_TIMEOUT register (0x41) to keep |
8882 | * PCI Tx retries from interfering with C3 CPU state */ | |
8883 | pci_write_config_byte(pdev, 0x41, 0x00); | |
6440adb5 | 8884 | |
b481de9c ZY |
8885 | priv->hw_base = pci_iomap(pdev, 0, 0); |
8886 | if (!priv->hw_base) { | |
8887 | err = -ENODEV; | |
8888 | goto out_pci_release_regions; | |
8889 | } | |
8890 | ||
8891 | IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n", | |
8892 | (unsigned long long) pci_resource_len(pdev, 0)); | |
8893 | IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base); | |
8894 | ||
8895 | /* Initialize module parameter values here */ | |
8896 | ||
6440adb5 | 8897 | /* Disable radio (SW RF KILL) via parameter when loading driver */ |
bb8c093b | 8898 | if (iwl4965_param_disable) { |
b481de9c ZY |
8899 | set_bit(STATUS_RF_KILL_SW, &priv->status); |
8900 | IWL_DEBUG_INFO("Radio disabled.\n"); | |
8901 | } | |
8902 | ||
8903 | priv->iw_mode = IEEE80211_IF_TYPE_STA; | |
8904 | ||
8905 | priv->ps_mode = 0; | |
8906 | priv->use_ant_b_for_management_frame = 1; /* start with ant B */ | |
b481de9c ZY |
8907 | priv->valid_antenna = 0x7; /* assume all 3 connected */ |
8908 | priv->ps_mode = IWL_MIMO_PS_NONE; | |
b481de9c | 8909 | |
6440adb5 | 8910 | /* Choose which receivers/antennas to use */ |
b481de9c ZY |
8911 | iwl4965_set_rxon_chain(priv); |
8912 | ||
8913 | printk(KERN_INFO DRV_NAME | |
8914 | ": Detected Intel Wireless WiFi Link 4965AGN\n"); | |
8915 | ||
8916 | /* Device-specific setup */ | |
bb8c093b | 8917 | if (iwl4965_hw_set_hw_setting(priv)) { |
b481de9c | 8918 | IWL_ERROR("failed to set hw settings\n"); |
b481de9c ZY |
8919 | goto out_iounmap; |
8920 | } | |
8921 | ||
bb8c093b | 8922 | if (iwl4965_param_qos_enable) |
b481de9c ZY |
8923 | priv->qos_data.qos_enable = 1; |
8924 | ||
bb8c093b | 8925 | iwl4965_reset_qos(priv); |
b481de9c ZY |
8926 | |
8927 | priv->qos_data.qos_active = 0; | |
8928 | priv->qos_data.qos_cap.val = 0; | |
b481de9c | 8929 | |
8318d78a | 8930 | iwl4965_set_rxon_channel(priv, IEEE80211_BAND_2GHZ, 6); |
bb8c093b CH |
8931 | iwl4965_setup_deferred_work(priv); |
8932 | iwl4965_setup_rx_handlers(priv); | |
b481de9c ZY |
8933 | |
8934 | priv->rates_mask = IWL_RATES_MASK; | |
8935 | /* If power management is turned on, default to AC mode */ | |
8936 | priv->power_mode = IWL_POWER_AC; | |
8937 | priv->user_txpower_limit = IWL_DEFAULT_TX_POWER; | |
8938 | ||
bb8c093b | 8939 | iwl4965_disable_interrupts(priv); |
49df2b33 | 8940 | |
bb8c093b | 8941 | err = sysfs_create_group(&pdev->dev.kobj, &iwl4965_attribute_group); |
b481de9c ZY |
8942 | if (err) { |
8943 | IWL_ERROR("failed to create sysfs device attributes\n"); | |
b481de9c ZY |
8944 | goto out_release_irq; |
8945 | } | |
8946 | ||
5a66926a ZY |
8947 | /* nic init */ |
8948 | iwl4965_set_bit(priv, CSR_GIO_CHICKEN_BITS, | |
8949 | CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER); | |
8950 | ||
8951 | iwl4965_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
8952 | err = iwl4965_poll_bit(priv, CSR_GP_CNTRL, | |
8953 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, | |
8954 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000); | |
8955 | if (err < 0) { | |
8956 | IWL_DEBUG_INFO("Failed to init the card\n"); | |
8957 | goto out_remove_sysfs; | |
8958 | } | |
8959 | /* Read the EEPROM */ | |
8960 | err = iwl4965_eeprom_init(priv); | |
b481de9c | 8961 | if (err) { |
5a66926a ZY |
8962 | IWL_ERROR("Unable to init EEPROM\n"); |
8963 | goto out_remove_sysfs; | |
b481de9c | 8964 | } |
5a66926a ZY |
8965 | /* MAC Address location in EEPROM same for 3945/4965 */ |
8966 | get_eeprom_mac(priv, priv->mac_addr); | |
8967 | IWL_DEBUG_INFO("MAC address: %s\n", print_mac(mac, priv->mac_addr)); | |
8968 | SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr); | |
b481de9c | 8969 | |
849e0dce RC |
8970 | err = iwl4965_init_channel_map(priv); |
8971 | if (err) { | |
8972 | IWL_ERROR("initializing regulatory failed: %d\n", err); | |
8973 | goto out_remove_sysfs; | |
8974 | } | |
8975 | ||
8976 | err = iwl4965_init_geos(priv); | |
8977 | if (err) { | |
8978 | IWL_ERROR("initializing geos failed: %d\n", err); | |
8979 | goto out_free_channel_map; | |
8980 | } | |
849e0dce | 8981 | |
5a66926a ZY |
8982 | iwl4965_rate_control_register(priv->hw); |
8983 | err = ieee80211_register_hw(priv->hw); | |
8984 | if (err) { | |
8985 | IWL_ERROR("Failed to register network device (error %d)\n", err); | |
849e0dce | 8986 | goto out_free_geos; |
5a66926a | 8987 | } |
b481de9c | 8988 | |
5a66926a ZY |
8989 | priv->hw->conf.beacon_int = 100; |
8990 | priv->mac80211_registered = 1; | |
8991 | pci_save_state(pdev); | |
8992 | pci_disable_device(pdev); | |
b481de9c ZY |
8993 | |
8994 | return 0; | |
8995 | ||
849e0dce RC |
8996 | out_free_geos: |
8997 | iwl4965_free_geos(priv); | |
8998 | out_free_channel_map: | |
8999 | iwl4965_free_channel_map(priv); | |
5a66926a | 9000 | out_remove_sysfs: |
bb8c093b | 9001 | sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group); |
b481de9c ZY |
9002 | |
9003 | out_release_irq: | |
b481de9c ZY |
9004 | destroy_workqueue(priv->workqueue); |
9005 | priv->workqueue = NULL; | |
bb8c093b | 9006 | iwl4965_unset_hw_setting(priv); |
b481de9c ZY |
9007 | |
9008 | out_iounmap: | |
9009 | pci_iounmap(pdev, priv->hw_base); | |
9010 | out_pci_release_regions: | |
9011 | pci_release_regions(pdev); | |
9012 | out_pci_disable_device: | |
9013 | pci_disable_device(pdev); | |
9014 | pci_set_drvdata(pdev, NULL); | |
9015 | out_ieee80211_free_hw: | |
9016 | ieee80211_free_hw(priv->hw); | |
9017 | out: | |
9018 | return err; | |
9019 | } | |
9020 | ||
bb8c093b | 9021 | static void iwl4965_pci_remove(struct pci_dev *pdev) |
b481de9c | 9022 | { |
bb8c093b | 9023 | struct iwl4965_priv *priv = pci_get_drvdata(pdev); |
b481de9c ZY |
9024 | struct list_head *p, *q; |
9025 | int i; | |
9026 | ||
9027 | if (!priv) | |
9028 | return; | |
9029 | ||
9030 | IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n"); | |
9031 | ||
b481de9c | 9032 | set_bit(STATUS_EXIT_PENDING, &priv->status); |
b24d22b1 | 9033 | |
bb8c093b | 9034 | iwl4965_down(priv); |
b481de9c ZY |
9035 | |
9036 | /* Free MAC hash list for ADHOC */ | |
9037 | for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) { | |
9038 | list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) { | |
9039 | list_del(p); | |
bb8c093b | 9040 | kfree(list_entry(p, struct iwl4965_ibss_seq, list)); |
b481de9c ZY |
9041 | } |
9042 | } | |
9043 | ||
bb8c093b | 9044 | sysfs_remove_group(&pdev->dev.kobj, &iwl4965_attribute_group); |
b481de9c | 9045 | |
bb8c093b | 9046 | iwl4965_dealloc_ucode_pci(priv); |
b481de9c ZY |
9047 | |
9048 | if (priv->rxq.bd) | |
bb8c093b CH |
9049 | iwl4965_rx_queue_free(priv, &priv->rxq); |
9050 | iwl4965_hw_txq_ctx_free(priv); | |
b481de9c | 9051 | |
bb8c093b CH |
9052 | iwl4965_unset_hw_setting(priv); |
9053 | iwl4965_clear_stations_table(priv); | |
b481de9c ZY |
9054 | |
9055 | if (priv->mac80211_registered) { | |
9056 | ieee80211_unregister_hw(priv->hw); | |
bb8c093b | 9057 | iwl4965_rate_control_unregister(priv->hw); |
b481de9c ZY |
9058 | } |
9059 | ||
948c171c MA |
9060 | /*netif_stop_queue(dev); */ |
9061 | flush_workqueue(priv->workqueue); | |
9062 | ||
bb8c093b | 9063 | /* ieee80211_unregister_hw calls iwl4965_mac_stop, which flushes |
b481de9c ZY |
9064 | * priv->workqueue... so we can't take down the workqueue |
9065 | * until now... */ | |
9066 | destroy_workqueue(priv->workqueue); | |
9067 | priv->workqueue = NULL; | |
9068 | ||
b481de9c ZY |
9069 | pci_iounmap(pdev, priv->hw_base); |
9070 | pci_release_regions(pdev); | |
9071 | pci_disable_device(pdev); | |
9072 | pci_set_drvdata(pdev, NULL); | |
9073 | ||
849e0dce RC |
9074 | iwl4965_free_channel_map(priv); |
9075 | iwl4965_free_geos(priv); | |
b481de9c ZY |
9076 | |
9077 | if (priv->ibss_beacon) | |
9078 | dev_kfree_skb(priv->ibss_beacon); | |
9079 | ||
9080 | ieee80211_free_hw(priv->hw); | |
9081 | } | |
9082 | ||
9083 | #ifdef CONFIG_PM | |
9084 | ||
bb8c093b | 9085 | static int iwl4965_pci_suspend(struct pci_dev *pdev, pm_message_t state) |
b481de9c | 9086 | { |
bb8c093b | 9087 | struct iwl4965_priv *priv = pci_get_drvdata(pdev); |
b481de9c | 9088 | |
e655b9f0 ZY |
9089 | if (priv->is_open) { |
9090 | set_bit(STATUS_IN_SUSPEND, &priv->status); | |
9091 | iwl4965_mac_stop(priv->hw); | |
9092 | priv->is_open = 1; | |
9093 | } | |
b481de9c | 9094 | |
b481de9c ZY |
9095 | pci_set_power_state(pdev, PCI_D3hot); |
9096 | ||
b481de9c ZY |
9097 | return 0; |
9098 | } | |
9099 | ||
bb8c093b | 9100 | static int iwl4965_pci_resume(struct pci_dev *pdev) |
b481de9c | 9101 | { |
bb8c093b | 9102 | struct iwl4965_priv *priv = pci_get_drvdata(pdev); |
b481de9c | 9103 | |
b481de9c | 9104 | pci_set_power_state(pdev, PCI_D0); |
b481de9c | 9105 | |
e655b9f0 ZY |
9106 | if (priv->is_open) |
9107 | iwl4965_mac_start(priv->hw); | |
b481de9c | 9108 | |
e655b9f0 | 9109 | clear_bit(STATUS_IN_SUSPEND, &priv->status); |
b481de9c ZY |
9110 | return 0; |
9111 | } | |
9112 | ||
9113 | #endif /* CONFIG_PM */ | |
9114 | ||
9115 | /***************************************************************************** | |
9116 | * | |
9117 | * driver and module entry point | |
9118 | * | |
9119 | *****************************************************************************/ | |
9120 | ||
bb8c093b | 9121 | static struct pci_driver iwl4965_driver = { |
b481de9c | 9122 | .name = DRV_NAME, |
bb8c093b CH |
9123 | .id_table = iwl4965_hw_card_ids, |
9124 | .probe = iwl4965_pci_probe, | |
9125 | .remove = __devexit_p(iwl4965_pci_remove), | |
b481de9c | 9126 | #ifdef CONFIG_PM |
bb8c093b CH |
9127 | .suspend = iwl4965_pci_suspend, |
9128 | .resume = iwl4965_pci_resume, | |
b481de9c ZY |
9129 | #endif |
9130 | }; | |
9131 | ||
bb8c093b | 9132 | static int __init iwl4965_init(void) |
b481de9c ZY |
9133 | { |
9134 | ||
9135 | int ret; | |
9136 | printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n"); | |
9137 | printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n"); | |
bb8c093b | 9138 | ret = pci_register_driver(&iwl4965_driver); |
b481de9c ZY |
9139 | if (ret) { |
9140 | IWL_ERROR("Unable to initialize PCI module\n"); | |
9141 | return ret; | |
9142 | } | |
c8b0e6e1 | 9143 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 9144 | ret = driver_create_file(&iwl4965_driver.driver, &driver_attr_debug_level); |
b481de9c ZY |
9145 | if (ret) { |
9146 | IWL_ERROR("Unable to create driver sysfs file\n"); | |
bb8c093b | 9147 | pci_unregister_driver(&iwl4965_driver); |
b481de9c ZY |
9148 | return ret; |
9149 | } | |
9150 | #endif | |
9151 | ||
9152 | return ret; | |
9153 | } | |
9154 | ||
bb8c093b | 9155 | static void __exit iwl4965_exit(void) |
b481de9c | 9156 | { |
c8b0e6e1 | 9157 | #ifdef CONFIG_IWL4965_DEBUG |
bb8c093b | 9158 | driver_remove_file(&iwl4965_driver.driver, &driver_attr_debug_level); |
b481de9c | 9159 | #endif |
bb8c093b | 9160 | pci_unregister_driver(&iwl4965_driver); |
b481de9c ZY |
9161 | } |
9162 | ||
bb8c093b | 9163 | module_param_named(antenna, iwl4965_param_antenna, int, 0444); |
b481de9c | 9164 | MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])"); |
bb8c093b | 9165 | module_param_named(disable, iwl4965_param_disable, int, 0444); |
b481de9c | 9166 | MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])"); |
bb8c093b | 9167 | module_param_named(hwcrypto, iwl4965_param_hwcrypto, int, 0444); |
b481de9c ZY |
9168 | MODULE_PARM_DESC(hwcrypto, |
9169 | "using hardware crypto engine (default 0 [software])\n"); | |
bb8c093b | 9170 | module_param_named(debug, iwl4965_param_debug, int, 0444); |
b481de9c | 9171 | MODULE_PARM_DESC(debug, "debug output mask"); |
bb8c093b | 9172 | module_param_named(disable_hw_scan, iwl4965_param_disable_hw_scan, int, 0444); |
b481de9c ZY |
9173 | MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)"); |
9174 | ||
bb8c093b | 9175 | module_param_named(queues_num, iwl4965_param_queues_num, int, 0444); |
b481de9c ZY |
9176 | MODULE_PARM_DESC(queues_num, "number of hw queues."); |
9177 | ||
9178 | /* QoS */ | |
bb8c093b | 9179 | module_param_named(qos_enable, iwl4965_param_qos_enable, int, 0444); |
b481de9c | 9180 | MODULE_PARM_DESC(qos_enable, "enable all QoS functionality"); |
9ee1ba47 RR |
9181 | module_param_named(amsdu_size_8K, iwl4965_param_amsdu_size_8K, int, 0444); |
9182 | MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size"); | |
b481de9c | 9183 | |
bb8c093b CH |
9184 | module_exit(iwl4965_exit); |
9185 | module_init(iwl4965_init); |