]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/wireless/ralink/rt2x00/rt2800lib.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'for-linus-20170825' of git://git.infradead.org/linux-mtd
[mirror_ubuntu-artful-kernel.git] / drivers / net / wireless / ralink / rt2x00 / rt2800lib.c
CommitLineData
89297425 1/*
96481b20 2 Copyright (C) 2010 Willow Garage <http://www.willowgarage.com>
a5ea2f02 3 Copyright (C) 2010 Ivo van Doorn <IvDoorn@gmail.com>
9c9a0d14 4 Copyright (C) 2009 Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
cce5fc45 5 Copyright (C) 2009 Gertjan van Wingerde <gwingerde@gmail.com>
89297425 6
9c9a0d14 7 Based on the original rt2800pci.c and rt2800usb.c.
9c9a0d14
GW		 8 Copyright (C) 2009 Alban Browaeys <prahal@yahoo.com>
9 Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
10 Copyright (C) 2009 Luis Correia <luis.f.correia@gmail.com>
11 Copyright (C) 2009 Mattias Nissler <mattias.nissler@gmx.de>
12 Copyright (C) 2009 Mark Asselstine <asselsm@gmail.com>
13 Copyright (C) 2009 Xose Vazquez Perez <xose.vazquez@gmail.com>
89297425
BZ		 14 <http://rt2x00.serialmonkey.com>
15
16 This program is free software; you can redistribute it and/or modify
17 it under the terms of the GNU General Public License as published by
18 the Free Software Foundation; either version 2 of the License, or
19 (at your option) any later version.
20
21 This program is distributed in the hope that it will be useful,
22 but WITHOUT ANY WARRANTY; without even the implied warranty of
23 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 GNU General Public License for more details.
25
26 You should have received a copy of the GNU General Public License
a05b8c58 27 along with this program; if not, see <http://www.gnu.org/licenses/>.
89297425
BZ		 28 */
29
30/*
31 Module: rt2800lib
32 Abstract: rt2800 generic device routines.
33 */
34
f31c9a8c 35#include <linux/crc-ccitt.h>
89297425
BZ		 36#include <linux/kernel.h>
37#include <linux/module.h>
5a0e3ad6 38#include <linux/slab.h>
89297425
BZ		 39
40#include "rt2x00.h"
41#include "rt2800lib.h"
42#include "rt2800.h"
43
89297425
BZ		 44/*
45 * Register access.
46 * All access to the CSR registers will go through the methods
47 * rt2800_register_read and rt2800_register_write.
48 * BBP and RF register require indirect register access,
49 * and use the CSR registers BBPCSR and RFCSR to achieve this.
50 * These indirect registers work with busy bits,
51 * and we will try maximal REGISTER_BUSY_COUNT times to access
52 * the register while taking a REGISTER_BUSY_DELAY us delay
53 * between each attampt. When the busy bit is still set at that time,
54 * the access attempt is considered to have failed,
55 * and we will print an error.
56 * The _lock versions must be used if you already hold the csr_mutex
57 */
58#define WAIT_FOR_BBP(__dev, __reg) \
59 rt2800_regbusy_read((__dev), BBP_CSR_CFG, BBP_CSR_CFG_BUSY, (__reg))
60#define WAIT_FOR_RFCSR(__dev, __reg) \
61 rt2800_regbusy_read((__dev), RF_CSR_CFG, RF_CSR_CFG_BUSY, (__reg))
41977e86
RY		 62#define WAIT_FOR_RFCSR_MT7620(__dev, __reg) \
63 rt2800_regbusy_read((__dev), RF_CSR_CFG, RF_CSR_CFG_BUSY_MT7620, \
64 (__reg))
89297425
BZ		 65#define WAIT_FOR_RF(__dev, __reg) \
66 rt2800_regbusy_read((__dev), RF_CSR_CFG0, RF_CSR_CFG0_BUSY, (__reg))
67#define WAIT_FOR_MCU(__dev, __reg) \
68 rt2800_regbusy_read((__dev), H2M_MAILBOX_CSR, \
69 H2M_MAILBOX_CSR_OWNER, (__reg))
70
baff8006
HS		 71static inline bool rt2800_is_305x_soc(struct rt2x00_dev *rt2x00dev)
72{
73 /* check for rt2872 on SoC */
74 if (!rt2x00_is_soc(rt2x00dev) ||
75 !rt2x00_rt(rt2x00dev, RT2872))
76 return false;
77
78 /* we know for sure that these rf chipsets are used on rt305x boards */
79 if (rt2x00_rf(rt2x00dev, RF3020) ||
80 rt2x00_rf(rt2x00dev, RF3021) ||
81 rt2x00_rf(rt2x00dev, RF3022))
82 return true;
83
ec9c4989 84 rt2x00_warn(rt2x00dev, "Unknown RF chipset on rt305x\n");
baff8006
HS		 85 return false;
86}
87
fcf51541
BZ		 88static void rt2800_bbp_write(struct rt2x00_dev *rt2x00dev,
89 const unsigned int word, const u8 value)
89297425
BZ		 90{
91 u32 reg;
92
93 mutex_lock(&rt2x00dev->csr_mutex);
94
95 /*
96 * Wait until the BBP becomes available, afterwards we
97 * can safely write the new data into the register.
98 */
99 if (WAIT_FOR_BBP(rt2x00dev, &reg)) {
100 reg = 0;
101 rt2x00_set_field32(&reg, BBP_CSR_CFG_VALUE, value);
102 rt2x00_set_field32(&reg, BBP_CSR_CFG_REGNUM, word);
103 rt2x00_set_field32(&reg, BBP_CSR_CFG_BUSY, 1);
104 rt2x00_set_field32(&reg, BBP_CSR_CFG_READ_CONTROL, 0);
efc7d36f 105 rt2x00_set_field32(&reg, BBP_CSR_CFG_BBP_RW_MODE, 1);
89297425
BZ		 106
107 rt2800_register_write_lock(rt2x00dev, BBP_CSR_CFG, reg);
108 }
109
110 mutex_unlock(&rt2x00dev->csr_mutex);
111}
89297425 112
5fbbe378 113static u8 rt2800_bbp_read(struct rt2x00_dev *rt2x00dev, const unsigned int word)
89297425
BZ		 114{
115 u32 reg;
5fbbe378 116 u8 value;
89297425
BZ		 117
118 mutex_lock(&rt2x00dev->csr_mutex);
119
120 /*
121 * Wait until the BBP becomes available, afterwards we
122 * can safely write the read request into the register.
123 * After the data has been written, we wait until hardware
124 * returns the correct value, if at any time the register
125 * doesn't become available in time, reg will be 0xffffffff
126 * which means we return 0xff to the caller.
127 */
128 if (WAIT_FOR_BBP(rt2x00dev, &reg)) {
129 reg = 0;
130 rt2x00_set_field32(&reg, BBP_CSR_CFG_REGNUM, word);
131 rt2x00_set_field32(&reg, BBP_CSR_CFG_BUSY, 1);
132 rt2x00_set_field32(&reg, BBP_CSR_CFG_READ_CONTROL, 1);
efc7d36f 133 rt2x00_set_field32(&reg, BBP_CSR_CFG_BBP_RW_MODE, 1);
89297425
BZ		 134
135 rt2800_register_write_lock(rt2x00dev, BBP_CSR_CFG, reg);
136
137 WAIT_FOR_BBP(rt2x00dev, &reg);
138 }
139
5fbbe378 140 value = rt2x00_get_field32(reg, BBP_CSR_CFG_VALUE);
89297425
BZ		 141
142 mutex_unlock(&rt2x00dev->csr_mutex);
5fbbe378
AB		 143
144 return value;
89297425 145}
89297425 146
fcf51541
BZ		 147static void rt2800_rfcsr_write(struct rt2x00_dev *rt2x00dev,
148 const unsigned int word, const u8 value)
89297425
BZ		 149{
150 u32 reg;
151
152 mutex_lock(&rt2x00dev->csr_mutex);
153
154 /*
155 * Wait until the RFCSR becomes available, afterwards we
156 * can safely write the new data into the register.
157 */
41977e86
RY		 158 switch (rt2x00dev->chip.rt) {
159 case RT6352:
160 if (WAIT_FOR_RFCSR_MT7620(rt2x00dev, &reg)) {
161 reg = 0;
162 rt2x00_set_field32(&reg, RF_CSR_CFG_DATA_MT7620, value);
163 rt2x00_set_field32(&reg, RF_CSR_CFG_REGNUM_MT7620,
164 word);
165 rt2x00_set_field32(&reg, RF_CSR_CFG_WRITE_MT7620, 1);
166 rt2x00_set_field32(&reg, RF_CSR_CFG_BUSY_MT7620, 1);
167
168 rt2800_register_write_lock(rt2x00dev, RF_CSR_CFG, reg);
169 }
170 break;
89297425 171
41977e86
RY		 172 default:
173 if (WAIT_FOR_RFCSR(rt2x00dev, &reg)) {
174 reg = 0;
175 rt2x00_set_field32(&reg, RF_CSR_CFG_DATA, value);
176 rt2x00_set_field32(&reg, RF_CSR_CFG_REGNUM, word);
177 rt2x00_set_field32(&reg, RF_CSR_CFG_WRITE, 1);
178 rt2x00_set_field32(&reg, RF_CSR_CFG_BUSY, 1);
179
180 rt2800_register_write_lock(rt2x00dev, RF_CSR_CFG, reg);
181 }
182 break;
89297425
BZ		 183 }
184
185 mutex_unlock(&rt2x00dev->csr_mutex);
186}
89297425 187
41977e86
RY		 188static void rt2800_rfcsr_write_bank(struct rt2x00_dev *rt2x00dev, const u8 bank,
189 const unsigned int reg, const u8 value)
190{
191 rt2800_rfcsr_write(rt2x00dev, (reg | (bank << 6)), value);
192}
193
194static void rt2800_rfcsr_write_chanreg(struct rt2x00_dev *rt2x00dev,
195 const unsigned int reg, const u8 value)
196{
197 rt2800_rfcsr_write_bank(rt2x00dev, 4, reg, value);
198 rt2800_rfcsr_write_bank(rt2x00dev, 6, reg, value);
199}
200
201static void rt2800_rfcsr_write_dccal(struct rt2x00_dev *rt2x00dev,
202 const unsigned int reg, const u8 value)
203{
204 rt2800_rfcsr_write_bank(rt2x00dev, 5, reg, value);
205 rt2800_rfcsr_write_bank(rt2x00dev, 7, reg, value);
206}
207
16d571bb
AB		 208static u8 rt2800_rfcsr_read(struct rt2x00_dev *rt2x00dev,
209 const unsigned int word)
89297425
BZ		 210{
211 u32 reg;
16d571bb 212 u8 value;
89297425
BZ		 213
214 mutex_lock(&rt2x00dev->csr_mutex);
215
216 /*
217 * Wait until the RFCSR becomes available, afterwards we
218 * can safely write the read request into the register.
219 * After the data has been written, we wait until hardware
220 * returns the correct value, if at any time the register
221 * doesn't become available in time, reg will be 0xffffffff
222 * which means we return 0xff to the caller.
223 */
41977e86
RY		 224 switch (rt2x00dev->chip.rt) {
225 case RT6352:
226 if (WAIT_FOR_RFCSR_MT7620(rt2x00dev, &reg)) {
227 reg = 0;
228 rt2x00_set_field32(&reg, RF_CSR_CFG_REGNUM_MT7620,
229 word);
230 rt2x00_set_field32(&reg, RF_CSR_CFG_WRITE_MT7620, 0);
231 rt2x00_set_field32(&reg, RF_CSR_CFG_BUSY_MT7620, 1);
89297425 232
41977e86 233 rt2800_register_write_lock(rt2x00dev, RF_CSR_CFG, reg);
89297425 234
41977e86
RY		 235 WAIT_FOR_RFCSR_MT7620(rt2x00dev, &reg);
236 }
89297425 237
16d571bb 238 value = rt2x00_get_field32(reg, RF_CSR_CFG_DATA_MT7620);
41977e86
RY		 239 break;
240
241 default:
242 if (WAIT_FOR_RFCSR(rt2x00dev, &reg)) {
243 reg = 0;
244 rt2x00_set_field32(&reg, RF_CSR_CFG_REGNUM, word);
245 rt2x00_set_field32(&reg, RF_CSR_CFG_WRITE, 0);
246 rt2x00_set_field32(&reg, RF_CSR_CFG_BUSY, 1);
247
248 rt2800_register_write_lock(rt2x00dev, RF_CSR_CFG, reg);
249
250 WAIT_FOR_RFCSR(rt2x00dev, &reg);
251 }
252
16d571bb 253 value = rt2x00_get_field32(reg, RF_CSR_CFG_DATA);
41977e86
RY		 254 break;
255 }
89297425
BZ		 256
257 mutex_unlock(&rt2x00dev->csr_mutex);
16d571bb
AB		 258
259 return value;
89297425 260}
89297425 261
16d571bb
AB		 262static u8 rt2800_rfcsr_read_bank(struct rt2x00_dev *rt2x00dev, const u8 bank,
263 const unsigned int reg)
41977e86 264{
16d571bb 265 return rt2800_rfcsr_read(rt2x00dev, (reg | (bank << 6)));
41977e86
RY		 266}
267
fcf51541
BZ		 268static void rt2800_rf_write(struct rt2x00_dev *rt2x00dev,
269 const unsigned int word, const u32 value)
89297425
BZ		 270{
271 u32 reg;
272
273 mutex_lock(&rt2x00dev->csr_mutex);
274
275 /*
276 * Wait until the RF becomes available, afterwards we
277 * can safely write the new data into the register.
278 */
279 if (WAIT_FOR_RF(rt2x00dev, &reg)) {
280 reg = 0;
281 rt2x00_set_field32(&reg, RF_CSR_CFG0_REG_VALUE_BW, value);
282 rt2x00_set_field32(&reg, RF_CSR_CFG0_STANDBYMODE, 0);
283 rt2x00_set_field32(&reg, RF_CSR_CFG0_SEL, 0);
284 rt2x00_set_field32(&reg, RF_CSR_CFG0_BUSY, 1);
285
286 rt2800_register_write_lock(rt2x00dev, RF_CSR_CFG0, reg);
287 rt2x00_rf_write(rt2x00dev, word, value);
288 }
289
290 mutex_unlock(&rt2x00dev->csr_mutex);
291}
89297425 292
379448fe
GJ		 293static const unsigned int rt2800_eeprom_map[EEPROM_WORD_COUNT] = {
294 [EEPROM_CHIP_ID] = 0x0000,
295 [EEPROM_VERSION] = 0x0001,
296 [EEPROM_MAC_ADDR_0] = 0x0002,
297 [EEPROM_MAC_ADDR_1] = 0x0003,
298 [EEPROM_MAC_ADDR_2] = 0x0004,
299 [EEPROM_NIC_CONF0] = 0x001a,
300 [EEPROM_NIC_CONF1] = 0x001b,
301 [EEPROM_FREQ] = 0x001d,
302 [EEPROM_LED_AG_CONF] = 0x001e,
303 [EEPROM_LED_ACT_CONF] = 0x001f,
304 [EEPROM_LED_POLARITY] = 0x0020,
305 [EEPROM_NIC_CONF2] = 0x0021,
306 [EEPROM_LNA] = 0x0022,
307 [EEPROM_RSSI_BG] = 0x0023,
308 [EEPROM_RSSI_BG2] = 0x0024,
309 [EEPROM_TXMIXER_GAIN_BG] = 0x0024, /* overlaps with RSSI_BG2 */
310 [EEPROM_RSSI_A] = 0x0025,
311 [EEPROM_RSSI_A2] = 0x0026,
312 [EEPROM_TXMIXER_GAIN_A] = 0x0026, /* overlaps with RSSI_A2 */
313 [EEPROM_EIRP_MAX_TX_POWER] = 0x0027,
314 [EEPROM_TXPOWER_DELTA] = 0x0028,
315 [EEPROM_TXPOWER_BG1] = 0x0029,
316 [EEPROM_TXPOWER_BG2] = 0x0030,
317 [EEPROM_TSSI_BOUND_BG1] = 0x0037,
318 [EEPROM_TSSI_BOUND_BG2] = 0x0038,
319 [EEPROM_TSSI_BOUND_BG3] = 0x0039,
320 [EEPROM_TSSI_BOUND_BG4] = 0x003a,
321 [EEPROM_TSSI_BOUND_BG5] = 0x003b,
322 [EEPROM_TXPOWER_A1] = 0x003c,
323 [EEPROM_TXPOWER_A2] = 0x0053,
41977e86 324 [EEPROM_TXPOWER_INIT] = 0x0068,
379448fe
GJ		 325 [EEPROM_TSSI_BOUND_A1] = 0x006a,
326 [EEPROM_TSSI_BOUND_A2] = 0x006b,
327 [EEPROM_TSSI_BOUND_A3] = 0x006c,
328 [EEPROM_TSSI_BOUND_A4] = 0x006d,
329 [EEPROM_TSSI_BOUND_A5] = 0x006e,
330 [EEPROM_TXPOWER_BYRATE] = 0x006f,
331 [EEPROM_BBP_START] = 0x0078,
332};
333
fa31d157
GJ		 334static const unsigned int rt2800_eeprom_map_ext[EEPROM_WORD_COUNT] = {
335 [EEPROM_CHIP_ID] = 0x0000,
336 [EEPROM_VERSION] = 0x0001,
337 [EEPROM_MAC_ADDR_0] = 0x0002,
338 [EEPROM_MAC_ADDR_1] = 0x0003,
339 [EEPROM_MAC_ADDR_2] = 0x0004,
340 [EEPROM_NIC_CONF0] = 0x001a,
341 [EEPROM_NIC_CONF1] = 0x001b,
342 [EEPROM_NIC_CONF2] = 0x001c,
343 [EEPROM_EIRP_MAX_TX_POWER] = 0x0020,
344 [EEPROM_FREQ] = 0x0022,
345 [EEPROM_LED_AG_CONF] = 0x0023,
346 [EEPROM_LED_ACT_CONF] = 0x0024,
347 [EEPROM_LED_POLARITY] = 0x0025,
348 [EEPROM_LNA] = 0x0026,
349 [EEPROM_EXT_LNA2] = 0x0027,
350 [EEPROM_RSSI_BG] = 0x0028,
fa31d157 351 [EEPROM_RSSI_BG2] = 0x0029,
fa31d157
GJ		 352 [EEPROM_RSSI_A] = 0x002a,
353 [EEPROM_RSSI_A2] = 0x002b,
fa31d157
GJ		 354 [EEPROM_TXPOWER_BG1] = 0x0030,
355 [EEPROM_TXPOWER_BG2] = 0x0037,
356 [EEPROM_EXT_TXPOWER_BG3] = 0x003e,
357 [EEPROM_TSSI_BOUND_BG1] = 0x0045,
358 [EEPROM_TSSI_BOUND_BG2] = 0x0046,
359 [EEPROM_TSSI_BOUND_BG3] = 0x0047,
360 [EEPROM_TSSI_BOUND_BG4] = 0x0048,
361 [EEPROM_TSSI_BOUND_BG5] = 0x0049,
362 [EEPROM_TXPOWER_A1] = 0x004b,
363 [EEPROM_TXPOWER_A2] = 0x0065,
364 [EEPROM_EXT_TXPOWER_A3] = 0x007f,
365 [EEPROM_TSSI_BOUND_A1] = 0x009a,
366 [EEPROM_TSSI_BOUND_A2] = 0x009b,
367 [EEPROM_TSSI_BOUND_A3] = 0x009c,
368 [EEPROM_TSSI_BOUND_A4] = 0x009d,
369 [EEPROM_TSSI_BOUND_A5] = 0x009e,
370 [EEPROM_TXPOWER_BYRATE] = 0x00a0,
371};
372
379448fe
GJ		 373static unsigned int rt2800_eeprom_word_index(struct rt2x00_dev *rt2x00dev,
374 const enum rt2800_eeprom_word word)
375{
376 const unsigned int *map;
377 unsigned int index;
378
379 if (WARN_ONCE(word >= EEPROM_WORD_COUNT,
380 "%s: invalid EEPROM word %d\n",
381 wiphy_name(rt2x00dev->hw->wiphy), word))
382 return 0;
383
fa31d157
GJ		 384 if (rt2x00_rt(rt2x00dev, RT3593))
385 map = rt2800_eeprom_map_ext;
386 else
387 map = rt2800_eeprom_map;
388
379448fe
GJ		 389 index = map[word];
390
391 /* Index 0 is valid only for EEPROM_CHIP_ID.
392 * Otherwise it means that the offset of the
393 * given word is not initialized in the map,
394 * or that the field is not usable on the
395 * actual chipset.
396 */
397 WARN_ONCE(word != EEPROM_CHIP_ID && index == 0,
398 "%s: invalid access of EEPROM word %d\n",
399 wiphy_name(rt2x00dev->hw->wiphy), word);
400
401 return index;
402}
403
3e38d3da
GJ		 404static void *rt2800_eeprom_addr(struct rt2x00_dev *rt2x00dev,
405 const enum rt2800_eeprom_word word)
406{
379448fe
GJ		 407 unsigned int index;
408
409 index = rt2800_eeprom_word_index(rt2x00dev, word);
410 return rt2x00_eeprom_addr(rt2x00dev, index);
3e38d3da
GJ		 411}
412
5c6a2585
AB		 413static u16 rt2800_eeprom_read(struct rt2x00_dev *rt2x00dev,
414 const enum rt2800_eeprom_word word)
3e38d3da 415{
379448fe
GJ		 416 unsigned int index;
417
418 index = rt2800_eeprom_word_index(rt2x00dev, word);
5c6a2585 419 return rt2x00_eeprom_read(rt2x00dev, index);
3e38d3da
GJ		 420}
421
422static void rt2800_eeprom_write(struct rt2x00_dev *rt2x00dev,
423 const enum rt2800_eeprom_word word, u16 data)
424{
379448fe
GJ		 425 unsigned int index;
426
427 index = rt2800_eeprom_word_index(rt2x00dev, word);
428 rt2x00_eeprom_write(rt2x00dev, index, data);
3e38d3da
GJ		 429}
430
5c6a2585
AB		 431static u16 rt2800_eeprom_read_from_array(struct rt2x00_dev *rt2x00dev,
432 const enum rt2800_eeprom_word array,
433 unsigned int offset)
022138ca 434{
379448fe
GJ		 435 unsigned int index;
436
437 index = rt2800_eeprom_word_index(rt2x00dev, array);
5c6a2585 438 return rt2x00_eeprom_read(rt2x00dev, index + offset);
022138ca
GJ		 439}
440
16ebd608
WH		 441static int rt2800_enable_wlan_rt3290(struct rt2x00_dev *rt2x00dev)
442{
443 u32 reg;
444 int i, count;
445
eebd68e7 446 reg = rt2800_register_read(rt2x00dev, WLAN_FUN_CTRL);
16ebd608
WH		 447 rt2x00_set_field32(&reg, WLAN_GPIO_OUT_OE_BIT_ALL, 0xff);
448 rt2x00_set_field32(&reg, FRC_WL_ANT_SET, 1);
449 rt2x00_set_field32(&reg, WLAN_CLK_EN, 0);
450 rt2x00_set_field32(&reg, WLAN_EN, 1);
451 rt2800_register_write(rt2x00dev, WLAN_FUN_CTRL, reg);
452
453 udelay(REGISTER_BUSY_DELAY);
454
455 count = 0;
456 do {
457 /*
458 * Check PLL_LD & XTAL_RDY.
459 */
460 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
eebd68e7 461 reg = rt2800_register_read(rt2x00dev, CMB_CTRL);
16ebd608
WH		 462 if (rt2x00_get_field32(reg, PLL_LD) &&
463 rt2x00_get_field32(reg, XTAL_RDY))
464 break;
465 udelay(REGISTER_BUSY_DELAY);
466 }
467
468 if (i >= REGISTER_BUSY_COUNT) {
469
470 if (count >= 10)
471 return -EIO;
472
473 rt2800_register_write(rt2x00dev, 0x58, 0x018);
474 udelay(REGISTER_BUSY_DELAY);
475 rt2800_register_write(rt2x00dev, 0x58, 0x418);
476 udelay(REGISTER_BUSY_DELAY);
477 rt2800_register_write(rt2x00dev, 0x58, 0x618);
478 udelay(REGISTER_BUSY_DELAY);
479 count++;
480 } else {
481 count = 0;
482 }
483
eebd68e7 484 reg = rt2800_register_read(rt2x00dev, WLAN_FUN_CTRL);
16ebd608
WH		 485 rt2x00_set_field32(&reg, PCIE_APP0_CLK_REQ, 0);
486 rt2x00_set_field32(&reg, WLAN_CLK_EN, 1);
487 rt2x00_set_field32(&reg, WLAN_RESET, 1);
488 rt2800_register_write(rt2x00dev, WLAN_FUN_CTRL, reg);
489 udelay(10);
490 rt2x00_set_field32(&reg, WLAN_RESET, 0);
491 rt2800_register_write(rt2x00dev, WLAN_FUN_CTRL, reg);
492 udelay(10);
493 rt2800_register_write(rt2x00dev, INT_SOURCE_CSR, 0x7fffffff);
494 } while (count != 0);
495
496 return 0;
497}
498
89297425
BZ		 499void rt2800_mcu_request(struct rt2x00_dev *rt2x00dev,
500 const u8 command, const u8 token,
501 const u8 arg0, const u8 arg1)
502{
503 u32 reg;
504
ee303e54 505 /*
cea90e55 506 * SOC devices don't support MCU requests.
ee303e54 507 */
cea90e55 508 if (rt2x00_is_soc(rt2x00dev))
ee303e54 509 return;
89297425
BZ		 510
511 mutex_lock(&rt2x00dev->csr_mutex);
512
513 /*
514 * Wait until the MCU becomes available, afterwards we
515 * can safely write the new data into the register.
516 */
517 if (WAIT_FOR_MCU(rt2x00dev, &reg)) {
518 rt2x00_set_field32(&reg, H2M_MAILBOX_CSR_OWNER, 1);
519 rt2x00_set_field32(&reg, H2M_MAILBOX_CSR_CMD_TOKEN, token);
520 rt2x00_set_field32(&reg, H2M_MAILBOX_CSR_ARG0, arg0);
521 rt2x00_set_field32(&reg, H2M_MAILBOX_CSR_ARG1, arg1);
522 rt2800_register_write_lock(rt2x00dev, H2M_MAILBOX_CSR, reg);
523
524 reg = 0;
525 rt2x00_set_field32(&reg, HOST_CMD_CSR_HOST_COMMAND, command);
526 rt2800_register_write_lock(rt2x00dev, HOST_CMD_CSR, reg);
527 }
528
529 mutex_unlock(&rt2x00dev->csr_mutex);
530}
531EXPORT_SYMBOL_GPL(rt2800_mcu_request);
f4450616 532
5ffddc49
ID		 533int rt2800_wait_csr_ready(struct rt2x00_dev *rt2x00dev)
534{
535 unsigned int i = 0;
536 u32 reg;
537
538 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
eebd68e7 539 reg = rt2800_register_read(rt2x00dev, MAC_CSR0);
5ffddc49
ID		 540 if (reg && reg != ~0)
541 return 0;
542 msleep(1);
543 }
544
ec9c4989 545 rt2x00_err(rt2x00dev, "Unstable hardware\n");
5ffddc49
ID		 546 return -EBUSY;
547}
548EXPORT_SYMBOL_GPL(rt2800_wait_csr_ready);
549
67a4c1e2
GW		 550int rt2800_wait_wpdma_ready(struct rt2x00_dev *rt2x00dev)
551{
552 unsigned int i;
553 u32 reg;
554
08e53100
HS		 555 /*
556 * Some devices are really slow to respond here. Wait a whole second
557 * before timing out.
558 */
67a4c1e2 559 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
eebd68e7 560 reg = rt2800_register_read(rt2x00dev, WPDMA_GLO_CFG);
67a4c1e2
GW		 561 if (!rt2x00_get_field32(reg, WPDMA_GLO_CFG_TX_DMA_BUSY) &&
562 !rt2x00_get_field32(reg, WPDMA_GLO_CFG_RX_DMA_BUSY))
563 return 0;
564
08e53100 565 msleep(10);
67a4c1e2
GW		 566 }
567
ec9c4989 568 rt2x00_err(rt2x00dev, "WPDMA TX/RX busy [0x%08x]\n", reg);
67a4c1e2
GW		 569 return -EACCES;
570}
571EXPORT_SYMBOL_GPL(rt2800_wait_wpdma_ready);
572
f7b395e9
JK		 573void rt2800_disable_wpdma(struct rt2x00_dev *rt2x00dev)
574{
575 u32 reg;
576
eebd68e7 577 reg = rt2800_register_read(rt2x00dev, WPDMA_GLO_CFG);
f7b395e9
JK		 578 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_TX_DMA, 0);
579 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_TX_DMA_BUSY, 0);
580 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_RX_DMA, 0);
581 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_RX_DMA_BUSY, 0);
582 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_TX_WRITEBACK_DONE, 1);
583 rt2800_register_write(rt2x00dev, WPDMA_GLO_CFG, reg);
584}
585EXPORT_SYMBOL_GPL(rt2800_disable_wpdma);
586
ae1b1c5d
GJ		 587void rt2800_get_txwi_rxwi_size(struct rt2x00_dev *rt2x00dev,
588 unsigned short *txwi_size,
589 unsigned short *rxwi_size)
590{
591 switch (rt2x00dev->chip.rt) {
592 case RT3593:
593 *txwi_size = TXWI_DESC_SIZE_4WORDS;
594 *rxwi_size = RXWI_DESC_SIZE_5WORDS;
595 break;
596
597 case RT5592:
41977e86 598 case RT6352:
ae1b1c5d
GJ		 599 *txwi_size = TXWI_DESC_SIZE_5WORDS;
600 *rxwi_size = RXWI_DESC_SIZE_6WORDS;
601 break;
602
603 default:
604 *txwi_size = TXWI_DESC_SIZE_4WORDS;
605 *rxwi_size = RXWI_DESC_SIZE_4WORDS;
606 break;
607 }
608}
609EXPORT_SYMBOL_GPL(rt2800_get_txwi_rxwi_size);
610
f31c9a8c
ID		 611static bool rt2800_check_firmware_crc(const u8 *data, const size_t len)
612{
613 u16 fw_crc;
614 u16 crc;
615
616 /*
617 * The last 2 bytes in the firmware array are the crc checksum itself,
618 * this means that we should never pass those 2 bytes to the crc
619 * algorithm.
620 */
621 fw_crc = (data[len - 2] << 8 | data[len - 1]);
622
623 /*
624 * Use the crc ccitt algorithm.
625 * This will return the same value as the legacy driver which
626 * used bit ordering reversion on the both the firmware bytes
627 * before input input as well as on the final output.
628 * Obviously using crc ccitt directly is much more efficient.
629 */
630 crc = crc_ccitt(~0, data, len - 2);
631
632 /*
633 * There is a small difference between the crc-itu-t + bitrev and
634 * the crc-ccitt crc calculation. In the latter method the 2 bytes
635 * will be swapped, use swab16 to convert the crc to the correct
636 * value.
637 */
638 crc = swab16(crc);
639
640 return fw_crc == crc;
641}
642
643int rt2800_check_firmware(struct rt2x00_dev *rt2x00dev,
644 const u8 *data, const size_t len)
645{
646 size_t offset = 0;
647 size_t fw_len;
648 bool multiple;
649
650 /*
651 * PCI(e) & SOC devices require firmware with a length
652 * of 8kb. USB devices require firmware files with a length
653 * of 4kb. Certain USB chipsets however require different firmware,
654 * which Ralink only provides attached to the original firmware
655 * file. Thus for USB devices, firmware files have a length
a89534ed
WH		 656 * which is a multiple of 4kb. The firmware for rt3290 chip also
657 * have a length which is a multiple of 4kb.
f31c9a8c 658 */
a89534ed 659 if (rt2x00_is_usb(rt2x00dev) || rt2x00_rt(rt2x00dev, RT3290))
f31c9a8c 660 fw_len = 4096;
a89534ed 661 else
f31c9a8c 662 fw_len = 8192;
f31c9a8c 663
a89534ed 664 multiple = true;
f31c9a8c
ID		 665 /*
666 * Validate the firmware length
667 */
668 if (len != fw_len && (!multiple || (len % fw_len) != 0))
669 return FW_BAD_LENGTH;
670
671 /*
672 * Check if the chipset requires one of the upper parts
673 * of the firmware.
674 */
675 if (rt2x00_is_usb(rt2x00dev) &&
676 !rt2x00_rt(rt2x00dev, RT2860) &&
677 !rt2x00_rt(rt2x00dev, RT2872) &&
678 !rt2x00_rt(rt2x00dev, RT3070) &&
679 ((len / fw_len) == 1))
680 return FW_BAD_VERSION;
681
682 /*
683 * 8kb firmware files must be checked as if it were
684 * 2 separate firmware files.
685 */
686 while (offset < len) {
687 if (!rt2800_check_firmware_crc(data + offset, fw_len))
688 return FW_BAD_CRC;
689
690 offset += fw_len;
691 }
692
693 return FW_OK;
694}
695EXPORT_SYMBOL_GPL(rt2800_check_firmware);
696
697int rt2800_load_firmware(struct rt2x00_dev *rt2x00dev,
698 const u8 *data, const size_t len)
699{
700 unsigned int i;
701 u32 reg;
16ebd608
WH		 702 int retval;
703
704 if (rt2x00_rt(rt2x00dev, RT3290)) {
705 retval = rt2800_enable_wlan_rt3290(rt2x00dev);
706 if (retval)
707 return -EBUSY;
708 }
f31c9a8c
ID		 709
710 /*
b9eca242
ID		 711 * If driver doesn't wake up firmware here,
712 * rt2800_load_firmware will hang forever when interface is up again.
f31c9a8c 713 */
b9eca242 714 rt2800_register_write(rt2x00dev, AUTOWAKEUP_CFG, 0x00000000);
f31c9a8c 715
f31c9a8c
ID		 716 /*
717 * Wait for stable hardware.
718 */
5ffddc49 719 if (rt2800_wait_csr_ready(rt2x00dev))
f31c9a8c 720 return -EBUSY;
f31c9a8c 721
adde5882 722 if (rt2x00_is_pci(rt2x00dev)) {
a89534ed
WH		 723 if (rt2x00_rt(rt2x00dev, RT3290) ||
724 rt2x00_rt(rt2x00dev, RT3572) ||
2ed71884
JL		 725 rt2x00_rt(rt2x00dev, RT5390) ||
726 rt2x00_rt(rt2x00dev, RT5392)) {
eebd68e7 727 reg = rt2800_register_read(rt2x00dev, AUX_CTRL);
adde5882
GJ		 728 rt2x00_set_field32(&reg, AUX_CTRL_FORCE_PCIE_CLK, 1);
729 rt2x00_set_field32(&reg, AUX_CTRL_WAKE_PCIE_EN, 1);
730 rt2800_register_write(rt2x00dev, AUX_CTRL, reg);
731 }
f31c9a8c 732 rt2800_register_write(rt2x00dev, PWR_PIN_CFG, 0x00000002);
adde5882 733 }
f31c9a8c 734
b7e1d225
JK		 735 rt2800_disable_wpdma(rt2x00dev);
736
f31c9a8c
ID		 737 /*
738 * Write firmware to the device.
739 */
740 rt2800_drv_write_firmware(rt2x00dev, data, len);
741
742 /*
743 * Wait for device to stabilize.
744 */
745 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
eebd68e7 746 reg = rt2800_register_read(rt2x00dev, PBF_SYS_CTRL);
f31c9a8c
ID		 747 if (rt2x00_get_field32(reg, PBF_SYS_CTRL_READY))
748 break;
749 msleep(1);
750 }
751
752 if (i == REGISTER_BUSY_COUNT) {
ec9c4989 753 rt2x00_err(rt2x00dev, "PBF system register not ready\n");
f31c9a8c
ID		 754 return -EBUSY;
755 }
756
4ed1dd2a
SG		 757 /*
758 * Disable DMA, will be reenabled later when enabling
759 * the radio.
760 */
f7b395e9 761 rt2800_disable_wpdma(rt2x00dev);
4ed1dd2a 762
f31c9a8c
ID		 763 /*
764 * Initialize firmware.
765 */
766 rt2800_register_write(rt2x00dev, H2M_BBP_AGENT, 0);
767 rt2800_register_write(rt2x00dev, H2M_MAILBOX_CSR, 0);
8756130b 768 if (rt2x00_is_usb(rt2x00dev)) {
0c17cf96 769 rt2800_register_write(rt2x00dev, H2M_INT_SRC, 0);
8756130b
SG		 770 rt2800_mcu_request(rt2x00dev, MCU_BOOT_SIGNAL, 0, 0, 0);
771 }
f31c9a8c
ID		 772 msleep(1);
773
774 return 0;
775}
776EXPORT_SYMBOL_GPL(rt2800_load_firmware);
777
0c5879bc
ID		 778void rt2800_write_tx_data(struct queue_entry *entry,
779 struct txentry_desc *txdesc)
59679b91 780{
0c5879bc 781 __le32 *txwi = rt2800_drv_get_txwi(entry);
59679b91 782 u32 word;
557985ae 783 int i;
59679b91
GW		 784
785 /*
786 * Initialize TX Info descriptor
787 */
b9b23872 788 word = rt2x00_desc_read(txwi, 0);
59679b91
GW		 789 rt2x00_set_field32(&word, TXWI_W0_FRAG,
790 test_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags));
84804cdc
ID		 791 rt2x00_set_field32(&word, TXWI_W0_MIMO_PS,
792 test_bit(ENTRY_TXD_HT_MIMO_PS, &txdesc->flags));
59679b91
GW		 793 rt2x00_set_field32(&word, TXWI_W0_CF_ACK, 0);
794 rt2x00_set_field32(&word, TXWI_W0_TS,
795 test_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags));
796 rt2x00_set_field32(&word, TXWI_W0_AMPDU,
797 test_bit(ENTRY_TXD_HT_AMPDU, &txdesc->flags));
26a1d07f
HS		 798 rt2x00_set_field32(&word, TXWI_W0_MPDU_DENSITY,
799 txdesc->u.ht.mpdu_density);
800 rt2x00_set_field32(&word, TXWI_W0_TX_OP, txdesc->u.ht.txop);
801 rt2x00_set_field32(&word, TXWI_W0_MCS, txdesc->u.ht.mcs);
59679b91
GW		 802 rt2x00_set_field32(&word, TXWI_W0_BW,
803 test_bit(ENTRY_TXD_HT_BW_40, &txdesc->flags));
804 rt2x00_set_field32(&word, TXWI_W0_SHORT_GI,
805 test_bit(ENTRY_TXD_HT_SHORT_GI, &txdesc->flags));
26a1d07f 806 rt2x00_set_field32(&word, TXWI_W0_STBC, txdesc->u.ht.stbc);
59679b91
GW		 807 rt2x00_set_field32(&word, TXWI_W0_PHYMODE, txdesc->rate_mode);
808 rt2x00_desc_write(txwi, 0, word);
809
b9b23872 810 word = rt2x00_desc_read(txwi, 1);
59679b91
GW		 811 rt2x00_set_field32(&word, TXWI_W1_ACK,
812 test_bit(ENTRY_TXD_ACK, &txdesc->flags));
813 rt2x00_set_field32(&word, TXWI_W1_NSEQ,
814 test_bit(ENTRY_TXD_GENERATE_SEQ, &txdesc->flags));
26a1d07f 815 rt2x00_set_field32(&word, TXWI_W1_BW_WIN_SIZE, txdesc->u.ht.ba_size);
59679b91
GW		 816 rt2x00_set_field32(&word, TXWI_W1_WIRELESS_CLI_ID,
817 test_bit(ENTRY_TXD_ENCRYPT, &txdesc->flags) ?
a2b1328a 818 txdesc->key_idx : txdesc->u.ht.wcid);
59679b91
GW		 819 rt2x00_set_field32(&word, TXWI_W1_MPDU_TOTAL_BYTE_COUNT,
820 txdesc->length);
2b23cdaa 821 rt2x00_set_field32(&word, TXWI_W1_PACKETID_QUEUE, entry->queue->qid);
bc8a979e 822 rt2x00_set_field32(&word, TXWI_W1_PACKETID_ENTRY, (entry->entry_idx % 3) + 1);
59679b91
GW		 823 rt2x00_desc_write(txwi, 1, word);
824
825 /*
557985ae
SG		 826 * Always write 0 to IV/EIV fields (word 2 and 3), hardware will insert
827 * the IV from the IVEIV register when TXD_W3_WIV is set to 0.
59679b91
GW		 828 * When TXD_W3_WIV is set to 1 it will use the IV data
829 * from the descriptor. The TXWI_W1_WIRELESS_CLI_ID indicates which
830 * crypto entry in the registers should be used to encrypt the frame.
557985ae
SG		 831 *
832 * Nulify all remaining words as well, we don't know how to program them.
59679b91 833 */
557985ae
SG		 834 for (i = 2; i < entry->queue->winfo_size / sizeof(__le32); i++)
835 _rt2x00_desc_write(txwi, i, 0);
59679b91 836}
0c5879bc 837EXPORT_SYMBOL_GPL(rt2800_write_tx_data);
59679b91 838
ff6133be 839static int rt2800_agc_to_rssi(struct rt2x00_dev *rt2x00dev, u32 rxwi_w2)
2de64dd2 840{
7fc41755
LT		 841 s8 rssi0 = rt2x00_get_field32(rxwi_w2, RXWI_W2_RSSI0);
842 s8 rssi1 = rt2x00_get_field32(rxwi_w2, RXWI_W2_RSSI1);
843 s8 rssi2 = rt2x00_get_field32(rxwi_w2, RXWI_W2_RSSI2);
74861922
ID		 844 u16 eeprom;
845 u8 offset0;
846 u8 offset1;
847 u8 offset2;
848
57fbcce3 849 if (rt2x00dev->curr_band == NL80211_BAND_2GHZ) {
5c6a2585 850 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_BG);
74861922
ID		 851 offset0 = rt2x00_get_field16(eeprom, EEPROM_RSSI_BG_OFFSET0);
852 offset1 = rt2x00_get_field16(eeprom, EEPROM_RSSI_BG_OFFSET1);
5c6a2585 853 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_BG2);
74861922
ID		 854 offset2 = rt2x00_get_field16(eeprom, EEPROM_RSSI_BG2_OFFSET2);
855 } else {
5c6a2585 856 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_A);
74861922
ID		 857 offset0 = rt2x00_get_field16(eeprom, EEPROM_RSSI_A_OFFSET0);
858 offset1 = rt2x00_get_field16(eeprom, EEPROM_RSSI_A_OFFSET1);
5c6a2585 859 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_A2);
74861922
ID		 860 offset2 = rt2x00_get_field16(eeprom, EEPROM_RSSI_A2_OFFSET2);
861 }
862
863 /*
864 * Convert the value from the descriptor into the RSSI value
865 * If the value in the descriptor is 0, it is considered invalid
866 * and the default (extremely low) rssi value is assumed
867 */
868 rssi0 = (rssi0) ? (-12 - offset0 - rt2x00dev->lna_gain - rssi0) : -128;
869 rssi1 = (rssi1) ? (-12 - offset1 - rt2x00dev->lna_gain - rssi1) : -128;
870 rssi2 = (rssi2) ? (-12 - offset2 - rt2x00dev->lna_gain - rssi2) : -128;
871
872 /*
873 * mac80211 only accepts a single RSSI value. Calculating the
874 * average doesn't deliver a fair answer either since -60:-60 would
875 * be considered equally good as -50:-70 while the second is the one
876 * which gives less energy...
877 */
878 rssi0 = max(rssi0, rssi1);
7fc41755 879 return (int)max(rssi0, rssi2);
74861922
ID		 880}
881
882void rt2800_process_rxwi(struct queue_entry *entry,
883 struct rxdone_entry_desc *rxdesc)
884{
885 __le32 *rxwi = (__le32 *) entry->skb->data;
2de64dd2
GW		 886 u32 word;
887
b9b23872 888 word = rt2x00_desc_read(rxwi, 0);
2de64dd2
GW		 889
890 rxdesc->cipher = rt2x00_get_field32(word, RXWI_W0_UDF);
891 rxdesc->size = rt2x00_get_field32(word, RXWI_W0_MPDU_TOTAL_BYTE_COUNT);
892
b9b23872 893 word = rt2x00_desc_read(rxwi, 1);
2de64dd2
GW		 894
895 if (rt2x00_get_field32(word, RXWI_W1_SHORT_GI))
7fdd69c5 896 rxdesc->enc_flags |= RX_ENC_FLAG_SHORT_GI;
2de64dd2
GW		 897
898 if (rt2x00_get_field32(word, RXWI_W1_BW))
da6a4352 899 rxdesc->bw = RATE_INFO_BW_40;
2de64dd2
GW		 900
901 /*
902 * Detect RX rate, always use MCS as signal type.
903 */
904 rxdesc->dev_flags |= RXDONE_SIGNAL_MCS;
905 rxdesc->signal = rt2x00_get_field32(word, RXWI_W1_MCS);
906 rxdesc->rate_mode = rt2x00_get_field32(word, RXWI_W1_PHYMODE);
907
908 /*
909 * Mask of 0x8 bit to remove the short preamble flag.
910 */
911 if (rxdesc->rate_mode == RATE_MODE_CCK)
912 rxdesc->signal &= ~0x8;
913
b9b23872 914 word = rt2x00_desc_read(rxwi, 2);
2de64dd2 915
74861922
ID		 916 /*
917 * Convert descriptor AGC value to RSSI value.
918 */
919 rxdesc->rssi = rt2800_agc_to_rssi(entry->queue->rt2x00dev, word);
f0bda571
SG		 920 /*
921 * Remove RXWI descriptor from start of the buffer.
922 */
923 skb_pull(entry->skb, entry->queue->winfo_size);
2de64dd2
GW		 924}
925EXPORT_SYMBOL_GPL(rt2800_process_rxwi);
926
9d7a7a4d
SG		 927static void rt2800_rate_from_status(struct skb_frame_desc *skbdesc,
928 u32 status, enum nl80211_band band)
929{
930 u8 flags = 0;
931 u8 idx = rt2x00_get_field32(status, TX_STA_FIFO_MCS);
932
933 switch (rt2x00_get_field32(status, TX_STA_FIFO_PHYMODE)) {
934 case RATE_MODE_HT_GREENFIELD:
935 flags |= IEEE80211_TX_RC_GREEN_FIELD;
936 /* fall through */
937 case RATE_MODE_HT_MIX:
938 flags |= IEEE80211_TX_RC_MCS;
939 break;
940 case RATE_MODE_OFDM:
941 if (band == NL80211_BAND_2GHZ)
942 idx += 4;
943 break;
944 case RATE_MODE_CCK:
945 if (idx >= 8)
946 idx -= 8;
947 break;
948 }
949
950 if (rt2x00_get_field32(status, TX_STA_FIFO_BW))
951 flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
952
953 if (rt2x00_get_field32(status, TX_STA_FIFO_SGI))
954 flags |= IEEE80211_TX_RC_SHORT_GI;
955
956 skbdesc->tx_rate_idx = idx;
957 skbdesc->tx_rate_flags = flags;
958}
959
293dff78
SG		 960void rt2800_txdone_entry(struct queue_entry *entry, u32 status, __le32 *txwi,
961 bool match)
14433331
HS		 962{
963 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
a13d985f 964 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
b34793ee 965 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
14433331
HS		 966 struct txdone_entry_desc txdesc;
967 u32 word;
968 u16 mcs, real_mcs;
293dff78 969 int aggr, ampdu, wcid, ack_req;
14433331
HS		 970
971 /*
972 * Obtain the status about this packet.
973 */
974 txdesc.flags = 0;
b9b23872 975 word = rt2x00_desc_read(txwi, 0);
b34793ee 976
14433331 977 mcs = rt2x00_get_field32(word, TXWI_W0_MCS);
b34793ee
HS		 978 ampdu = rt2x00_get_field32(word, TXWI_W0_AMPDU);
979
14433331 980 real_mcs = rt2x00_get_field32(status, TX_STA_FIFO_MCS);
b34793ee 981 aggr = rt2x00_get_field32(status, TX_STA_FIFO_TX_AGGRE);
a13d985f 982 wcid = rt2x00_get_field32(status, TX_STA_FIFO_WCID);
293dff78 983 ack_req = rt2x00_get_field32(status, TX_STA_FIFO_TX_ACK_REQUIRED);
b34793ee
HS		 984
985 /*
986 * If a frame was meant to be sent as a single non-aggregated MPDU
987 * but ended up in an aggregate the used tx rate doesn't correlate
988 * with the one specified in the TXWI as the whole aggregate is sent
989 * with the same rate.
990 *
991 * For example: two frames are sent to rt2x00, the first one sets
992 * AMPDU=1 and requests MCS7 whereas the second frame sets AMDPU=0
993 * and requests MCS15. If the hw aggregates both frames into one
994 * AMDPU the tx status for both frames will contain MCS7 although
995 * the frame was sent successfully.
996 *
997 * Hence, replace the requested rate with the real tx rate to not
998 * confuse the rate control algortihm by providing clearly wrong
999 * data.
293dff78
SG		 1000 *
1001 * FIXME: if we do not find matching entry, we tell that frame was
1002 * posted without any retries. We need to find a way to fix that
1003 * and provide retry count.
1004 */
1005 if (unlikely((aggr == 1 && ampdu == 0 && real_mcs != mcs)) || !match) {
9d7a7a4d 1006 rt2800_rate_from_status(skbdesc, status, rt2x00dev->curr_band);
b34793ee
HS		 1007 mcs = real_mcs;
1008 }
14433331 1009
f16d2db7
HS		 1010 if (aggr == 1 || ampdu == 1)
1011 __set_bit(TXDONE_AMPDU, &txdesc.flags);
1012
293dff78
SG		 1013 if (!ack_req)
1014 __set_bit(TXDONE_NO_ACK_REQ, &txdesc.flags);
1015
14433331
HS		 1016 /*
1017 * Ralink has a retry mechanism using a global fallback
1018 * table. We setup this fallback table to try the immediate
1019 * lower rate for all rates. In the TX_STA_FIFO, the MCS field
1020 * always contains the MCS used for the last transmission, be
1021 * it successful or not.
1022 */
1023 if (rt2x00_get_field32(status, TX_STA_FIFO_TX_SUCCESS)) {
1024 /*
1025 * Transmission succeeded. The number of retries is
1026 * mcs - real_mcs
1027 */
1028 __set_bit(TXDONE_SUCCESS, &txdesc.flags);
1029 txdesc.retry = ((mcs > real_mcs) ? mcs - real_mcs : 0);
1030 } else {
1031 /*
1032 * Transmission failed. The number of retries is
1033 * always 7 in this case (for a total number of 8
1034 * frames sent).
1035 */
1036 __set_bit(TXDONE_FAILURE, &txdesc.flags);
1037 txdesc.retry = rt2x00dev->long_retry;
1038 }
1039
1040 /*
1041 * the frame was retried at least once
1042 * -> hw used fallback rates
1043 */
1044 if (txdesc.retry)
1045 __set_bit(TXDONE_FALLBACK, &txdesc.flags);
1046
293dff78
SG		 1047 if (!match) {
1048 /* RCU assures non-null sta will not be freed by mac80211. */
1049 rcu_read_lock();
1050 if (likely(wcid >= WCID_START && wcid <= WCID_END))
1051 skbdesc->sta = drv_data->wcid_to_sta[wcid - WCID_START];
1052 else
1053 skbdesc->sta = NULL;
1054 rt2x00lib_txdone_nomatch(entry, &txdesc);
1055 rcu_read_unlock();
1056 } else {
1057 rt2x00lib_txdone(entry, &txdesc);
1058 }
14433331
HS		 1059}
1060EXPORT_SYMBOL_GPL(rt2800_txdone_entry);
1061
21c6af6b
GJ		 1062static unsigned int rt2800_hw_beacon_base(struct rt2x00_dev *rt2x00dev,
1063 unsigned int index)
1064{
1065 return HW_BEACON_BASE(index);
1066}
1067
634b8059
GJ		 1068static inline u8 rt2800_get_beacon_offset(struct rt2x00_dev *rt2x00dev,
1069 unsigned int index)
1070{
1071 return BEACON_BASE_TO_OFFSET(rt2800_hw_beacon_base(rt2x00dev, index));
1072}
1073
ba08910e
SG		 1074static void rt2800_update_beacons_setup(struct rt2x00_dev *rt2x00dev)
1075{
1076 struct data_queue *queue = rt2x00dev->bcn;
1077 struct queue_entry *entry;
1078 int i, bcn_num = 0;
1079 u64 off, reg = 0;
1080 u32 bssid_dw1;
1081
1082 /*
1083 * Setup offsets of all active beacons in BCN_OFFSET{0,1} registers.
1084 */
1085 for (i = 0; i < queue->limit; i++) {
1086 entry = &queue->entries[i];
1087 if (!test_bit(ENTRY_BCN_ENABLED, &entry->flags))
1088 continue;
1089 off = rt2800_get_beacon_offset(rt2x00dev, entry->entry_idx);
1090 reg |= off << (8 * bcn_num);
1091 bcn_num++;
1092 }
1093
ba08910e
SG		 1094 rt2800_register_write(rt2x00dev, BCN_OFFSET0, (u32) reg);
1095 rt2800_register_write(rt2x00dev, BCN_OFFSET1, (u32) (reg >> 32));
1096
1097 /*
1098 * H/W sends up to MAC_BSSID_DW1_BSS_BCN_NUM + 1 consecutive beacons.
1099 */
eebd68e7 1100 bssid_dw1 = rt2800_register_read(rt2x00dev, MAC_BSSID_DW1);
ba08910e
SG		 1101 rt2x00_set_field32(&bssid_dw1, MAC_BSSID_DW1_BSS_BCN_NUM,
1102 bcn_num > 0 ? bcn_num - 1 : 0);
1103 rt2800_register_write(rt2x00dev, MAC_BSSID_DW1, bssid_dw1);
1104}
1105
f0194b2d
GW		 1106void rt2800_write_beacon(struct queue_entry *entry, struct txentry_desc *txdesc)
1107{
1108 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
1109 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
1110 unsigned int beacon_base;
739fd940 1111 unsigned int padding_len;
d76dfc61 1112 u32 orig_reg, reg;
f0bda571 1113 const int txwi_desc_size = entry->queue->winfo_size;
f0194b2d
GW		 1114
1115 /*
1116 * Disable beaconing while we are reloading the beacon data,
1117 * otherwise we might be sending out invalid data.
1118 */
eebd68e7 1119 reg = rt2800_register_read(rt2x00dev, BCN_TIME_CFG);
d76dfc61 1120 orig_reg = reg;
f0194b2d
GW		 1121 rt2x00_set_field32(&reg, BCN_TIME_CFG_BEACON_GEN, 0);
1122 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, reg);
1123
1124 /*
1125 * Add space for the TXWI in front of the skb.
1126 */
f0bda571 1127 memset(skb_push(entry->skb, txwi_desc_size), 0, txwi_desc_size);
f0194b2d
GW		 1128
1129 /*
1130 * Register descriptor details in skb frame descriptor.
1131 */
1132 skbdesc->flags |= SKBDESC_DESC_IN_SKB;
1133 skbdesc->desc = entry->skb->data;
f0bda571 1134 skbdesc->desc_len = txwi_desc_size;
f0194b2d
GW		 1135
1136 /*
1137 * Add the TXWI for the beacon to the skb.
1138 */
0c5879bc 1139 rt2800_write_tx_data(entry, txdesc);
f0194b2d
GW		 1140
1141 /*
1142 * Dump beacon to userspace through debugfs.
1143 */
2ceb8137 1144 rt2x00debug_dump_frame(rt2x00dev, DUMP_FRAME_BEACON, entry);
f0194b2d
GW		 1145
1146 /*
739fd940 1147 * Write entire beacon with TXWI and padding to register.
f0194b2d 1148 */
739fd940 1149 padding_len = roundup(entry->skb->len, 4) - entry->skb->len;
d76dfc61 1150 if (padding_len && skb_pad(entry->skb, padding_len)) {
ec9c4989 1151 rt2x00_err(rt2x00dev, "Failure padding beacon, aborting\n");
d76dfc61
SF		 1152 /* skb freed by skb_pad() on failure */
1153 entry->skb = NULL;
1154 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, orig_reg);
1155 return;
1156 }
1157
21c6af6b
GJ		 1158 beacon_base = rt2800_hw_beacon_base(rt2x00dev, entry->entry_idx);
1159
739fd940
WK		 1160 rt2800_register_multiwrite(rt2x00dev, beacon_base, entry->skb->data,
1161 entry->skb->len + padding_len);
ba08910e
SG		 1162 __set_bit(ENTRY_BCN_ENABLED, &entry->flags);
1163
1164 /*
1165 * Change global beacons settings.
1166 */
1167 rt2800_update_beacons_setup(rt2x00dev);
f0194b2d
GW		 1168
1169 /*
bc0df75a 1170 * Restore beaconing state.
f0194b2d 1171 */
bc0df75a 1172 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, orig_reg);
f0194b2d
GW		 1173
1174 /*
1175 * Clean up beacon skb.
1176 */
1177 dev_kfree_skb_any(entry->skb);
1178 entry->skb = NULL;
1179}
50e888ea 1180EXPORT_SYMBOL_GPL(rt2800_write_beacon);
f0194b2d 1181
69cf36a4 1182static inline void rt2800_clear_beacon_register(struct rt2x00_dev *rt2x00dev,
77f7c0f3 1183 unsigned int index)
fdb87251
HS		 1184{
1185 int i;
0879f875 1186 const int txwi_desc_size = rt2x00dev->bcn->winfo_size;
77f7c0f3
GJ		 1187 unsigned int beacon_base;
1188
21c6af6b 1189 beacon_base = rt2800_hw_beacon_base(rt2x00dev, index);
fdb87251
HS		 1190
1191 /*
1192 * For the Beacon base registers we only need to clear
1193 * the whole TXWI which (when set to 0) will invalidate
1194 * the entire beacon.
1195 */
f0bda571 1196 for (i = 0; i < txwi_desc_size; i += sizeof(__le32))
fdb87251
HS		 1197 rt2800_register_write(rt2x00dev, beacon_base + i, 0);
1198}
1199
69cf36a4
HS		 1200void rt2800_clear_beacon(struct queue_entry *entry)
1201{
1202 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
bc0df75a 1203 u32 orig_reg, reg;
69cf36a4
HS		 1204
1205 /*
1206 * Disable beaconing while we are reloading the beacon data,
1207 * otherwise we might be sending out invalid data.
1208 */
eebd68e7 1209 orig_reg = rt2800_register_read(rt2x00dev, BCN_TIME_CFG);
bc0df75a 1210 reg = orig_reg;
69cf36a4
HS		 1211 rt2x00_set_field32(&reg, BCN_TIME_CFG_BEACON_GEN, 0);
1212 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, reg);
1213
1214 /*
1215 * Clear beacon.
1216 */
77f7c0f3 1217 rt2800_clear_beacon_register(rt2x00dev, entry->entry_idx);
ba08910e 1218 __clear_bit(ENTRY_BCN_ENABLED, &entry->flags);
69cf36a4 1219
ba08910e
SG		 1220 /*
1221 * Change global beacons settings.
1222 */
1223 rt2800_update_beacons_setup(rt2x00dev);
69cf36a4 1224 /*
bc0df75a 1225 * Restore beaconing state.
69cf36a4 1226 */
bc0df75a 1227 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, orig_reg);
69cf36a4
HS		 1228}
1229EXPORT_SYMBOL_GPL(rt2800_clear_beacon);
1230
f4450616
BZ		 1231#ifdef CONFIG_RT2X00_LIB_DEBUGFS
1232const struct rt2x00debug rt2800_rt2x00debug = {
1233 .owner = THIS_MODULE,
1234 .csr = {
eebd68e7 1235 .read = rt2800_register_read,
f4450616
BZ		 1236 .write = rt2800_register_write,
1237 .flags = RT2X00DEBUGFS_OFFSET,
1238 .word_base = CSR_REG_BASE,
1239 .word_size = sizeof(u32),
1240 .word_count = CSR_REG_SIZE / sizeof(u32),
1241 },
1242 .eeprom = {
3e38d3da
GJ		 1243 /* NOTE: The local EEPROM access functions can't
1244 * be used here, use the generic versions instead.
1245 */
38651683 1246 .read = rt2x00_eeprom_read,
f4450616
BZ		 1247 .write = rt2x00_eeprom_write,
1248 .word_base = EEPROM_BASE,
1249 .word_size = sizeof(u16),
1250 .word_count = EEPROM_SIZE / sizeof(u16),
1251 },
1252 .bbp = {
5fbbe378 1253 .read = rt2800_bbp_read,
f4450616
BZ		 1254 .write = rt2800_bbp_write,
1255 .word_base = BBP_BASE,
1256 .word_size = sizeof(u8),
1257 .word_count = BBP_SIZE / sizeof(u8),
1258 },
1259 .rf = {
aea8baa1 1260 .read = rt2x00_rf_read,
f4450616
BZ		 1261 .write = rt2800_rf_write,
1262 .word_base = RF_BASE,
1263 .word_size = sizeof(u32),
1264 .word_count = RF_SIZE / sizeof(u32),
1265 },
f2bd7f16 1266 .rfcsr = {
16d571bb 1267 .read = rt2800_rfcsr_read,
f2bd7f16
AA		 1268 .write = rt2800_rfcsr_write,
1269 .word_base = RFCSR_BASE,
1270 .word_size = sizeof(u8),
1271 .word_count = RFCSR_SIZE / sizeof(u8),
1272 },
f4450616
BZ		 1273};
1274EXPORT_SYMBOL_GPL(rt2800_rt2x00debug);
1275#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
1276
1277int rt2800_rfkill_poll(struct rt2x00_dev *rt2x00dev)
1278{
1279 u32 reg;
1280
a89534ed 1281 if (rt2x00_rt(rt2x00dev, RT3290)) {
eebd68e7 1282 reg = rt2800_register_read(rt2x00dev, WLAN_FUN_CTRL);
a89534ed
WH		 1283 return rt2x00_get_field32(reg, WLAN_GPIO_IN_BIT0);
1284 } else {
eebd68e7 1285 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
99bdf51a 1286 return rt2x00_get_field32(reg, GPIO_CTRL_VAL2);
a89534ed 1287 }
f4450616
BZ		 1288}
1289EXPORT_SYMBOL_GPL(rt2800_rfkill_poll);
1290
1291#ifdef CONFIG_RT2X00_LIB_LEDS
1292static void rt2800_brightness_set(struct led_classdev *led_cdev,
1293 enum led_brightness brightness)
1294{
1295 struct rt2x00_led *led =
1296 container_of(led_cdev, struct rt2x00_led, led_dev);
1297 unsigned int enabled = brightness != LED_OFF;
1298 unsigned int bg_mode =
57fbcce3 1299 (enabled && led->rt2x00dev->curr_band == NL80211_BAND_2GHZ);
f4450616
BZ		 1300 unsigned int polarity =
1301 rt2x00_get_field16(led->rt2x00dev->led_mcu_reg,
1302 EEPROM_FREQ_LED_POLARITY);
1303 unsigned int ledmode =
1304 rt2x00_get_field16(led->rt2x00dev->led_mcu_reg,
1305 EEPROM_FREQ_LED_MODE);
44704e5d 1306 u32 reg;
f4450616 1307
44704e5d
LE		 1308 /* Check for SoC (SOC devices don't support MCU requests) */
1309 if (rt2x00_is_soc(led->rt2x00dev)) {
eebd68e7 1310 reg = rt2800_register_read(led->rt2x00dev, LED_CFG);
44704e5d
LE		 1311
1312 /* Set LED Polarity */
1313 rt2x00_set_field32(&reg, LED_CFG_LED_POLAR, polarity);
1314
1315 /* Set LED Mode */
1316 if (led->type == LED_TYPE_RADIO) {
1317 rt2x00_set_field32(&reg, LED_CFG_G_LED_MODE,
1318 enabled ? 3 : 0);
1319 } else if (led->type == LED_TYPE_ASSOC) {
1320 rt2x00_set_field32(&reg, LED_CFG_Y_LED_MODE,
1321 enabled ? 3 : 0);
1322 } else if (led->type == LED_TYPE_QUALITY) {
1323 rt2x00_set_field32(&reg, LED_CFG_R_LED_MODE,
1324 enabled ? 3 : 0);
1325 }
1326
1327 rt2800_register_write(led->rt2x00dev, LED_CFG, reg);
1328
1329 } else {
1330 if (led->type == LED_TYPE_RADIO) {
1331 rt2800_mcu_request(led->rt2x00dev, MCU_LED, 0xff, ledmode,
1332 enabled ? 0x20 : 0);
1333 } else if (led->type == LED_TYPE_ASSOC) {
1334 rt2800_mcu_request(led->rt2x00dev, MCU_LED, 0xff, ledmode,
1335 enabled ? (bg_mode ? 0x60 : 0xa0) : 0x20);
1336 } else if (led->type == LED_TYPE_QUALITY) {
1337 /*
1338 * The brightness is divided into 6 levels (0 - 5),
1339 * The specs tell us the following levels:
1340 * 0, 1 ,3, 7, 15, 31
1341 * to determine the level in a simple way we can simply
1342 * work with bitshifting:
1343 * (1 << level) - 1
1344 */
1345 rt2800_mcu_request(led->rt2x00dev, MCU_LED_STRENGTH, 0xff,
1346 (1 << brightness / (LED_FULL / 6)) - 1,
1347 polarity);
1348 }
f4450616
BZ		 1349 }
1350}
1351
b3579d6a 1352static void rt2800_init_led(struct rt2x00_dev *rt2x00dev,
f4450616
BZ		 1353 struct rt2x00_led *led, enum led_type type)
1354{
1355 led->rt2x00dev = rt2x00dev;
1356 led->type = type;
1357 led->led_dev.brightness_set = rt2800_brightness_set;
f4450616
BZ		 1358 led->flags = LED_INITIALIZED;
1359}
f4450616
BZ		 1360#endif /* CONFIG_RT2X00_LIB_LEDS */
1361
1362/*
1363 * Configuration handlers.
1364 */
a2b1328a
HS		 1365static void rt2800_config_wcid(struct rt2x00_dev *rt2x00dev,
1366 const u8 *address,
1367 int wcid)
f4450616
BZ		 1368{
1369 struct mac_wcid_entry wcid_entry;
a2b1328a
HS		 1370 u32 offset;
1371
1372 offset = MAC_WCID_ENTRY(wcid);
1373
1374 memset(&wcid_entry, 0xff, sizeof(wcid_entry));
1375 if (address)
1376 memcpy(wcid_entry.mac, address, ETH_ALEN);
1377
1378 rt2800_register_multiwrite(rt2x00dev, offset,
1379 &wcid_entry, sizeof(wcid_entry));
1380}
1381
1382static void rt2800_delete_wcid_attr(struct rt2x00_dev *rt2x00dev, int wcid)
1383{
1384 u32 offset;
1385 offset = MAC_WCID_ATTR_ENTRY(wcid);
1386 rt2800_register_write(rt2x00dev, offset, 0);
1387}
1388
1389static void rt2800_config_wcid_attr_bssidx(struct rt2x00_dev *rt2x00dev,
1390 int wcid, u32 bssidx)
1391{
1392 u32 offset = MAC_WCID_ATTR_ENTRY(wcid);
1393 u32 reg;
1394
1395 /*
1396 * The BSS Idx numbers is split in a main value of 3 bits,
1397 * and a extended field for adding one additional bit to the value.
1398 */
eebd68e7 1399 reg = rt2800_register_read(rt2x00dev, offset);
a2b1328a
HS		 1400 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_BSS_IDX, (bssidx & 0x7));
1401 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_BSS_IDX_EXT,
1402 (bssidx & 0x8) >> 3);
1403 rt2800_register_write(rt2x00dev, offset, reg);
1404}
1405
1406static void rt2800_config_wcid_attr_cipher(struct rt2x00_dev *rt2x00dev,
1407 struct rt2x00lib_crypto *crypto,
1408 struct ieee80211_key_conf *key)
1409{
f4450616
BZ		 1410 struct mac_iveiv_entry iveiv_entry;
1411 u32 offset;
1412 u32 reg;
1413
1414 offset = MAC_WCID_ATTR_ENTRY(key->hw_key_idx);
1415
e4a0ab34 1416 if (crypto->cmd == SET_KEY) {
eebd68e7 1417 reg = rt2800_register_read(rt2x00dev, offset);
e4a0ab34
ID		 1418 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_KEYTAB,
1419 !!(key->flags & IEEE80211_KEY_FLAG_PAIRWISE));
1420 /*
1421 * Both the cipher as the BSS Idx numbers are split in a main
1422 * value of 3 bits, and a extended field for adding one additional
1423 * bit to the value.
1424 */
1425 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_CIPHER,
1426 (crypto->cipher & 0x7));
1427 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_CIPHER_EXT,
1428 (crypto->cipher & 0x8) >> 3);
e4a0ab34
ID		 1429 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_RX_WIUDF, crypto->cipher);
1430 rt2800_register_write(rt2x00dev, offset, reg);
1431 } else {
a2b1328a 1432 /* Delete the cipher without touching the bssidx */
eebd68e7 1433 reg = rt2800_register_read(rt2x00dev, offset);
a2b1328a
HS		 1434 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_KEYTAB, 0);
1435 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_CIPHER, 0);
1436 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_CIPHER_EXT, 0);
1437 rt2x00_set_field32(&reg, MAC_WCID_ATTRIBUTE_RX_WIUDF, 0);
1438 rt2800_register_write(rt2x00dev, offset, reg);
e4a0ab34 1439 }
f4450616
BZ		 1440
1441 offset = MAC_IVEIV_ENTRY(key->hw_key_idx);
1442
1443 memset(&iveiv_entry, 0, sizeof(iveiv_entry));
1444 if ((crypto->cipher == CIPHER_TKIP) ||
1445 (crypto->cipher == CIPHER_TKIP_NO_MIC) ||
1446 (crypto->cipher == CIPHER_AES))
1447 iveiv_entry.iv[3] |= 0x20;
1448 iveiv_entry.iv[3] |= key->keyidx << 6;
1449 rt2800_register_multiwrite(rt2x00dev, offset,
1450 &iveiv_entry, sizeof(iveiv_entry));
f4450616
BZ		 1451}
1452
1453int rt2800_config_shared_key(struct rt2x00_dev *rt2x00dev,
1454 struct rt2x00lib_crypto *crypto,
1455 struct ieee80211_key_conf *key)
1456{
1457 struct hw_key_entry key_entry;
1458 struct rt2x00_field32 field;
1459 u32 offset;
1460 u32 reg;
1461
1462 if (crypto->cmd == SET_KEY) {
1463 key->hw_key_idx = (4 * crypto->bssidx) + key->keyidx;
1464
1465 memcpy(key_entry.key, crypto->key,
1466 sizeof(key_entry.key));
1467 memcpy(key_entry.tx_mic, crypto->tx_mic,
1468 sizeof(key_entry.tx_mic));
1469 memcpy(key_entry.rx_mic, crypto->rx_mic,
1470 sizeof(key_entry.rx_mic));
1471
1472 offset = SHARED_KEY_ENTRY(key->hw_key_idx);
1473 rt2800_register_multiwrite(rt2x00dev, offset,
1474 &key_entry, sizeof(key_entry));
1475 }
1476
1477 /*
1478 * The cipher types are stored over multiple registers
1479 * starting with SHARED_KEY_MODE_BASE each word will have
1480 * 32 bits and contains the cipher types for 2 bssidx each.
1481 * Using the correct defines correctly will cause overhead,
1482 * so just calculate the correct offset.
1483 */
1484 field.bit_offset = 4 * (key->hw_key_idx % 8);
1485 field.bit_mask = 0x7 << field.bit_offset;
1486
1487 offset = SHARED_KEY_MODE_ENTRY(key->hw_key_idx / 8);
1488
eebd68e7 1489 reg = rt2800_register_read(rt2x00dev, offset);
f4450616
BZ		 1490 rt2x00_set_field32(&reg, field,
1491 (crypto->cmd == SET_KEY) * crypto->cipher);
1492 rt2800_register_write(rt2x00dev, offset, reg);
1493
1494 /*
1495 * Update WCID information
1496 */
a2b1328a
HS		 1497 rt2800_config_wcid(rt2x00dev, crypto->address, key->hw_key_idx);
1498 rt2800_config_wcid_attr_bssidx(rt2x00dev, key->hw_key_idx,
1499 crypto->bssidx);
1500 rt2800_config_wcid_attr_cipher(rt2x00dev, crypto, key);
f4450616
BZ		 1501
1502 return 0;
1503}
1504EXPORT_SYMBOL_GPL(rt2800_config_shared_key);
1505
1506int rt2800_config_pairwise_key(struct rt2x00_dev *rt2x00dev,
1507 struct rt2x00lib_crypto *crypto,
1508 struct ieee80211_key_conf *key)
1509{
1510 struct hw_key_entry key_entry;
1511 u32 offset;
1512
1513 if (crypto->cmd == SET_KEY) {
a2b1328a
HS		 1514 /*
1515 * Allow key configuration only for STAs that are
1516 * known by the hw.
1517 */
ed8e0ed5 1518 if (crypto->wcid > WCID_END)
f4450616 1519 return -ENOSPC;
a2b1328a 1520 key->hw_key_idx = crypto->wcid;
f4450616
BZ		 1521
1522 memcpy(key_entry.key, crypto->key,
1523 sizeof(key_entry.key));
1524 memcpy(key_entry.tx_mic, crypto->tx_mic,
1525 sizeof(key_entry.tx_mic));
1526 memcpy(key_entry.rx_mic, crypto->rx_mic,
1527 sizeof(key_entry.rx_mic));
1528
1529 offset = PAIRWISE_KEY_ENTRY(key->hw_key_idx);
1530 rt2800_register_multiwrite(rt2x00dev, offset,
1531 &key_entry, sizeof(key_entry));
1532 }
1533
1534 /*
1535 * Update WCID information
1536 */
a2b1328a 1537 rt2800_config_wcid_attr_cipher(rt2x00dev, crypto, key);
f4450616
BZ		 1538
1539 return 0;
1540}
1541EXPORT_SYMBOL_GPL(rt2800_config_pairwise_key);
1542
8f03a7c6
SG		 1543static void rt2800_set_max_psdu_len(struct rt2x00_dev *rt2x00dev)
1544{
1545 u8 i, max_psdu;
1546 u32 reg;
1547 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
1548
1549 for (i = 0; i < 3; i++)
1550 if (drv_data->ampdu_factor_cnt[i] > 0)
1551 break;
1552
1553 max_psdu = min(drv_data->max_psdu, i);
1554
eebd68e7 1555 reg = rt2800_register_read(rt2x00dev, MAX_LEN_CFG);
8f03a7c6
SG		 1556 rt2x00_set_field32(&reg, MAX_LEN_CFG_MAX_PSDU, max_psdu);
1557 rt2800_register_write(rt2x00dev, MAX_LEN_CFG, reg);
1558}
1559
a2b1328a
HS		 1560int rt2800_sta_add(struct rt2x00_dev *rt2x00dev, struct ieee80211_vif *vif,
1561 struct ieee80211_sta *sta)
1562{
1563 int wcid;
1564 struct rt2x00_sta *sta_priv = sta_to_rt2x00_sta(sta);
ed8e0ed5 1565 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
a2b1328a 1566
8f03a7c6
SG		 1567 /*
1568 * Limit global maximum TX AMPDU length to smallest value of all
1569 * connected stations. In AP mode this can be suboptimal, but we
1570 * do not have a choice if some connected STA is not capable to
1571 * receive the same amount of data like the others.
1572 */
1573 if (sta->ht_cap.ht_supported) {
1574 drv_data->ampdu_factor_cnt[sta->ht_cap.ampdu_factor & 3]++;
1575 rt2800_set_max_psdu_len(rt2x00dev);
1576 }
1577
a2b1328a 1578 /*
ed8e0ed5
SG		 1579 * Search for the first free WCID entry and return the corresponding
1580 * index.
a2b1328a 1581 */
ed8e0ed5 1582 wcid = find_first_zero_bit(drv_data->sta_ids, STA_IDS_SIZE) + WCID_START;
a2b1328a
HS		 1583
1584 /*
1585 * Store selected wcid even if it is invalid so that we can
1586 * later decide if the STA is uploaded into the hw.
1587 */
1588 sta_priv->wcid = wcid;
1589
1590 /*
1591 * No space left in the device, however, we can still communicate
1592 * with the STA -> No error.
1593 */
ed8e0ed5 1594 if (wcid > WCID_END)
a2b1328a
HS		 1595 return 0;
1596
ed8e0ed5 1597 __set_bit(wcid - WCID_START, drv_data->sta_ids);
a13d985f 1598 drv_data->wcid_to_sta[wcid - WCID_START] = sta;
ed8e0ed5 1599
a2b1328a
HS		 1600 /*
1601 * Clean up WCID attributes and write STA address to the device.
1602 */
1603 rt2800_delete_wcid_attr(rt2x00dev, wcid);
1604 rt2800_config_wcid(rt2x00dev, sta->addr, wcid);
1605 rt2800_config_wcid_attr_bssidx(rt2x00dev, wcid,
1606 rt2x00lib_get_bssidx(rt2x00dev, vif));
1607 return 0;
1608}
1609EXPORT_SYMBOL_GPL(rt2800_sta_add);
1610
8f03a7c6 1611int rt2800_sta_remove(struct rt2x00_dev *rt2x00dev, struct ieee80211_sta *sta)
a2b1328a 1612{
ed8e0ed5 1613 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
8f03a7c6
SG		 1614 struct rt2x00_sta *sta_priv = sta_to_rt2x00_sta(sta);
1615 int wcid = sta_priv->wcid;
1616
1617 if (sta->ht_cap.ht_supported) {
1618 drv_data->ampdu_factor_cnt[sta->ht_cap.ampdu_factor & 3]--;
1619 rt2800_set_max_psdu_len(rt2x00dev);
1620 }
ed8e0ed5
SG		 1621
1622 if (wcid > WCID_END)
1623 return 0;
a2b1328a
HS		 1624 /*
1625 * Remove WCID entry, no need to clean the attributes as they will
1626 * get renewed when the WCID is reused.
1627 */
1628 rt2800_config_wcid(rt2x00dev, NULL, wcid);
a13d985f 1629 drv_data->wcid_to_sta[wcid - WCID_START] = NULL;
ed8e0ed5 1630 __clear_bit(wcid - WCID_START, drv_data->sta_ids);
a2b1328a
HS		 1631
1632 return 0;
1633}
1634EXPORT_SYMBOL_GPL(rt2800_sta_remove);
1635
f4450616
BZ		 1636void rt2800_config_filter(struct rt2x00_dev *rt2x00dev,
1637 const unsigned int filter_flags)
1638{
1639 u32 reg;
1640
1641 /*
1642 * Start configuration steps.
1643 * Note that the version error will always be dropped
1644 * and broadcast frames will always be accepted since
1645 * there is no filter for it at this time.
1646 */
eebd68e7 1647 reg = rt2800_register_read(rt2x00dev, RX_FILTER_CFG);
f4450616
BZ		 1648 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_CRC_ERROR,
1649 !(filter_flags & FIF_FCSFAIL));
1650 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_PHY_ERROR,
1651 !(filter_flags & FIF_PLCPFAIL));
262c741e
EC		 1652 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_NOT_TO_ME,
1653 !test_bit(CONFIG_MONITORING, &rt2x00dev->flags));
f4450616
BZ		 1654 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_NOT_MY_BSSD, 0);
1655 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_VER_ERROR, 1);
1656 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_MULTICAST,
1657 !(filter_flags & FIF_ALLMULTI));
1658 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_BROADCAST, 0);
1659 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_DUPLICATE, 1);
1660 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_CF_END_ACK,
1661 !(filter_flags & FIF_CONTROL));
1662 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_CF_END,
1663 !(filter_flags & FIF_CONTROL));
1664 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_ACK,
1665 !(filter_flags & FIF_CONTROL));
1666 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_CTS,
1667 !(filter_flags & FIF_CONTROL));
1668 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_RTS,
1669 !(filter_flags & FIF_CONTROL));
1670 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_PSPOLL,
1671 !(filter_flags & FIF_PSPOLL));
84e9e8eb 1672 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_BA, 0);
48839938
HS		 1673 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_BAR,
1674 !(filter_flags & FIF_CONTROL));
f4450616
BZ		 1675 rt2x00_set_field32(&reg, RX_FILTER_CFG_DROP_CNTL,
1676 !(filter_flags & FIF_CONTROL));
1677 rt2800_register_write(rt2x00dev, RX_FILTER_CFG, reg);
1678}
1679EXPORT_SYMBOL_GPL(rt2800_config_filter);
1680
1681void rt2800_config_intf(struct rt2x00_dev *rt2x00dev, struct rt2x00_intf *intf,
1682 struct rt2x00intf_conf *conf, const unsigned int flags)
1683{
f4450616 1684 u32 reg;
fa8b4b22 1685 bool update_bssid = false;
f4450616
BZ		 1686
1687 if (flags & CONFIG_UPDATE_TYPE) {
f4450616
BZ		 1688 /*
1689 * Enable synchronisation.
1690 */
eebd68e7 1691 reg = rt2800_register_read(rt2x00dev, BCN_TIME_CFG);
f4450616 1692 rt2x00_set_field32(&reg, BCN_TIME_CFG_TSF_SYNC, conf->sync);
f4450616 1693 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, reg);
15a533c4
HS		 1694
1695 if (conf->sync == TSF_SYNC_AP_NONE) {
1696 /*
1697 * Tune beacon queue transmit parameters for AP mode
1698 */
eebd68e7 1699 reg = rt2800_register_read(rt2x00dev, TBTT_SYNC_CFG);
15a533c4
HS		 1700 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_CWMIN, 0);
1701 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_AIFSN, 1);
1702 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_EXP_WIN, 32);
1703 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_TBTT_ADJUST, 0);
1704 rt2800_register_write(rt2x00dev, TBTT_SYNC_CFG, reg);
1705 } else {
eebd68e7 1706 reg = rt2800_register_read(rt2x00dev, TBTT_SYNC_CFG);
15a533c4
HS		 1707 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_CWMIN, 4);
1708 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_AIFSN, 2);
1709 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_BCN_EXP_WIN, 32);
1710 rt2x00_set_field32(&reg, TBTT_SYNC_CFG_TBTT_ADJUST, 16);
1711 rt2800_register_write(rt2x00dev, TBTT_SYNC_CFG, reg);
1712 }
f4450616
BZ		 1713 }
1714
1715 if (flags & CONFIG_UPDATE_MAC) {
fa8b4b22
HS		 1716 if (flags & CONFIG_UPDATE_TYPE &&
1717 conf->sync == TSF_SYNC_AP_NONE) {
1718 /*
1719 * The BSSID register has to be set to our own mac
1720 * address in AP mode.
1721 */
1722 memcpy(conf->bssid, conf->mac, sizeof(conf->mac));
1723 update_bssid = true;
1724 }
1725
c600c826
ID		 1726 if (!is_zero_ether_addr((const u8 *)conf->mac)) {
1727 reg = le32_to_cpu(conf->mac[1]);
1728 rt2x00_set_field32(&reg, MAC_ADDR_DW1_UNICAST_TO_ME_MASK, 0xff);
1729 conf->mac[1] = cpu_to_le32(reg);
1730 }
f4450616
BZ		 1731
1732 rt2800_register_multiwrite(rt2x00dev, MAC_ADDR_DW0,
1733 conf->mac, sizeof(conf->mac));
1734 }
1735
fa8b4b22 1736 if ((flags & CONFIG_UPDATE_BSSID) || update_bssid) {
c600c826
ID		 1737 if (!is_zero_ether_addr((const u8 *)conf->bssid)) {
1738 reg = le32_to_cpu(conf->bssid[1]);
1739 rt2x00_set_field32(&reg, MAC_BSSID_DW1_BSS_ID_MASK, 3);
88ff2f45 1740 rt2x00_set_field32(&reg, MAC_BSSID_DW1_BSS_BCN_NUM, 0);
c600c826
ID		 1741 conf->bssid[1] = cpu_to_le32(reg);
1742 }
f4450616
BZ		 1743
1744 rt2800_register_multiwrite(rt2x00dev, MAC_BSSID_DW0,
1745 conf->bssid, sizeof(conf->bssid));
1746 }
1747}
1748EXPORT_SYMBOL_GPL(rt2800_config_intf);
1749
87c1915d
HS		 1750static void rt2800_config_ht_opmode(struct rt2x00_dev *rt2x00dev,
1751 struct rt2x00lib_erp *erp)
1752{
1753 bool any_sta_nongf = !!(erp->ht_opmode &
1754 IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
1755 u8 protection = erp->ht_opmode & IEEE80211_HT_OP_MODE_PROTECTION;
1756 u8 mm20_mode, mm40_mode, gf20_mode, gf40_mode;
1757 u16 mm20_rate, mm40_rate, gf20_rate, gf40_rate;
1758 u32 reg;
1759
1760 /* default protection rate for HT20: OFDM 24M */
1761 mm20_rate = gf20_rate = 0x4004;
1762
1763 /* default protection rate for HT40: duplicate OFDM 24M */
1764 mm40_rate = gf40_rate = 0x4084;
1765
1766 switch (protection) {
1767 case IEEE80211_HT_OP_MODE_PROTECTION_NONE:
1768 /*
1769 * All STAs in this BSS are HT20/40 but there might be
1770 * STAs not supporting greenfield mode.
1771 * => Disable protection for HT transmissions.
1772 */
1773 mm20_mode = mm40_mode = gf20_mode = gf40_mode = 0;
1774
1775 break;
1776 case IEEE80211_HT_OP_MODE_PROTECTION_20MHZ:
1777 /*
1778 * All STAs in this BSS are HT20 or HT20/40 but there
1779 * might be STAs not supporting greenfield mode.
1780 * => Protect all HT40 transmissions.
1781 */
1782 mm20_mode = gf20_mode = 0;
6c40063d 1783 mm40_mode = gf40_mode = 1;
87c1915d
HS		 1784
1785 break;
1786 case IEEE80211_HT_OP_MODE_PROTECTION_NONMEMBER:
1787 /*
1788 * Nonmember protection:
1789 * According to 802.11n we _should_ protect all
1790 * HT transmissions (but we don't have to).
1791 *
1792 * But if cts_protection is enabled we _shall_ protect
1793 * all HT transmissions using a CCK rate.
1794 *
1795 * And if any station is non GF we _shall_ protect
1796 * GF transmissions.
1797 *
1798 * We decide to protect everything
1799 * -> fall through to mixed mode.
1800 */
1801 case IEEE80211_HT_OP_MODE_PROTECTION_NONHT_MIXED:
1802 /*
1803 * Legacy STAs are present
1804 * => Protect all HT transmissions.
1805 */
6c40063d 1806 mm20_mode = mm40_mode = gf20_mode = gf40_mode = 1;
87c1915d
HS		 1807
1808 /*
1809 * If erp protection is needed we have to protect HT
1810 * transmissions with CCK 11M long preamble.
1811 */
1812 if (erp->cts_protection) {
1813 /* don't duplicate RTS/CTS in CCK mode */
1814 mm20_rate = mm40_rate = 0x0003;
1815 gf20_rate = gf40_rate = 0x0003;
1816 }
1817 break;
6403eab1 1818 }
87c1915d
HS		 1819
1820 /* check for STAs not supporting greenfield mode */
1821 if (any_sta_nongf)
6c40063d 1822 gf20_mode = gf40_mode = 1;
87c1915d
HS		 1823
1824 /* Update HT protection config */
eebd68e7 1825 reg = rt2800_register_read(rt2x00dev, MM20_PROT_CFG);
87c1915d
HS		 1826 rt2x00_set_field32(&reg, MM20_PROT_CFG_PROTECT_RATE, mm20_rate);
1827 rt2x00_set_field32(&reg, MM20_PROT_CFG_PROTECT_CTRL, mm20_mode);
1828 rt2800_register_write(rt2x00dev, MM20_PROT_CFG, reg);
1829
eebd68e7 1830 reg = rt2800_register_read(rt2x00dev, MM40_PROT_CFG);
87c1915d
HS		 1831 rt2x00_set_field32(&reg, MM40_PROT_CFG_PROTECT_RATE, mm40_rate);
1832 rt2x00_set_field32(&reg, MM40_PROT_CFG_PROTECT_CTRL, mm40_mode);
1833 rt2800_register_write(rt2x00dev, MM40_PROT_CFG, reg);
1834
eebd68e7 1835 reg = rt2800_register_read(rt2x00dev, GF20_PROT_CFG);
87c1915d
HS		 1836 rt2x00_set_field32(&reg, GF20_PROT_CFG_PROTECT_RATE, gf20_rate);
1837 rt2x00_set_field32(&reg, GF20_PROT_CFG_PROTECT_CTRL, gf20_mode);
1838 rt2800_register_write(rt2x00dev, GF20_PROT_CFG, reg);
1839
eebd68e7 1840 reg = rt2800_register_read(rt2x00dev, GF40_PROT_CFG);
87c1915d
HS		 1841 rt2x00_set_field32(&reg, GF40_PROT_CFG_PROTECT_RATE, gf40_rate);
1842 rt2x00_set_field32(&reg, GF40_PROT_CFG_PROTECT_CTRL, gf40_mode);
1843 rt2800_register_write(rt2x00dev, GF40_PROT_CFG, reg);
1844}
1845
02044643
HS		 1846void rt2800_config_erp(struct rt2x00_dev *rt2x00dev, struct rt2x00lib_erp *erp,
1847 u32 changed)
f4450616
BZ		 1848{
1849 u32 reg;
1850
02044643 1851 if (changed & BSS_CHANGED_ERP_PREAMBLE) {
eebd68e7 1852 reg = rt2800_register_read(rt2x00dev, AUTO_RSP_CFG);
02044643
HS		 1853 rt2x00_set_field32(&reg, AUTO_RSP_CFG_AR_PREAMBLE,
1854 !!erp->short_preamble);
1855 rt2800_register_write(rt2x00dev, AUTO_RSP_CFG, reg);
1856 }
f4450616 1857
02044643 1858 if (changed & BSS_CHANGED_ERP_CTS_PROT) {
eebd68e7 1859 reg = rt2800_register_read(rt2x00dev, OFDM_PROT_CFG);
02044643
HS		 1860 rt2x00_set_field32(&reg, OFDM_PROT_CFG_PROTECT_CTRL,
1861 erp->cts_protection ? 2 : 0);
1862 rt2800_register_write(rt2x00dev, OFDM_PROT_CFG, reg);
1863 }
f4450616 1864
02044643
HS		 1865 if (changed & BSS_CHANGED_BASIC_RATES) {
1866 rt2800_register_write(rt2x00dev, LEGACY_BASIC_RATE,
770e4b73 1867 0xff0 | erp->basic_rates);
02044643
HS		 1868 rt2800_register_write(rt2x00dev, HT_BASIC_RATE, 0x00008003);
1869 }
f4450616 1870
02044643 1871 if (changed & BSS_CHANGED_ERP_SLOT) {
eebd68e7 1872 reg = rt2800_register_read(rt2x00dev, BKOFF_SLOT_CFG);
02044643
HS		 1873 rt2x00_set_field32(&reg, BKOFF_SLOT_CFG_SLOT_TIME,
1874 erp->slot_time);
1875 rt2800_register_write(rt2x00dev, BKOFF_SLOT_CFG, reg);
f4450616 1876
eebd68e7 1877 reg = rt2800_register_read(rt2x00dev, XIFS_TIME_CFG);
02044643
HS		 1878 rt2x00_set_field32(&reg, XIFS_TIME_CFG_EIFS, erp->eifs);
1879 rt2800_register_write(rt2x00dev, XIFS_TIME_CFG, reg);
1880 }
f4450616 1881
02044643 1882 if (changed & BSS_CHANGED_BEACON_INT) {
eebd68e7 1883 reg = rt2800_register_read(rt2x00dev, BCN_TIME_CFG);
02044643
HS		 1884 rt2x00_set_field32(&reg, BCN_TIME_CFG_BEACON_INTERVAL,
1885 erp->beacon_int * 16);
1886 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, reg);
1887 }
87c1915d
HS		 1888
1889 if (changed & BSS_CHANGED_HT)
1890 rt2800_config_ht_opmode(rt2x00dev, erp);
f4450616
BZ		 1891}
1892EXPORT_SYMBOL_GPL(rt2800_config_erp);
1893
872834df
GW		 1894static void rt2800_config_3572bt_ant(struct rt2x00_dev *rt2x00dev)
1895{
1896 u32 reg;
1897 u16 eeprom;
1898 u8 led_ctrl, led_g_mode, led_r_mode;
1899
eebd68e7 1900 reg = rt2800_register_read(rt2x00dev, GPIO_SWITCH);
57fbcce3 1901 if (rt2x00dev->curr_band == NL80211_BAND_5GHZ) {
872834df
GW		 1902 rt2x00_set_field32(&reg, GPIO_SWITCH_0, 1);
1903 rt2x00_set_field32(&reg, GPIO_SWITCH_1, 1);
1904 } else {
1905 rt2x00_set_field32(&reg, GPIO_SWITCH_0, 0);
1906 rt2x00_set_field32(&reg, GPIO_SWITCH_1, 0);
1907 }
1908 rt2800_register_write(rt2x00dev, GPIO_SWITCH, reg);
1909
eebd68e7 1910 reg = rt2800_register_read(rt2x00dev, LED_CFG);
872834df
GW		 1911 led_g_mode = rt2x00_get_field32(reg, LED_CFG_LED_POLAR) ? 3 : 0;
1912 led_r_mode = rt2x00_get_field32(reg, LED_CFG_LED_POLAR) ? 0 : 3;
1913 if (led_g_mode != rt2x00_get_field32(reg, LED_CFG_G_LED_MODE) ||
1914 led_r_mode != rt2x00_get_field32(reg, LED_CFG_R_LED_MODE)) {
5c6a2585 1915 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_FREQ);
872834df
GW		 1916 led_ctrl = rt2x00_get_field16(eeprom, EEPROM_FREQ_LED_MODE);
1917 if (led_ctrl == 0 || led_ctrl > 0x40) {
1918 rt2x00_set_field32(&reg, LED_CFG_G_LED_MODE, led_g_mode);
1919 rt2x00_set_field32(&reg, LED_CFG_R_LED_MODE, led_r_mode);
1920 rt2800_register_write(rt2x00dev, LED_CFG, reg);
1921 } else {
1922 rt2800_mcu_request(rt2x00dev, MCU_BAND_SELECT, 0xff,
1923 (led_g_mode << 2) | led_r_mode, 1);
1924 }
1925 }
1926}
1927
d96aa640
RJH		 1928static void rt2800_set_ant_diversity(struct rt2x00_dev *rt2x00dev,
1929 enum antenna ant)
1930{
1931 u32 reg;
1932 u8 eesk_pin = (ant == ANTENNA_A) ? 1 : 0;
1933 u8 gpio_bit3 = (ant == ANTENNA_A) ? 0 : 1;
1934
1935 if (rt2x00_is_pci(rt2x00dev)) {
eebd68e7 1936 reg = rt2800_register_read(rt2x00dev, E2PROM_CSR);
d96aa640
RJH		 1937 rt2x00_set_field32(&reg, E2PROM_CSR_DATA_CLOCK, eesk_pin);
1938 rt2800_register_write(rt2x00dev, E2PROM_CSR, reg);
1939 } else if (rt2x00_is_usb(rt2x00dev))
1940 rt2800_mcu_request(rt2x00dev, MCU_ANT_SELECT, 0xff,
1941 eesk_pin, 0);
1942
eebd68e7 1943 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
99bdf51a
GW		 1944 rt2x00_set_field32(&reg, GPIO_CTRL_DIR3, 0);
1945 rt2x00_set_field32(&reg, GPIO_CTRL_VAL3, gpio_bit3);
1946 rt2800_register_write(rt2x00dev, GPIO_CTRL, reg);
d96aa640
RJH		 1947}
1948
f4450616
BZ		 1949void rt2800_config_ant(struct rt2x00_dev *rt2x00dev, struct antenna_setup *ant)
1950{
1951 u8 r1;
1952 u8 r3;
d96aa640 1953 u16 eeprom;
f4450616 1954
5fbbe378
AB		 1955 r1 = rt2800_bbp_read(rt2x00dev, 1);
1956 r3 = rt2800_bbp_read(rt2x00dev, 3);
f4450616 1957
872834df 1958 if (rt2x00_rt(rt2x00dev, RT3572) &&
c429dfef 1959 rt2x00_has_cap_bt_coexist(rt2x00dev))
872834df
GW		 1960 rt2800_config_3572bt_ant(rt2x00dev);
1961
f4450616
BZ		 1962 /*
1963 * Configure the TX antenna.
1964 */
d96aa640 1965 switch (ant->tx_chain_num) {
f4450616
BZ		 1966 case 1:
1967 rt2x00_set_field8(&r1, BBP1_TX_ANTENNA, 0);
f4450616
BZ		 1968 break;
1969 case 2:
872834df 1970 if (rt2x00_rt(rt2x00dev, RT3572) &&
c429dfef 1971 rt2x00_has_cap_bt_coexist(rt2x00dev))
872834df
GW		 1972 rt2x00_set_field8(&r1, BBP1_TX_ANTENNA, 1);
1973 else
1974 rt2x00_set_field8(&r1, BBP1_TX_ANTENNA, 2);
f4450616
BZ		 1975 break;
1976 case 3:
4788ac1e 1977 rt2x00_set_field8(&r1, BBP1_TX_ANTENNA, 2);
f4450616
BZ		 1978 break;
1979 }
1980
1981 /*
1982 * Configure the RX antenna.
1983 */
d96aa640 1984 switch (ant->rx_chain_num) {
f4450616 1985 case 1:
d96aa640
RJH		 1986 if (rt2x00_rt(rt2x00dev, RT3070) ||
1987 rt2x00_rt(rt2x00dev, RT3090) ||
03839951 1988 rt2x00_rt(rt2x00dev, RT3352) ||
d96aa640 1989 rt2x00_rt(rt2x00dev, RT3390)) {
5c6a2585
AB		 1990 eeprom = rt2800_eeprom_read(rt2x00dev,
1991 EEPROM_NIC_CONF1);
d96aa640
RJH		 1992 if (rt2x00_get_field16(eeprom,
1993 EEPROM_NIC_CONF1_ANT_DIVERSITY))
1994 rt2800_set_ant_diversity(rt2x00dev,
1995 rt2x00dev->default_ant.rx);
1996 }
f4450616
BZ		 1997 rt2x00_set_field8(&r3, BBP3_RX_ANTENNA, 0);
1998 break;
1999 case 2:
872834df 2000 if (rt2x00_rt(rt2x00dev, RT3572) &&
c429dfef 2001 rt2x00_has_cap_bt_coexist(rt2x00dev)) {
872834df
GW		 2002 rt2x00_set_field8(&r3, BBP3_RX_ADC, 1);
2003 rt2x00_set_field8(&r3, BBP3_RX_ANTENNA,
57fbcce3 2004 rt2x00dev->curr_band == NL80211_BAND_5GHZ);
872834df
GW		 2005 rt2800_set_ant_diversity(rt2x00dev, ANTENNA_B);
2006 } else {
2007 rt2x00_set_field8(&r3, BBP3_RX_ANTENNA, 1);
2008 }
f4450616
BZ		 2009 break;
2010 case 3:
2011 rt2x00_set_field8(&r3, BBP3_RX_ANTENNA, 2);
2012 break;
2013 }
2014
2015 rt2800_bbp_write(rt2x00dev, 3, r3);
2016 rt2800_bbp_write(rt2x00dev, 1, r1);
5cddb3c2
GJ		 2017
2018 if (rt2x00_rt(rt2x00dev, RT3593)) {
2019 if (ant->rx_chain_num == 1)
2020 rt2800_bbp_write(rt2x00dev, 86, 0x00);
2021 else
2022 rt2800_bbp_write(rt2x00dev, 86, 0x46);
2023 }
f4450616
BZ		 2024}
2025EXPORT_SYMBOL_GPL(rt2800_config_ant);
2026
2027static void rt2800_config_lna_gain(struct rt2x00_dev *rt2x00dev,
2028 struct rt2x00lib_conf *libconf)
2029{
2030 u16 eeprom;
2031 short lna_gain;
2032
2033 if (libconf->rf.channel <= 14) {
5c6a2585 2034 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_LNA);
f4450616
BZ		 2035 lna_gain = rt2x00_get_field16(eeprom, EEPROM_LNA_BG);
2036 } else if (libconf->rf.channel <= 64) {
5c6a2585 2037 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_LNA);
f4450616
BZ		 2038 lna_gain = rt2x00_get_field16(eeprom, EEPROM_LNA_A0);
2039 } else if (libconf->rf.channel <= 128) {
f36bb0ca 2040 if (rt2x00_rt(rt2x00dev, RT3593)) {
5c6a2585 2041 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_EXT_LNA2);
f36bb0ca
GJ		 2042 lna_gain = rt2x00_get_field16(eeprom,
2043 EEPROM_EXT_LNA2_A1);
2044 } else {
5c6a2585 2045 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_BG2);
f36bb0ca
GJ		 2046 lna_gain = rt2x00_get_field16(eeprom,
2047 EEPROM_RSSI_BG2_LNA_A1);
2048 }
f4450616 2049 } else {
f36bb0ca 2050 if (rt2x00_rt(rt2x00dev, RT3593)) {
5c6a2585 2051 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_EXT_LNA2);
f36bb0ca
GJ		 2052 lna_gain = rt2x00_get_field16(eeprom,
2053 EEPROM_EXT_LNA2_A2);
2054 } else {
5c6a2585 2055 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_A2);
f36bb0ca
GJ		 2056 lna_gain = rt2x00_get_field16(eeprom,
2057 EEPROM_RSSI_A2_LNA_A2);
2058 }
f4450616
BZ		 2059 }
2060
2061 rt2x00dev->lna_gain = lna_gain;
2062}
2063
5c4412e0
DG		 2064static inline bool rt2800_clk_is_20mhz(struct rt2x00_dev *rt2x00dev)
2065{
2066 return clk_get_rate(rt2x00dev->clk) == 20000000;
2067}
2068
3f1b8739
GJ		 2069#define FREQ_OFFSET_BOUND 0x5f
2070
88452541 2071static void rt2800_freq_cal_mode1(struct rt2x00_dev *rt2x00dev)
3f1b8739
GJ		 2072{
2073 u8 freq_offset, prev_freq_offset;
2074 u8 rfcsr, prev_rfcsr;
2075
2076 freq_offset = rt2x00_get_field8(rt2x00dev->freq_offset, RFCSR17_CODE);
2077 freq_offset = min_t(u8, freq_offset, FREQ_OFFSET_BOUND);
2078
16d571bb 2079 rfcsr = rt2800_rfcsr_read(rt2x00dev, 17);
3f1b8739
GJ		 2080 prev_rfcsr = rfcsr;
2081
2082 rt2x00_set_field8(&rfcsr, RFCSR17_CODE, freq_offset);
2083 if (rfcsr == prev_rfcsr)
2084 return;
2085
2086 if (rt2x00_is_usb(rt2x00dev)) {
2087 rt2800_mcu_request(rt2x00dev, MCU_FREQ_OFFSET, 0xff,
2088 freq_offset, prev_rfcsr);
2089 return;
2090 }
2091
2092 prev_freq_offset = rt2x00_get_field8(prev_rfcsr, RFCSR17_CODE);
2093 while (prev_freq_offset != freq_offset) {
2094 if (prev_freq_offset < freq_offset)
2095 prev_freq_offset++;
2096 else
2097 prev_freq_offset--;
2098
2099 rt2x00_set_field8(&rfcsr, RFCSR17_CODE, prev_freq_offset);
2100 rt2800_rfcsr_write(rt2x00dev, 17, rfcsr);
2101
2102 usleep_range(1000, 1500);
2103 }
2104}
2105
06855ef4
GW		 2106static void rt2800_config_channel_rf2xxx(struct rt2x00_dev *rt2x00dev,
2107 struct ieee80211_conf *conf,
2108 struct rf_channel *rf,
2109 struct channel_info *info)
f4450616
BZ		 2110{
2111 rt2x00_set_field32(&rf->rf4, RF4_FREQ_OFFSET, rt2x00dev->freq_offset);
2112
d96aa640 2113 if (rt2x00dev->default_ant.tx_chain_num == 1)
f4450616
BZ		 2114 rt2x00_set_field32(&rf->rf2, RF2_ANTENNA_TX1, 1);
2115
d96aa640 2116 if (rt2x00dev->default_ant.rx_chain_num == 1) {
f4450616
BZ		 2117 rt2x00_set_field32(&rf->rf2, RF2_ANTENNA_RX1, 1);
2118 rt2x00_set_field32(&rf->rf2, RF2_ANTENNA_RX2, 1);
d96aa640 2119 } else if (rt2x00dev->default_ant.rx_chain_num == 2)
f4450616
BZ		 2120 rt2x00_set_field32(&rf->rf2, RF2_ANTENNA_RX2, 1);
2121
2122 if (rf->channel > 14) {
2123 /*
2124 * When TX power is below 0, we should increase it by 7 to
25985edc 2125 * make it a positive value (Minimum value is -7).
f4450616
BZ		 2126 * However this means that values between 0 and 7 have
2127 * double meaning, and we should set a 7DBm boost flag.
2128 */
2129 rt2x00_set_field32(&rf->rf3, RF3_TXPOWER_A_7DBM_BOOST,
8d1331b3 2130 (info->default_power1 >= 0));
f4450616 2131
8d1331b3
ID		 2132 if (info->default_power1 < 0)
2133 info->default_power1 += 7;
f4450616 2134
8d1331b3 2135 rt2x00_set_field32(&rf->rf3, RF3_TXPOWER_A, info->default_power1);
f4450616
BZ		 2136
2137 rt2x00_set_field32(&rf->rf4, RF4_TXPOWER_A_7DBM_BOOST,
8d1331b3 2138 (info->default_power2 >= 0));
f4450616 2139
8d1331b3
ID		 2140 if (info->default_power2 < 0)
2141 info->default_power2 += 7;
f4450616 2142
8d1331b3 2143 rt2x00_set_field32(&rf->rf4, RF4_TXPOWER_A, info->default_power2);
f4450616 2144 } else {
8d1331b3
ID		 2145 rt2x00_set_field32(&rf->rf3, RF3_TXPOWER_G, info->default_power1);
2146 rt2x00_set_field32(&rf->rf4, RF4_TXPOWER_G, info->default_power2);
f4450616
BZ		 2147 }
2148
2149 rt2x00_set_field32(&rf->rf4, RF4_HT40, conf_is_ht40(conf));
2150
2151 rt2800_rf_write(rt2x00dev, 1, rf->rf1);
2152 rt2800_rf_write(rt2x00dev, 2, rf->rf2);
2153 rt2800_rf_write(rt2x00dev, 3, rf->rf3 & ~0x00000004);
2154 rt2800_rf_write(rt2x00dev, 4, rf->rf4);
2155
2156 udelay(200);
2157
2158 rt2800_rf_write(rt2x00dev, 1, rf->rf1);
2159 rt2800_rf_write(rt2x00dev, 2, rf->rf2);
2160 rt2800_rf_write(rt2x00dev, 3, rf->rf3 | 0x00000004);
2161 rt2800_rf_write(rt2x00dev, 4, rf->rf4);
2162
2163 udelay(200);
2164
2165 rt2800_rf_write(rt2x00dev, 1, rf->rf1);
2166 rt2800_rf_write(rt2x00dev, 2, rf->rf2);
2167 rt2800_rf_write(rt2x00dev, 3, rf->rf3 & ~0x00000004);
2168 rt2800_rf_write(rt2x00dev, 4, rf->rf4);
2169}
2170
06855ef4
GW		 2171static void rt2800_config_channel_rf3xxx(struct rt2x00_dev *rt2x00dev,
2172 struct ieee80211_conf *conf,
2173 struct rf_channel *rf,
2174 struct channel_info *info)
f4450616 2175{
3a1c0128 2176 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
f1f12f98 2177 u8 rfcsr, calib_tx, calib_rx;
f4450616
BZ		 2178
2179 rt2800_rfcsr_write(rt2x00dev, 2, rf->rf1);
7f4666ab 2180
16d571bb 2181 rfcsr = rt2800_rfcsr_read(rt2x00dev, 3);
7f4666ab
SG		 2182 rt2x00_set_field8(&rfcsr, RFCSR3_K, rf->rf3);
2183 rt2800_rfcsr_write(rt2x00dev, 3, rfcsr);
f4450616 2184
16d571bb 2185 rfcsr = rt2800_rfcsr_read(rt2x00dev, 6);
fab799c3 2186 rt2x00_set_field8(&rfcsr, RFCSR6_R1, rf->rf2);
f4450616
BZ		 2187 rt2800_rfcsr_write(rt2x00dev, 6, rfcsr);
2188
16d571bb 2189 rfcsr = rt2800_rfcsr_read(rt2x00dev, 12);
8d1331b3 2190 rt2x00_set_field8(&rfcsr, RFCSR12_TX_POWER, info->default_power1);
f4450616
BZ		 2191 rt2800_rfcsr_write(rt2x00dev, 12, rfcsr);
2192
16d571bb 2193 rfcsr = rt2800_rfcsr_read(rt2x00dev, 13);
8d1331b3 2194 rt2x00_set_field8(&rfcsr, RFCSR13_TX_POWER, info->default_power2);
5a673964 2195 rt2800_rfcsr_write(rt2x00dev, 13, rfcsr);
e3bab197 2196
16d571bb 2197 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
e3bab197 2198 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 0);
7ad63035
GW		 2199 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD,
2200 rt2x00dev->default_ant.rx_chain_num <= 1);
2201 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD,
2202 rt2x00dev->default_ant.rx_chain_num <= 2);
e3bab197 2203 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 0);
7ad63035
GW		 2204 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD,
2205 rt2x00dev->default_ant.tx_chain_num <= 1);
2206 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD,
2207 rt2x00dev->default_ant.tx_chain_num <= 2);
e3bab197 2208 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
5a673964 2209
16d571bb 2210 rfcsr = rt2800_rfcsr_read(rt2x00dev, 23);
f4450616
BZ		 2211 rt2x00_set_field8(&rfcsr, RFCSR23_FREQ_OFFSET, rt2x00dev->freq_offset);
2212 rt2800_rfcsr_write(rt2x00dev, 23, rfcsr);
2213
f1f12f98
SG		 2214 if (rt2x00_rt(rt2x00dev, RT3390)) {
2215 calib_tx = conf_is_ht40(conf) ? 0x68 : 0x4f;
2216 calib_rx = conf_is_ht40(conf) ? 0x6f : 0x4f;
2217 } else {
3a1c0128
GW		 2218 if (conf_is_ht40(conf)) {
2219 calib_tx = drv_data->calibration_bw40;
2220 calib_rx = drv_data->calibration_bw40;
2221 } else {
2222 calib_tx = drv_data->calibration_bw20;
2223 calib_rx = drv_data->calibration_bw20;
2224 }
f1f12f98
SG		 2225 }
2226
16d571bb 2227 rfcsr = rt2800_rfcsr_read(rt2x00dev, 24);
f1f12f98
SG		 2228 rt2x00_set_field8(&rfcsr, RFCSR24_TX_CALIB, calib_tx);
2229 rt2800_rfcsr_write(rt2x00dev, 24, rfcsr);
2230
16d571bb 2231 rfcsr = rt2800_rfcsr_read(rt2x00dev, 31);
f1f12f98
SG		 2232 rt2x00_set_field8(&rfcsr, RFCSR31_RX_CALIB, calib_rx);
2233 rt2800_rfcsr_write(rt2x00dev, 31, rfcsr);
f4450616 2234
16d571bb 2235 rfcsr = rt2800_rfcsr_read(rt2x00dev, 7);
f4450616 2236 rt2x00_set_field8(&rfcsr, RFCSR7_RF_TUNING, 1);
71976907 2237 rt2800_rfcsr_write(rt2x00dev, 7, rfcsr);
3e0c7643 2238
16d571bb 2239 rfcsr = rt2800_rfcsr_read(rt2x00dev, 30);
3e0c7643
SG		 2240 rt2x00_set_field8(&rfcsr, RFCSR30_RF_CALIBRATION, 1);
2241 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
31369c32
SG		 2242
2243 usleep_range(1000, 1500);
2244
3e0c7643
SG		 2245 rt2x00_set_field8(&rfcsr, RFCSR30_RF_CALIBRATION, 0);
2246 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
f4450616
BZ		 2247}
2248
872834df
GW		 2249static void rt2800_config_channel_rf3052(struct rt2x00_dev *rt2x00dev,
2250 struct ieee80211_conf *conf,
2251 struct rf_channel *rf,
2252 struct channel_info *info)
2253{
3a1c0128 2254 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
872834df
GW		 2255 u8 rfcsr;
2256 u32 reg;
2257
2258 if (rf->channel <= 14) {
5d137dff
GW		 2259 rt2800_bbp_write(rt2x00dev, 25, drv_data->bbp25);
2260 rt2800_bbp_write(rt2x00dev, 26, drv_data->bbp26);
872834df
GW		 2261 } else {
2262 rt2800_bbp_write(rt2x00dev, 25, 0x09);
2263 rt2800_bbp_write(rt2x00dev, 26, 0xff);
2264 }
2265
2266 rt2800_rfcsr_write(rt2x00dev, 2, rf->rf1);
2267 rt2800_rfcsr_write(rt2x00dev, 3, rf->rf3);
2268
16d571bb 2269 rfcsr = rt2800_rfcsr_read(rt2x00dev, 6);
872834df
GW		 2270 rt2x00_set_field8(&rfcsr, RFCSR6_R1, rf->rf2);
2271 if (rf->channel <= 14)
2272 rt2x00_set_field8(&rfcsr, RFCSR6_TXDIV, 2);
2273 else
2274 rt2x00_set_field8(&rfcsr, RFCSR6_TXDIV, 1);
2275 rt2800_rfcsr_write(rt2x00dev, 6, rfcsr);
2276
16d571bb 2277 rfcsr = rt2800_rfcsr_read(rt2x00dev, 5);
872834df
GW		 2278 if (rf->channel <= 14)
2279 rt2x00_set_field8(&rfcsr, RFCSR5_R1, 1);
2280 else
2281 rt2x00_set_field8(&rfcsr, RFCSR5_R1, 2);
2282 rt2800_rfcsr_write(rt2x00dev, 5, rfcsr);
2283
16d571bb 2284 rfcsr = rt2800_rfcsr_read(rt2x00dev, 12);
872834df
GW		 2285 if (rf->channel <= 14) {
2286 rt2x00_set_field8(&rfcsr, RFCSR12_DR0, 3);
2287 rt2x00_set_field8(&rfcsr, RFCSR12_TX_POWER,
569ffa56 2288 info->default_power1);
872834df
GW		 2289 } else {
2290 rt2x00_set_field8(&rfcsr, RFCSR12_DR0, 7);
2291 rt2x00_set_field8(&rfcsr, RFCSR12_TX_POWER,
2292 (info->default_power1 & 0x3) |
2293 ((info->default_power1 & 0xC) << 1));
2294 }
2295 rt2800_rfcsr_write(rt2x00dev, 12, rfcsr);
2296
16d571bb 2297 rfcsr = rt2800_rfcsr_read(rt2x00dev, 13);
872834df
GW		 2298 if (rf->channel <= 14) {
2299 rt2x00_set_field8(&rfcsr, RFCSR13_DR0, 3);
2300 rt2x00_set_field8(&rfcsr, RFCSR13_TX_POWER,
569ffa56 2301 info->default_power2);
872834df
GW		 2302 } else {
2303 rt2x00_set_field8(&rfcsr, RFCSR13_DR0, 7);
2304 rt2x00_set_field8(&rfcsr, RFCSR13_TX_POWER,
2305 (info->default_power2 & 0x3) |
2306 ((info->default_power2 & 0xC) << 1));
2307 }
2308 rt2800_rfcsr_write(rt2x00dev, 13, rfcsr);
2309
16d571bb 2310 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
872834df
GW		 2311 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 0);
2312 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 0);
2313 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 0);
2314 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 0);
0cd461ef
GW		 2315 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 0);
2316 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 0);
c429dfef 2317 if (rt2x00_has_cap_bt_coexist(rt2x00dev)) {
872834df
GW		 2318 if (rf->channel <= 14) {
2319 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 1);
2320 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 1);
2321 }
2322 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 1);
2323 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 1);
2324 } else {
2325 switch (rt2x00dev->default_ant.tx_chain_num) {
2326 case 1:
2327 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 1);
2328 case 2:
2329 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 1);
2330 break;
2331 }
2332
2333 switch (rt2x00dev->default_ant.rx_chain_num) {
2334 case 1:
2335 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 1);
2336 case 2:
2337 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 1);
2338 break;
2339 }
2340 }
2341 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
2342
16d571bb 2343 rfcsr = rt2800_rfcsr_read(rt2x00dev, 23);
872834df
GW		 2344 rt2x00_set_field8(&rfcsr, RFCSR23_FREQ_OFFSET, rt2x00dev->freq_offset);
2345 rt2800_rfcsr_write(rt2x00dev, 23, rfcsr);
2346
3a1c0128
GW		 2347 if (conf_is_ht40(conf)) {
2348 rt2800_rfcsr_write(rt2x00dev, 24, drv_data->calibration_bw40);
2349 rt2800_rfcsr_write(rt2x00dev, 31, drv_data->calibration_bw40);
2350 } else {
2351 rt2800_rfcsr_write(rt2x00dev, 24, drv_data->calibration_bw20);
2352 rt2800_rfcsr_write(rt2x00dev, 31, drv_data->calibration_bw20);
2353 }
872834df
GW		 2354
2355 if (rf->channel <= 14) {
2356 rt2800_rfcsr_write(rt2x00dev, 7, 0xd8);
2357 rt2800_rfcsr_write(rt2x00dev, 9, 0xc3);
2358 rt2800_rfcsr_write(rt2x00dev, 10, 0xf1);
2359 rt2800_rfcsr_write(rt2x00dev, 11, 0xb9);
2360 rt2800_rfcsr_write(rt2x00dev, 15, 0x53);
77c06c2c
GW		 2361 rfcsr = 0x4c;
2362 rt2x00_set_field8(&rfcsr, RFCSR16_TXMIXER_GAIN,
2363 drv_data->txmixer_gain_24g);
2364 rt2800_rfcsr_write(rt2x00dev, 16, rfcsr);
872834df
GW		 2365 rt2800_rfcsr_write(rt2x00dev, 17, 0x23);
2366 rt2800_rfcsr_write(rt2x00dev, 19, 0x93);
2367 rt2800_rfcsr_write(rt2x00dev, 20, 0xb3);
2368 rt2800_rfcsr_write(rt2x00dev, 25, 0x15);
2369 rt2800_rfcsr_write(rt2x00dev, 26, 0x85);
2370 rt2800_rfcsr_write(rt2x00dev, 27, 0x00);
2371 rt2800_rfcsr_write(rt2x00dev, 29, 0x9b);
2372 } else {
16d571bb 2373 rfcsr = rt2800_rfcsr_read(rt2x00dev, 7);
58b8ae14
GW		 2374 rt2x00_set_field8(&rfcsr, RFCSR7_BIT2, 1);
2375 rt2x00_set_field8(&rfcsr, RFCSR7_BIT3, 0);
2376 rt2x00_set_field8(&rfcsr, RFCSR7_BIT4, 1);
2377 rt2x00_set_field8(&rfcsr, RFCSR7_BITS67, 0);
2378 rt2800_rfcsr_write(rt2x00dev, 7, rfcsr);
872834df
GW		 2379 rt2800_rfcsr_write(rt2x00dev, 9, 0xc0);
2380 rt2800_rfcsr_write(rt2x00dev, 10, 0xf1);
2381 rt2800_rfcsr_write(rt2x00dev, 11, 0x00);
2382 rt2800_rfcsr_write(rt2x00dev, 15, 0x43);
77c06c2c
GW		 2383 rfcsr = 0x7a;
2384 rt2x00_set_field8(&rfcsr, RFCSR16_TXMIXER_GAIN,
2385 drv_data->txmixer_gain_5g);
2386 rt2800_rfcsr_write(rt2x00dev, 16, rfcsr);
872834df
GW		 2387 rt2800_rfcsr_write(rt2x00dev, 17, 0x23);
2388 if (rf->channel <= 64) {
2389 rt2800_rfcsr_write(rt2x00dev, 19, 0xb7);
2390 rt2800_rfcsr_write(rt2x00dev, 20, 0xf6);
2391 rt2800_rfcsr_write(rt2x00dev, 25, 0x3d);
2392 } else if (rf->channel <= 128) {
2393 rt2800_rfcsr_write(rt2x00dev, 19, 0x74);
2394 rt2800_rfcsr_write(rt2x00dev, 20, 0xf4);
2395 rt2800_rfcsr_write(rt2x00dev, 25, 0x01);
2396 } else {
2397 rt2800_rfcsr_write(rt2x00dev, 19, 0x72);
2398 rt2800_rfcsr_write(rt2x00dev, 20, 0xf3);
2399 rt2800_rfcsr_write(rt2x00dev, 25, 0x01);
2400 }
2401 rt2800_rfcsr_write(rt2x00dev, 26, 0x87);
2402 rt2800_rfcsr_write(rt2x00dev, 27, 0x01);
2403 rt2800_rfcsr_write(rt2x00dev, 29, 0x9f);
2404 }
2405
eebd68e7 2406 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
99bdf51a 2407 rt2x00_set_field32(&reg, GPIO_CTRL_DIR7, 0);
872834df 2408 if (rf->channel <= 14)
99bdf51a 2409 rt2x00_set_field32(&reg, GPIO_CTRL_VAL7, 1);
872834df 2410 else
99bdf51a
GW		 2411 rt2x00_set_field32(&reg, GPIO_CTRL_VAL7, 0);
2412 rt2800_register_write(rt2x00dev, GPIO_CTRL, reg);
872834df 2413
16d571bb 2414 rfcsr = rt2800_rfcsr_read(rt2x00dev, 7);
872834df
GW		 2415 rt2x00_set_field8(&rfcsr, RFCSR7_RF_TUNING, 1);
2416 rt2800_rfcsr_write(rt2x00dev, 7, rfcsr);
2417}
60687ba7 2418
f42b0465
GJ		 2419static void rt2800_config_channel_rf3053(struct rt2x00_dev *rt2x00dev,
2420 struct ieee80211_conf *conf,
2421 struct rf_channel *rf,
2422 struct channel_info *info)
2423{
2424 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
2425 u8 txrx_agc_fc;
2426 u8 txrx_h20m;
2427 u8 rfcsr;
2428 u8 bbp;
2429 const bool txbf_enabled = false; /* TODO */
2430
2431 /* TODO: use TX{0,1,2}FinePowerControl values from EEPROM */
5fbbe378 2432 bbp = rt2800_bbp_read(rt2x00dev, 109);
f42b0465
GJ		 2433 rt2x00_set_field8(&bbp, BBP109_TX0_POWER, 0);
2434 rt2x00_set_field8(&bbp, BBP109_TX1_POWER, 0);
2435 rt2800_bbp_write(rt2x00dev, 109, bbp);
2436
5fbbe378 2437 bbp = rt2800_bbp_read(rt2x00dev, 110);
f42b0465
GJ		 2438 rt2x00_set_field8(&bbp, BBP110_TX2_POWER, 0);
2439 rt2800_bbp_write(rt2x00dev, 110, bbp);
2440
2441 if (rf->channel <= 14) {
2442 /* Restore BBP 25 & 26 for 2.4 GHz */
2443 rt2800_bbp_write(rt2x00dev, 25, drv_data->bbp25);
2444 rt2800_bbp_write(rt2x00dev, 26, drv_data->bbp26);
2445 } else {
2446 /* Hard code BBP 25 & 26 for 5GHz */
2447
2448 /* Enable IQ Phase correction */
2449 rt2800_bbp_write(rt2x00dev, 25, 0x09);
2450 /* Setup IQ Phase correction value */
2451 rt2800_bbp_write(rt2x00dev, 26, 0xff);
2452 }
2453
2454 rt2800_rfcsr_write(rt2x00dev, 8, rf->rf1);
2455 rt2800_rfcsr_write(rt2x00dev, 9, rf->rf3 & 0xf);
2456
16d571bb 2457 rfcsr = rt2800_rfcsr_read(rt2x00dev, 11);
f42b0465
GJ		 2458 rt2x00_set_field8(&rfcsr, RFCSR11_R, (rf->rf2 & 0x3));
2459 rt2800_rfcsr_write(rt2x00dev, 11, rfcsr);
2460
16d571bb 2461 rfcsr = rt2800_rfcsr_read(rt2x00dev, 11);
f42b0465
GJ		 2462 rt2x00_set_field8(&rfcsr, RFCSR11_PLL_IDOH, 1);
2463 if (rf->channel <= 14)
2464 rt2x00_set_field8(&rfcsr, RFCSR11_PLL_MOD, 1);
2465 else
2466 rt2x00_set_field8(&rfcsr, RFCSR11_PLL_MOD, 2);
2467 rt2800_rfcsr_write(rt2x00dev, 11, rfcsr);
2468
16d571bb 2469 rfcsr = rt2800_rfcsr_read(rt2x00dev, 53);
f42b0465
GJ		 2470 if (rf->channel <= 14) {
2471 rfcsr = 0;
2472 rt2x00_set_field8(&rfcsr, RFCSR53_TX_POWER,
2473 info->default_power1 & 0x1f);
2474 } else {
2475 if (rt2x00_is_usb(rt2x00dev))
2476 rfcsr = 0x40;
2477
2478 rt2x00_set_field8(&rfcsr, RFCSR53_TX_POWER,
2479 ((info->default_power1 & 0x18) << 1) |
2480 (info->default_power1 & 7));
2481 }
2482 rt2800_rfcsr_write(rt2x00dev, 53, rfcsr);
2483
16d571bb 2484 rfcsr = rt2800_rfcsr_read(rt2x00dev, 55);
f42b0465
GJ		 2485 if (rf->channel <= 14) {
2486 rfcsr = 0;
2487 rt2x00_set_field8(&rfcsr, RFCSR55_TX_POWER,
2488 info->default_power2 & 0x1f);
2489 } else {
2490 if (rt2x00_is_usb(rt2x00dev))
2491 rfcsr = 0x40;
2492
2493 rt2x00_set_field8(&rfcsr, RFCSR55_TX_POWER,
2494 ((info->default_power2 & 0x18) << 1) |
2495 (info->default_power2 & 7));
2496 }
2497 rt2800_rfcsr_write(rt2x00dev, 55, rfcsr);
2498
16d571bb 2499 rfcsr = rt2800_rfcsr_read(rt2x00dev, 54);
f42b0465
GJ		 2500 if (rf->channel <= 14) {
2501 rfcsr = 0;
2502 rt2x00_set_field8(&rfcsr, RFCSR54_TX_POWER,
2503 info->default_power3 & 0x1f);
2504 } else {
2505 if (rt2x00_is_usb(rt2x00dev))
2506 rfcsr = 0x40;
2507
2508 rt2x00_set_field8(&rfcsr, RFCSR54_TX_POWER,
2509 ((info->default_power3 & 0x18) << 1) |
2510 (info->default_power3 & 7));
2511 }
2512 rt2800_rfcsr_write(rt2x00dev, 54, rfcsr);
2513
16d571bb 2514 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
f42b0465
GJ		 2515 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 0);
2516 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 0);
2517 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 0);
2518 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 0);
2519 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 0);
2520 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 0);
2521 rt2x00_set_field8(&rfcsr, RFCSR1_RF_BLOCK_EN, 1);
2522 rt2x00_set_field8(&rfcsr, RFCSR1_PLL_PD, 1);
2523
2524 switch (rt2x00dev->default_ant.tx_chain_num) {
2525 case 3:
2526 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 1);
2527 /* fallthrough */
2528 case 2:
2529 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 1);
2530 /* fallthrough */
2531 case 1:
2532 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 1);
2533 break;
2534 }
2535
2536 switch (rt2x00dev->default_ant.rx_chain_num) {
2537 case 3:
2538 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 1);
2539 /* fallthrough */
2540 case 2:
2541 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 1);
2542 /* fallthrough */
2543 case 1:
2544 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 1);
2545 break;
2546 }
2547 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
2548
88452541 2549 rt2800_freq_cal_mode1(rt2x00dev);
f42b0465
GJ		 2550
2551 if (conf_is_ht40(conf)) {
2552 txrx_agc_fc = rt2x00_get_field8(drv_data->calibration_bw40,
2553 RFCSR24_TX_AGC_FC);
2554 txrx_h20m = rt2x00_get_field8(drv_data->calibration_bw40,
2555 RFCSR24_TX_H20M);
2556 } else {
2557 txrx_agc_fc = rt2x00_get_field8(drv_data->calibration_bw20,
2558 RFCSR24_TX_AGC_FC);
2559 txrx_h20m = rt2x00_get_field8(drv_data->calibration_bw20,
2560 RFCSR24_TX_H20M);
2561 }
2562
2563 /* NOTE: the reference driver does not writes the new value
2564 * back to RFCSR 32
2565 */
16d571bb 2566 rfcsr = rt2800_rfcsr_read(rt2x00dev, 32);
f42b0465
GJ		 2567 rt2x00_set_field8(&rfcsr, RFCSR32_TX_AGC_FC, txrx_agc_fc);
2568
2569 if (rf->channel <= 14)
2570 rfcsr = 0xa0;
2571 else
2572 rfcsr = 0x80;
2573 rt2800_rfcsr_write(rt2x00dev, 31, rfcsr);
2574
16d571bb 2575 rfcsr = rt2800_rfcsr_read(rt2x00dev, 30);
f42b0465
GJ		 2576 rt2x00_set_field8(&rfcsr, RFCSR30_TX_H20M, txrx_h20m);
2577 rt2x00_set_field8(&rfcsr, RFCSR30_RX_H20M, txrx_h20m);
2578 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
2579
2580 /* Band selection */
16d571bb 2581 rfcsr = rt2800_rfcsr_read(rt2x00dev, 36);
f42b0465
GJ		 2582 if (rf->channel <= 14)
2583 rt2x00_set_field8(&rfcsr, RFCSR36_RF_BS, 1);
2584 else
2585 rt2x00_set_field8(&rfcsr, RFCSR36_RF_BS, 0);
2586 rt2800_rfcsr_write(rt2x00dev, 36, rfcsr);
2587
16d571bb 2588 rfcsr = rt2800_rfcsr_read(rt2x00dev, 34);
f42b0465
GJ		 2589 if (rf->channel <= 14)
2590 rfcsr = 0x3c;
2591 else
2592 rfcsr = 0x20;
2593 rt2800_rfcsr_write(rt2x00dev, 34, rfcsr);
2594
16d571bb 2595 rfcsr = rt2800_rfcsr_read(rt2x00dev, 12);
f42b0465
GJ		 2596 if (rf->channel <= 14)
2597 rfcsr = 0x1a;
2598 else
2599 rfcsr = 0x12;
2600 rt2800_rfcsr_write(rt2x00dev, 12, rfcsr);
2601
16d571bb 2602 rfcsr = rt2800_rfcsr_read(rt2x00dev, 6);
f42b0465
GJ		 2603 if (rf->channel >= 1 && rf->channel <= 14)
2604 rt2x00_set_field8(&rfcsr, RFCSR6_VCO_IC, 1);
2605 else if (rf->channel >= 36 && rf->channel <= 64)
2606 rt2x00_set_field8(&rfcsr, RFCSR6_VCO_IC, 2);
2607 else if (rf->channel >= 100 && rf->channel <= 128)
2608 rt2x00_set_field8(&rfcsr, RFCSR6_VCO_IC, 2);
2609 else
2610 rt2x00_set_field8(&rfcsr, RFCSR6_VCO_IC, 1);
2611 rt2800_rfcsr_write(rt2x00dev, 6, rfcsr);
2612
16d571bb 2613 rfcsr = rt2800_rfcsr_read(rt2x00dev, 30);
f42b0465
GJ		 2614 rt2x00_set_field8(&rfcsr, RFCSR30_RX_VCM, 2);
2615 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
2616
2617 rt2800_rfcsr_write(rt2x00dev, 46, 0x60);
2618
2619 if (rf->channel <= 14) {
2620 rt2800_rfcsr_write(rt2x00dev, 10, 0xd3);
2621 rt2800_rfcsr_write(rt2x00dev, 13, 0x12);
2622 } else {
2623 rt2800_rfcsr_write(rt2x00dev, 10, 0xd8);
2624 rt2800_rfcsr_write(rt2x00dev, 13, 0x23);
2625 }
2626
16d571bb 2627 rfcsr = rt2800_rfcsr_read(rt2x00dev, 51);
f42b0465
GJ		 2628 rt2x00_set_field8(&rfcsr, RFCSR51_BITS01, 1);
2629 rt2800_rfcsr_write(rt2x00dev, 51, rfcsr);
2630
16d571bb 2631 rfcsr = rt2800_rfcsr_read(rt2x00dev, 51);
f42b0465
GJ		 2632 if (rf->channel <= 14) {
2633 rt2x00_set_field8(&rfcsr, RFCSR51_BITS24, 5);
2634 rt2x00_set_field8(&rfcsr, RFCSR51_BITS57, 3);
2635 } else {
2636 rt2x00_set_field8(&rfcsr, RFCSR51_BITS24, 4);
2637 rt2x00_set_field8(&rfcsr, RFCSR51_BITS57, 2);
2638 }
2639 rt2800_rfcsr_write(rt2x00dev, 51, rfcsr);
2640
16d571bb 2641 rfcsr = rt2800_rfcsr_read(rt2x00dev, 49);
f42b0465
GJ		 2642 if (rf->channel <= 14)
2643 rt2x00_set_field8(&rfcsr, RFCSR49_TX_LO1_IC, 3);
2644 else
2645 rt2x00_set_field8(&rfcsr, RFCSR49_TX_LO1_IC, 2);
2646
2647 if (txbf_enabled)
2648 rt2x00_set_field8(&rfcsr, RFCSR49_TX_DIV, 1);
2649
2650 rt2800_rfcsr_write(rt2x00dev, 49, rfcsr);
2651
16d571bb 2652 rfcsr = rt2800_rfcsr_read(rt2x00dev, 50);
f42b0465
GJ		 2653 rt2x00_set_field8(&rfcsr, RFCSR50_TX_LO1_EN, 0);
2654 rt2800_rfcsr_write(rt2x00dev, 50, rfcsr);
2655
16d571bb 2656 rfcsr = rt2800_rfcsr_read(rt2x00dev, 57);
f42b0465
GJ		 2657 if (rf->channel <= 14)
2658 rt2x00_set_field8(&rfcsr, RFCSR57_DRV_CC, 0x1b);
2659 else
2660 rt2x00_set_field8(&rfcsr, RFCSR57_DRV_CC, 0x0f);
2661 rt2800_rfcsr_write(rt2x00dev, 57, rfcsr);
2662
2663 if (rf->channel <= 14) {
2664 rt2800_rfcsr_write(rt2x00dev, 44, 0x93);
2665 rt2800_rfcsr_write(rt2x00dev, 52, 0x45);
2666 } else {
2667 rt2800_rfcsr_write(rt2x00dev, 44, 0x9b);
2668 rt2800_rfcsr_write(rt2x00dev, 52, 0x05);
2669 }
2670
2671 /* Initiate VCO calibration */
16d571bb 2672 rfcsr = rt2800_rfcsr_read(rt2x00dev, 3);
f42b0465
GJ		 2673 if (rf->channel <= 14) {
2674 rt2x00_set_field8(&rfcsr, RFCSR3_VCOCAL_EN, 1);
2675 } else {
2676 rt2x00_set_field8(&rfcsr, RFCSR3_BIT1, 1);
2677 rt2x00_set_field8(&rfcsr, RFCSR3_BIT2, 1);
2678 rt2x00_set_field8(&rfcsr, RFCSR3_BIT3, 1);
2679 rt2x00_set_field8(&rfcsr, RFCSR3_BIT4, 1);
2680 rt2x00_set_field8(&rfcsr, RFCSR3_BIT5, 1);
2681 rt2x00_set_field8(&rfcsr, RFCSR3_VCOCAL_EN, 1);
2682 }
2683 rt2800_rfcsr_write(rt2x00dev, 3, rfcsr);
2684
2685 if (rf->channel >= 1 && rf->channel <= 14) {
2686 rfcsr = 0x23;
2687 if (txbf_enabled)
2688 rt2x00_set_field8(&rfcsr, RFCSR39_RX_DIV, 1);
2689 rt2800_rfcsr_write(rt2x00dev, 39, rfcsr);
2690
2691 rt2800_rfcsr_write(rt2x00dev, 45, 0xbb);
2692 } else if (rf->channel >= 36 && rf->channel <= 64) {
2693 rfcsr = 0x36;
2694 if (txbf_enabled)
2695 rt2x00_set_field8(&rfcsr, RFCSR39_RX_DIV, 1);
2696 rt2800_rfcsr_write(rt2x00dev, 39, 0x36);
2697
2698 rt2800_rfcsr_write(rt2x00dev, 45, 0xeb);
2699 } else if (rf->channel >= 100 && rf->channel <= 128) {
2700 rfcsr = 0x32;
2701 if (txbf_enabled)
2702 rt2x00_set_field8(&rfcsr, RFCSR39_RX_DIV, 1);
2703 rt2800_rfcsr_write(rt2x00dev, 39, rfcsr);
2704
2705 rt2800_rfcsr_write(rt2x00dev, 45, 0xb3);
2706 } else {
2707 rfcsr = 0x30;
2708 if (txbf_enabled)
2709 rt2x00_set_field8(&rfcsr, RFCSR39_RX_DIV, 1);
2710 rt2800_rfcsr_write(rt2x00dev, 39, rfcsr);
2711
2712 rt2800_rfcsr_write(rt2x00dev, 45, 0x9b);
2713 }
2714}
2715
7573cb5b 2716#define POWER_BOUND 0x27
8f821098 2717#define POWER_BOUND_5G 0x2b
0c9e5fb9 2718
a89534ed
WH		 2719static void rt2800_config_channel_rf3290(struct rt2x00_dev *rt2x00dev,
2720 struct ieee80211_conf *conf,
2721 struct rf_channel *rf,
2722 struct channel_info *info)
2723{
2724 u8 rfcsr;
2725
2726 rt2800_rfcsr_write(rt2x00dev, 8, rf->rf1);
2727 rt2800_rfcsr_write(rt2x00dev, 9, rf->rf3);
16d571bb 2728 rfcsr = rt2800_rfcsr_read(rt2x00dev, 11);
a89534ed
WH		 2729 rt2x00_set_field8(&rfcsr, RFCSR11_R, rf->rf2);
2730 rt2800_rfcsr_write(rt2x00dev, 11, rfcsr);
2731
16d571bb 2732 rfcsr = rt2800_rfcsr_read(rt2x00dev, 49);
7573cb5b
SG		 2733 if (info->default_power1 > POWER_BOUND)
2734 rt2x00_set_field8(&rfcsr, RFCSR49_TX, POWER_BOUND);
a89534ed
WH		 2735 else
2736 rt2x00_set_field8(&rfcsr, RFCSR49_TX, info->default_power1);
2737 rt2800_rfcsr_write(rt2x00dev, 49, rfcsr);
2738
88452541 2739 rt2800_freq_cal_mode1(rt2x00dev);
a89534ed
WH		 2740
2741 if (rf->channel <= 14) {
2742 if (rf->channel == 6)
2743 rt2800_bbp_write(rt2x00dev, 68, 0x0c);
2744 else
2745 rt2800_bbp_write(rt2x00dev, 68, 0x0b);
2746
2747 if (rf->channel >= 1 && rf->channel <= 6)
2748 rt2800_bbp_write(rt2x00dev, 59, 0x0f);
2749 else if (rf->channel >= 7 && rf->channel <= 11)
2750 rt2800_bbp_write(rt2x00dev, 59, 0x0e);
2751 else if (rf->channel >= 12 && rf->channel <= 14)
2752 rt2800_bbp_write(rt2x00dev, 59, 0x0d);
2753 }
2754}
2755
03839951
DG		 2756static void rt2800_config_channel_rf3322(struct rt2x00_dev *rt2x00dev,
2757 struct ieee80211_conf *conf,
2758 struct rf_channel *rf,
2759 struct channel_info *info)
2760{
2761 u8 rfcsr;
2762
2763 rt2800_rfcsr_write(rt2x00dev, 8, rf->rf1);
2764 rt2800_rfcsr_write(rt2x00dev, 9, rf->rf3);
2765
2766 rt2800_rfcsr_write(rt2x00dev, 11, 0x42);
2767 rt2800_rfcsr_write(rt2x00dev, 12, 0x1c);
2768 rt2800_rfcsr_write(rt2x00dev, 13, 0x00);
2769
2770 if (info->default_power1 > POWER_BOUND)
2771 rt2800_rfcsr_write(rt2x00dev, 47, POWER_BOUND);
2772 else
2773 rt2800_rfcsr_write(rt2x00dev, 47, info->default_power1);
2774
2775 if (info->default_power2 > POWER_BOUND)
2776 rt2800_rfcsr_write(rt2x00dev, 48, POWER_BOUND);
2777 else
2778 rt2800_rfcsr_write(rt2x00dev, 48, info->default_power2);
2779
88452541 2780 rt2800_freq_cal_mode1(rt2x00dev);
03839951 2781
16d571bb 2782 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
03839951
DG		 2783 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 1);
2784 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 1);
2785
2786 if ( rt2x00dev->default_ant.tx_chain_num == 2 )
2787 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 1);
2788 else
2789 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 0);
2790
2791 if ( rt2x00dev->default_ant.rx_chain_num == 2 )
2792 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 1);
2793 else
2794 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 0);
2795
2796 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 0);
2797 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 0);
2798
2799 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
2800
2801 rt2800_rfcsr_write(rt2x00dev, 31, 80);
2802}
2803
60687ba7 2804static void rt2800_config_channel_rf53xx(struct rt2x00_dev *rt2x00dev,
adde5882
GJ		 2805 struct ieee80211_conf *conf,
2806 struct rf_channel *rf,
2807 struct channel_info *info)
2808{
2809 u8 rfcsr;
adde5882
GJ		 2810
2811 rt2800_rfcsr_write(rt2x00dev, 8, rf->rf1);
2812 rt2800_rfcsr_write(rt2x00dev, 9, rf->rf3);
16d571bb 2813 rfcsr = rt2800_rfcsr_read(rt2x00dev, 11);
adde5882
GJ		 2814 rt2x00_set_field8(&rfcsr, RFCSR11_R, rf->rf2);
2815 rt2800_rfcsr_write(rt2x00dev, 11, rfcsr);
2816
16d571bb 2817 rfcsr = rt2800_rfcsr_read(rt2x00dev, 49);
7573cb5b
SG		 2818 if (info->default_power1 > POWER_BOUND)
2819 rt2x00_set_field8(&rfcsr, RFCSR49_TX, POWER_BOUND);
adde5882
GJ		 2820 else
2821 rt2x00_set_field8(&rfcsr, RFCSR49_TX, info->default_power1);
2822 rt2800_rfcsr_write(rt2x00dev, 49, rfcsr);
2823
cff3d1f0 2824 if (rt2x00_rt(rt2x00dev, RT5392)) {
16d571bb 2825 rfcsr = rt2800_rfcsr_read(rt2x00dev, 50);
6264995f 2826 if (info->default_power2 > POWER_BOUND)
7573cb5b 2827 rt2x00_set_field8(&rfcsr, RFCSR50_TX, POWER_BOUND);
cff3d1f0
ZL		 2828 else
2829 rt2x00_set_field8(&rfcsr, RFCSR50_TX,
2830 info->default_power2);
2831 rt2800_rfcsr_write(rt2x00dev, 50, rfcsr);
2832 }
2833
16d571bb 2834 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
cff3d1f0
ZL		 2835 if (rt2x00_rt(rt2x00dev, RT5392)) {
2836 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 1);
2837 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 1);
2838 }
adde5882
GJ		 2839 rt2x00_set_field8(&rfcsr, RFCSR1_RF_BLOCK_EN, 1);
2840 rt2x00_set_field8(&rfcsr, RFCSR1_PLL_PD, 1);
2841 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 1);
2842 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 1);
2843 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
2844
88452541 2845 rt2800_freq_cal_mode1(rt2x00dev);
adde5882 2846
adde5882
GJ		 2847 if (rf->channel <= 14) {
2848 int idx = rf->channel-1;
2849
c429dfef 2850 if (rt2x00_has_cap_bt_coexist(rt2x00dev)) {
adde5882
GJ		 2851 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F)) {
2852 /* r55/r59 value array of channel 1~14 */
2853 static const char r55_bt_rev[] = {0x83, 0x83,
2854 0x83, 0x73, 0x73, 0x63, 0x53, 0x53,
2855 0x53, 0x43, 0x43, 0x43, 0x43, 0x43};
2856 static const char r59_bt_rev[] = {0x0e, 0x0e,
2857 0x0e, 0x0e, 0x0e, 0x0b, 0x0a, 0x09,
2858 0x07, 0x07, 0x07, 0x07, 0x07, 0x07};
2859
2860 rt2800_rfcsr_write(rt2x00dev, 55,
2861 r55_bt_rev[idx]);
2862 rt2800_rfcsr_write(rt2x00dev, 59,
2863 r59_bt_rev[idx]);
2864 } else {
2865 static const char r59_bt[] = {0x8b, 0x8b, 0x8b,
2866 0x8b, 0x8b, 0x8b, 0x8b, 0x8a, 0x89,
2867 0x88, 0x88, 0x86, 0x85, 0x84};
2868
2869 rt2800_rfcsr_write(rt2x00dev, 59, r59_bt[idx]);
2870 }
2871 } else {
2872 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F)) {
2873 static const char r55_nonbt_rev[] = {0x23, 0x23,
2874 0x23, 0x23, 0x13, 0x13, 0x03, 0x03,
2875 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
2876 static const char r59_nonbt_rev[] = {0x07, 0x07,
2877 0x07, 0x07, 0x07, 0x07, 0x07, 0x07,
2878 0x07, 0x07, 0x06, 0x05, 0x04, 0x04};
2879
2880 rt2800_rfcsr_write(rt2x00dev, 55,
2881 r55_nonbt_rev[idx]);
2882 rt2800_rfcsr_write(rt2x00dev, 59,
2883 r59_nonbt_rev[idx]);
2ed71884 2884 } else if (rt2x00_rt(rt2x00dev, RT5390) ||
41977e86
RY		 2885 rt2x00_rt(rt2x00dev, RT5392) ||
2886 rt2x00_rt(rt2x00dev, RT6352)) {
adde5882
GJ		 2887 static const char r59_non_bt[] = {0x8f, 0x8f,
2888 0x8f, 0x8f, 0x8f, 0x8f, 0x8f, 0x8d,
2889 0x8a, 0x88, 0x88, 0x87, 0x87, 0x86};
2890
98e71f44
SV		 2891 rt2800_rfcsr_write(rt2x00dev, 59,
2892 r59_non_bt[idx]);
2893 } else if (rt2x00_rt(rt2x00dev, RT5350)) {
2894 static const char r59_non_bt[] = {0x0b, 0x0b,
2895 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0a,
2896 0x0a, 0x09, 0x08, 0x07, 0x07, 0x06};
2897
adde5882
GJ		 2898 rt2800_rfcsr_write(rt2x00dev, 59,
2899 r59_non_bt[idx]);
2900 }
2901 }
2902 }
60687ba7
RST		 2903}
2904
8f821098
SG		 2905static void rt2800_config_channel_rf55xx(struct rt2x00_dev *rt2x00dev,
2906 struct ieee80211_conf *conf,
2907 struct rf_channel *rf,
2908 struct channel_info *info)
2909{
2910 u8 rfcsr, ep_reg;
d5ae7a6b 2911 u32 reg;
8f821098
SG		 2912 int power_bound;
2913
2914 /* TODO */
2915 const bool is_11b = false;
2916 const bool is_type_ep = false;
2917
eebd68e7 2918 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
d5ae7a6b
SG		 2919 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL,
2920 (rf->channel > 14 || conf_is_ht40(conf)) ? 5 : 0);
2921 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
8f821098
SG		 2922
2923 /* Order of values on rf_channel entry: N, K, mod, R */
2924 rt2800_rfcsr_write(rt2x00dev, 8, rf->rf1 & 0xff);
2925
16d571bb 2926 rfcsr = rt2800_rfcsr_read(rt2x00dev, 9);
8f821098
SG		 2927 rt2x00_set_field8(&rfcsr, RFCSR9_K, rf->rf2 & 0xf);
2928 rt2x00_set_field8(&rfcsr, RFCSR9_N, (rf->rf1 & 0x100) >> 8);
2929 rt2x00_set_field8(&rfcsr, RFCSR9_MOD, ((rf->rf3 - 8) & 0x4) >> 2);
2930 rt2800_rfcsr_write(rt2x00dev, 9, rfcsr);
2931
16d571bb 2932 rfcsr = rt2800_rfcsr_read(rt2x00dev, 11);
8f821098
SG		 2933 rt2x00_set_field8(&rfcsr, RFCSR11_R, rf->rf4 - 1);
2934 rt2x00_set_field8(&rfcsr, RFCSR11_MOD, (rf->rf3 - 8) & 0x3);
2935 rt2800_rfcsr_write(rt2x00dev, 11, rfcsr);
2936
2937 if (rf->channel <= 14) {
2938 rt2800_rfcsr_write(rt2x00dev, 10, 0x90);
2939 /* FIXME: RF11 owerwrite ? */
2940 rt2800_rfcsr_write(rt2x00dev, 11, 0x4A);
2941 rt2800_rfcsr_write(rt2x00dev, 12, 0x52);
2942 rt2800_rfcsr_write(rt2x00dev, 13, 0x42);
2943 rt2800_rfcsr_write(rt2x00dev, 22, 0x40);
2944 rt2800_rfcsr_write(rt2x00dev, 24, 0x4A);
2945 rt2800_rfcsr_write(rt2x00dev, 25, 0x80);
2946 rt2800_rfcsr_write(rt2x00dev, 27, 0x42);
2947 rt2800_rfcsr_write(rt2x00dev, 36, 0x80);
2948 rt2800_rfcsr_write(rt2x00dev, 37, 0x08);
2949 rt2800_rfcsr_write(rt2x00dev, 38, 0x89);
2950 rt2800_rfcsr_write(rt2x00dev, 39, 0x1B);
2951 rt2800_rfcsr_write(rt2x00dev, 40, 0x0D);
2952 rt2800_rfcsr_write(rt2x00dev, 41, 0x9B);
2953 rt2800_rfcsr_write(rt2x00dev, 42, 0xD5);
2954 rt2800_rfcsr_write(rt2x00dev, 43, 0x72);
2955 rt2800_rfcsr_write(rt2x00dev, 44, 0x0E);
2956 rt2800_rfcsr_write(rt2x00dev, 45, 0xA2);
2957 rt2800_rfcsr_write(rt2x00dev, 46, 0x6B);
2958 rt2800_rfcsr_write(rt2x00dev, 48, 0x10);
2959 rt2800_rfcsr_write(rt2x00dev, 51, 0x3E);
2960 rt2800_rfcsr_write(rt2x00dev, 52, 0x48);
2961 rt2800_rfcsr_write(rt2x00dev, 54, 0x38);
2962 rt2800_rfcsr_write(rt2x00dev, 56, 0xA1);
2963 rt2800_rfcsr_write(rt2x00dev, 57, 0x00);
2964 rt2800_rfcsr_write(rt2x00dev, 58, 0x39);
2965 rt2800_rfcsr_write(rt2x00dev, 60, 0x45);
2966 rt2800_rfcsr_write(rt2x00dev, 61, 0x91);
2967 rt2800_rfcsr_write(rt2x00dev, 62, 0x39);
2968
2969 /* TODO RF27 <- tssi */
2970
2971 rfcsr = rf->channel <= 10 ? 0x07 : 0x06;
2972 rt2800_rfcsr_write(rt2x00dev, 23, rfcsr);
2973 rt2800_rfcsr_write(rt2x00dev, 59, rfcsr);
2974
2975 if (is_11b) {
2976 /* CCK */
2977 rt2800_rfcsr_write(rt2x00dev, 31, 0xF8);
2978 rt2800_rfcsr_write(rt2x00dev, 32, 0xC0);
2979 if (is_type_ep)
2980 rt2800_rfcsr_write(rt2x00dev, 55, 0x06);
2981 else
2982 rt2800_rfcsr_write(rt2x00dev, 55, 0x47);
2983 } else {
2984 /* OFDM */
2985 if (is_type_ep)
2986 rt2800_rfcsr_write(rt2x00dev, 55, 0x03);
2987 else
2988 rt2800_rfcsr_write(rt2x00dev, 55, 0x43);
2989 }
2990
2991 power_bound = POWER_BOUND;
2992 ep_reg = 0x2;
2993 } else {
2994 rt2800_rfcsr_write(rt2x00dev, 10, 0x97);
2995 /* FIMXE: RF11 overwrite */
2996 rt2800_rfcsr_write(rt2x00dev, 11, 0x40);
2997 rt2800_rfcsr_write(rt2x00dev, 25, 0xBF);
2998 rt2800_rfcsr_write(rt2x00dev, 27, 0x42);
2999 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
3000 rt2800_rfcsr_write(rt2x00dev, 37, 0x04);
3001 rt2800_rfcsr_write(rt2x00dev, 38, 0x85);
3002 rt2800_rfcsr_write(rt2x00dev, 40, 0x42);
3003 rt2800_rfcsr_write(rt2x00dev, 41, 0xBB);
3004 rt2800_rfcsr_write(rt2x00dev, 42, 0xD7);
3005 rt2800_rfcsr_write(rt2x00dev, 45, 0x41);
3006 rt2800_rfcsr_write(rt2x00dev, 48, 0x00);
3007 rt2800_rfcsr_write(rt2x00dev, 57, 0x77);
3008 rt2800_rfcsr_write(rt2x00dev, 60, 0x05);
3009 rt2800_rfcsr_write(rt2x00dev, 61, 0x01);
3010
3011 /* TODO RF27 <- tssi */
3012
3013 if (rf->channel >= 36 && rf->channel <= 64) {
3014
3015 rt2800_rfcsr_write(rt2x00dev, 12, 0x2E);
3016 rt2800_rfcsr_write(rt2x00dev, 13, 0x22);
3017 rt2800_rfcsr_write(rt2x00dev, 22, 0x60);
3018 rt2800_rfcsr_write(rt2x00dev, 23, 0x7F);
3019 if (rf->channel <= 50)
3020 rt2800_rfcsr_write(rt2x00dev, 24, 0x09);
3021 else if (rf->channel >= 52)
3022 rt2800_rfcsr_write(rt2x00dev, 24, 0x07);
3023 rt2800_rfcsr_write(rt2x00dev, 39, 0x1C);
3024 rt2800_rfcsr_write(rt2x00dev, 43, 0x5B);
3025 rt2800_rfcsr_write(rt2x00dev, 44, 0X40);
3026 rt2800_rfcsr_write(rt2x00dev, 46, 0X00);
3027 rt2800_rfcsr_write(rt2x00dev, 51, 0xFE);
3028 rt2800_rfcsr_write(rt2x00dev, 52, 0x0C);
3029 rt2800_rfcsr_write(rt2x00dev, 54, 0xF8);
3030 if (rf->channel <= 50) {
3031 rt2800_rfcsr_write(rt2x00dev, 55, 0x06),
3032 rt2800_rfcsr_write(rt2x00dev, 56, 0xD3);
3033 } else if (rf->channel >= 52) {
3034 rt2800_rfcsr_write(rt2x00dev, 55, 0x04);
3035 rt2800_rfcsr_write(rt2x00dev, 56, 0xBB);
3036 }
3037
3038 rt2800_rfcsr_write(rt2x00dev, 58, 0x15);
3039 rt2800_rfcsr_write(rt2x00dev, 59, 0x7F);
3040 rt2800_rfcsr_write(rt2x00dev, 62, 0x15);
3041
3042 } else if (rf->channel >= 100 && rf->channel <= 165) {
3043
3044 rt2800_rfcsr_write(rt2x00dev, 12, 0x0E);
3045 rt2800_rfcsr_write(rt2x00dev, 13, 0x42);
3046 rt2800_rfcsr_write(rt2x00dev, 22, 0x40);
3047 if (rf->channel <= 153) {
3048 rt2800_rfcsr_write(rt2x00dev, 23, 0x3C);
3049 rt2800_rfcsr_write(rt2x00dev, 24, 0x06);
3050 } else if (rf->channel >= 155) {
3051 rt2800_rfcsr_write(rt2x00dev, 23, 0x38);
3052 rt2800_rfcsr_write(rt2x00dev, 24, 0x05);
3053 }
3054 if (rf->channel <= 138) {
3055 rt2800_rfcsr_write(rt2x00dev, 39, 0x1A);
3056 rt2800_rfcsr_write(rt2x00dev, 43, 0x3B);
3057 rt2800_rfcsr_write(rt2x00dev, 44, 0x20);
3058 rt2800_rfcsr_write(rt2x00dev, 46, 0x18);
3059 } else if (rf->channel >= 140) {
3060 rt2800_rfcsr_write(rt2x00dev, 39, 0x18);
3061 rt2800_rfcsr_write(rt2x00dev, 43, 0x1B);
3062 rt2800_rfcsr_write(rt2x00dev, 44, 0x10);
3063 rt2800_rfcsr_write(rt2x00dev, 46, 0X08);
3064 }
3065 if (rf->channel <= 124)
3066 rt2800_rfcsr_write(rt2x00dev, 51, 0xFC);
3067 else if (rf->channel >= 126)
3068 rt2800_rfcsr_write(rt2x00dev, 51, 0xEC);
3069 if (rf->channel <= 138)
3070 rt2800_rfcsr_write(rt2x00dev, 52, 0x06);
3071 else if (rf->channel >= 140)
3072 rt2800_rfcsr_write(rt2x00dev, 52, 0x06);
3073 rt2800_rfcsr_write(rt2x00dev, 54, 0xEB);
3074 if (rf->channel <= 138)
3075 rt2800_rfcsr_write(rt2x00dev, 55, 0x01);
3076 else if (rf->channel >= 140)
3077 rt2800_rfcsr_write(rt2x00dev, 55, 0x00);
3078 if (rf->channel <= 128)
3079 rt2800_rfcsr_write(rt2x00dev, 56, 0xBB);
3080 else if (rf->channel >= 130)
3081 rt2800_rfcsr_write(rt2x00dev, 56, 0xAB);
3082 if (rf->channel <= 116)
3083 rt2800_rfcsr_write(rt2x00dev, 58, 0x1D);
3084 else if (rf->channel >= 118)
3085 rt2800_rfcsr_write(rt2x00dev, 58, 0x15);
3086 if (rf->channel <= 138)
3087 rt2800_rfcsr_write(rt2x00dev, 59, 0x3F);
3088 else if (rf->channel >= 140)
3089 rt2800_rfcsr_write(rt2x00dev, 59, 0x7C);
3090 if (rf->channel <= 116)
3091 rt2800_rfcsr_write(rt2x00dev, 62, 0x1D);
3092 else if (rf->channel >= 118)
3093 rt2800_rfcsr_write(rt2x00dev, 62, 0x15);
3094 }
3095
3096 power_bound = POWER_BOUND_5G;
3097 ep_reg = 0x3;
3098 }
3099
16d571bb 3100 rfcsr = rt2800_rfcsr_read(rt2x00dev, 49);
8f821098
SG		 3101 if (info->default_power1 > power_bound)
3102 rt2x00_set_field8(&rfcsr, RFCSR49_TX, power_bound);
3103 else
3104 rt2x00_set_field8(&rfcsr, RFCSR49_TX, info->default_power1);
3105 if (is_type_ep)
3106 rt2x00_set_field8(&rfcsr, RFCSR49_EP, ep_reg);
3107 rt2800_rfcsr_write(rt2x00dev, 49, rfcsr);
3108
16d571bb 3109 rfcsr = rt2800_rfcsr_read(rt2x00dev, 50);
0847beb2 3110 if (info->default_power2 > power_bound)
8f821098
SG		 3111 rt2x00_set_field8(&rfcsr, RFCSR50_TX, power_bound);
3112 else
3113 rt2x00_set_field8(&rfcsr, RFCSR50_TX, info->default_power2);
3114 if (is_type_ep)
3115 rt2x00_set_field8(&rfcsr, RFCSR50_EP, ep_reg);
3116 rt2800_rfcsr_write(rt2x00dev, 50, rfcsr);
3117
16d571bb 3118 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
8f821098
SG		 3119 rt2x00_set_field8(&rfcsr, RFCSR1_RF_BLOCK_EN, 1);
3120 rt2x00_set_field8(&rfcsr, RFCSR1_PLL_PD, 1);
3121
3122 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD,
3123 rt2x00dev->default_ant.tx_chain_num >= 1);
3124 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD,
3125 rt2x00dev->default_ant.tx_chain_num == 2);
3126 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_PD, 0);
3127
3128 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD,
3129 rt2x00dev->default_ant.rx_chain_num >= 1);
3130 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD,
3131 rt2x00dev->default_ant.rx_chain_num == 2);
3132 rt2x00_set_field8(&rfcsr, RFCSR1_RX2_PD, 0);
3133
3134 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
3135 rt2800_rfcsr_write(rt2x00dev, 6, 0xe4);
3136
3137 if (conf_is_ht40(conf))
3138 rt2800_rfcsr_write(rt2x00dev, 30, 0x16);
3139 else
3140 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
3141
3142 if (!is_11b) {
3143 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
3144 rt2800_rfcsr_write(rt2x00dev, 32, 0x80);
3145 }
3146
3147 /* TODO proper frequency adjustment */
88452541 3148 rt2800_freq_cal_mode1(rt2x00dev);
8f821098
SG		 3149
3150 /* TODO merge with others */
16d571bb 3151 rfcsr = rt2800_rfcsr_read(rt2x00dev, 3);
8f821098
SG		 3152 rt2x00_set_field8(&rfcsr, RFCSR3_VCOCAL_EN, 1);
3153 rt2800_rfcsr_write(rt2x00dev, 3, rfcsr);
6803141b
SG		 3154
3155 /* BBP settings */
3156 rt2800_bbp_write(rt2x00dev, 62, 0x37 - rt2x00dev->lna_gain);
3157 rt2800_bbp_write(rt2x00dev, 63, 0x37 - rt2x00dev->lna_gain);
3158 rt2800_bbp_write(rt2x00dev, 64, 0x37 - rt2x00dev->lna_gain);
3159
3160 rt2800_bbp_write(rt2x00dev, 79, (rf->channel <= 14) ? 0x1C : 0x18);
3161 rt2800_bbp_write(rt2x00dev, 80, (rf->channel <= 14) ? 0x0E : 0x08);
3162 rt2800_bbp_write(rt2x00dev, 81, (rf->channel <= 14) ? 0x3A : 0x38);
3163 rt2800_bbp_write(rt2x00dev, 82, (rf->channel <= 14) ? 0x62 : 0x92);
3164
3165 /* GLRT band configuration */
3166 rt2800_bbp_write(rt2x00dev, 195, 128);
3167 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0xE0 : 0xF0);
3168 rt2800_bbp_write(rt2x00dev, 195, 129);
3169 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0x1F : 0x1E);
3170 rt2800_bbp_write(rt2x00dev, 195, 130);
3171 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0x38 : 0x28);
3172 rt2800_bbp_write(rt2x00dev, 195, 131);
3173 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0x32 : 0x20);
3174 rt2800_bbp_write(rt2x00dev, 195, 133);
3175 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0x28 : 0x7F);
3176 rt2800_bbp_write(rt2x00dev, 195, 124);
3177 rt2800_bbp_write(rt2x00dev, 196, (rf->channel <= 14) ? 0x19 : 0x7F);
8f821098
SG		 3178}
3179
41977e86
RY		 3180static void rt2800_config_channel_rf7620(struct rt2x00_dev *rt2x00dev,
3181 struct ieee80211_conf *conf,
3182 struct rf_channel *rf,
3183 struct channel_info *info)
3184{
3185 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
3186 u8 rx_agc_fc, tx_agc_fc;
3187 u8 rfcsr;
3188
3189 /* Frequeny plan setting */
3190 /* Rdiv setting (set 0x03 if Xtal==20)
3191 * R13[1:0]
3192 */
16d571bb 3193 rfcsr = rt2800_rfcsr_read(rt2x00dev, 13);
41977e86
RY		 3194 rt2x00_set_field8(&rfcsr, RFCSR13_RDIV_MT7620,
3195 rt2800_clk_is_20mhz(rt2x00dev) ? 3 : 0);
3196 rt2800_rfcsr_write(rt2x00dev, 13, rfcsr);
3197
3198 /* N setting
3199 * R20[7:0] in rf->rf1
3200 * R21[0] always 0
3201 */
16d571bb 3202 rfcsr = rt2800_rfcsr_read(rt2x00dev, 20);
41977e86
RY		 3203 rfcsr = (rf->rf1 & 0x00ff);
3204 rt2800_rfcsr_write(rt2x00dev, 20, rfcsr);
3205
16d571bb 3206 rfcsr = rt2800_rfcsr_read(rt2x00dev, 21);
41977e86
RY		 3207 rt2x00_set_field8(&rfcsr, RFCSR21_BIT1, 0);
3208 rt2800_rfcsr_write(rt2x00dev, 21, rfcsr);
3209
3210 /* K setting (always 0)
3211 * R16[3:0] (RF PLL freq selection)
3212 */
16d571bb 3213 rfcsr = rt2800_rfcsr_read(rt2x00dev, 16);
41977e86
RY		 3214 rt2x00_set_field8(&rfcsr, RFCSR16_RF_PLL_FREQ_SEL_MT7620, 0);
3215 rt2800_rfcsr_write(rt2x00dev, 16, rfcsr);
3216
3217 /* D setting (always 0)
3218 * R22[2:0] (D=15, R22[2:0]=<111>)
3219 */
16d571bb 3220 rfcsr = rt2800_rfcsr_read(rt2x00dev, 22);
41977e86
RY		 3221 rt2x00_set_field8(&rfcsr, RFCSR22_FREQPLAN_D_MT7620, 0);
3222 rt2800_rfcsr_write(rt2x00dev, 22, rfcsr);
3223
3224 /* Ksd setting
3225 * Ksd: R17<7:0> in rf->rf2
3226 * R18<7:0> in rf->rf3
3227 * R19<1:0> in rf->rf4
3228 */
16d571bb 3229 rfcsr = rt2800_rfcsr_read(rt2x00dev, 17);
41977e86
RY		 3230 rfcsr = rf->rf2;
3231 rt2800_rfcsr_write(rt2x00dev, 17, rfcsr);
3232
16d571bb 3233 rfcsr = rt2800_rfcsr_read(rt2x00dev, 18);
41977e86
RY		 3234 rfcsr = rf->rf3;
3235 rt2800_rfcsr_write(rt2x00dev, 18, rfcsr);
3236
16d571bb 3237 rfcsr = rt2800_rfcsr_read(rt2x00dev, 19);
41977e86
RY		 3238 rt2x00_set_field8(&rfcsr, RFCSR19_K, rf->rf4);
3239 rt2800_rfcsr_write(rt2x00dev, 19, rfcsr);
3240
3241 /* Default: XO=20MHz , SDM mode */
16d571bb 3242 rfcsr = rt2800_rfcsr_read(rt2x00dev, 16);
41977e86
RY		 3243 rt2x00_set_field8(&rfcsr, RFCSR16_SDM_MODE_MT7620, 0x80);
3244 rt2800_rfcsr_write(rt2x00dev, 16, rfcsr);
3245
16d571bb 3246 rfcsr = rt2800_rfcsr_read(rt2x00dev, 21);
41977e86
RY		 3247 rt2x00_set_field8(&rfcsr, RFCSR21_BIT8, 1);
3248 rt2800_rfcsr_write(rt2x00dev, 21, rfcsr);
3249
16d571bb 3250 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
41977e86
RY		 3251 rt2x00_set_field8(&rfcsr, RFCSR1_TX2_EN_MT7620,
3252 rt2x00dev->default_ant.tx_chain_num != 1);
3253 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
3254
16d571bb 3255 rfcsr = rt2800_rfcsr_read(rt2x00dev, 2);
41977e86
RY		 3256 rt2x00_set_field8(&rfcsr, RFCSR2_TX2_EN_MT7620,
3257 rt2x00dev->default_ant.tx_chain_num != 1);
3258 rt2x00_set_field8(&rfcsr, RFCSR2_RX2_EN_MT7620,
3259 rt2x00dev->default_ant.rx_chain_num != 1);
3260 rt2800_rfcsr_write(rt2x00dev, 2, rfcsr);
3261
16d571bb 3262 rfcsr = rt2800_rfcsr_read(rt2x00dev, 42);
41977e86
RY		 3263 rt2x00_set_field8(&rfcsr, RFCSR42_TX2_EN_MT7620,
3264 rt2x00dev->default_ant.tx_chain_num != 1);
3265 rt2800_rfcsr_write(rt2x00dev, 42, rfcsr);
3266
3267 /* RF for DC Cal BW */
3268 if (conf_is_ht40(conf)) {
3269 rt2800_rfcsr_write_dccal(rt2x00dev, 6, 0x10);
3270 rt2800_rfcsr_write_dccal(rt2x00dev, 7, 0x10);
3271 rt2800_rfcsr_write_dccal(rt2x00dev, 8, 0x04);
3272 rt2800_rfcsr_write_dccal(rt2x00dev, 58, 0x10);
3273 rt2800_rfcsr_write_dccal(rt2x00dev, 59, 0x10);
3274 } else {
3275 rt2800_rfcsr_write_dccal(rt2x00dev, 6, 0x20);
3276 rt2800_rfcsr_write_dccal(rt2x00dev, 7, 0x20);
3277 rt2800_rfcsr_write_dccal(rt2x00dev, 8, 0x00);
3278 rt2800_rfcsr_write_dccal(rt2x00dev, 58, 0x20);
3279 rt2800_rfcsr_write_dccal(rt2x00dev, 59, 0x20);
3280 }
3281
3282 if (conf_is_ht40(conf)) {
3283 rt2800_rfcsr_write_dccal(rt2x00dev, 58, 0x08);
3284 rt2800_rfcsr_write_dccal(rt2x00dev, 59, 0x08);
3285 } else {
3286 rt2800_rfcsr_write_dccal(rt2x00dev, 58, 0x28);
3287 rt2800_rfcsr_write_dccal(rt2x00dev, 59, 0x28);
3288 }
3289
16d571bb 3290 rfcsr = rt2800_rfcsr_read(rt2x00dev, 28);
41977e86
RY		 3291 rt2x00_set_field8(&rfcsr, RFCSR28_CH11_HT40,
3292 conf_is_ht40(conf) && (rf->channel == 11));
3293 rt2800_rfcsr_write(rt2x00dev, 28, rfcsr);
3294
3295 if (!test_bit(DEVICE_STATE_SCANNING, &rt2x00dev->flags)) {
3296 if (conf_is_ht40(conf)) {
3297 rx_agc_fc = drv_data->rx_calibration_bw40;
3298 tx_agc_fc = drv_data->tx_calibration_bw40;
3299 } else {
3300 rx_agc_fc = drv_data->rx_calibration_bw20;
3301 tx_agc_fc = drv_data->tx_calibration_bw20;
3302 }
16d571bb 3303 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 5, 6);
41977e86
RY		 3304 rfcsr &= (~0x3F);
3305 rfcsr |= rx_agc_fc;
3306 rt2800_rfcsr_write_bank(rt2x00dev, 5, 6, rfcsr);
16d571bb 3307 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 5, 7);
41977e86
RY		 3308 rfcsr &= (~0x3F);
3309 rfcsr |= rx_agc_fc;
3310 rt2800_rfcsr_write_bank(rt2x00dev, 5, 7, rfcsr);
16d571bb 3311 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 7, 6);
41977e86
RY		 3312 rfcsr &= (~0x3F);
3313 rfcsr |= rx_agc_fc;
3314 rt2800_rfcsr_write_bank(rt2x00dev, 7, 6, rfcsr);
16d571bb 3315 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 7, 7);
41977e86
RY		 3316 rfcsr &= (~0x3F);
3317 rfcsr |= rx_agc_fc;
3318 rt2800_rfcsr_write_bank(rt2x00dev, 7, 7, rfcsr);
3319
16d571bb 3320 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 5, 58);
41977e86
RY		 3321 rfcsr &= (~0x3F);
3322 rfcsr |= tx_agc_fc;
3323 rt2800_rfcsr_write_bank(rt2x00dev, 5, 58, rfcsr);
16d571bb 3324 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 5, 59);
41977e86
RY		 3325 rfcsr &= (~0x3F);
3326 rfcsr |= tx_agc_fc;
3327 rt2800_rfcsr_write_bank(rt2x00dev, 5, 59, rfcsr);
16d571bb 3328 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 7, 58);
41977e86
RY		 3329 rfcsr &= (~0x3F);
3330 rfcsr |= tx_agc_fc;
3331 rt2800_rfcsr_write_bank(rt2x00dev, 7, 58, rfcsr);
16d571bb 3332 rfcsr = rt2800_rfcsr_read_bank(rt2x00dev, 7, 59);
41977e86
RY		 3333 rfcsr &= (~0x3F);
3334 rfcsr |= tx_agc_fc;
3335 rt2800_rfcsr_write_bank(rt2x00dev, 7, 59, rfcsr);
3336 }
3337}
3338
3339static void rt2800_config_alc(struct rt2x00_dev *rt2x00dev,
3340 struct ieee80211_channel *chan,
3341 int power_level) {
3342 u16 eeprom, target_power, max_power;
3343 u32 mac_sys_ctrl, mac_status;
3344 u32 reg;
3345 u8 bbp;
3346 int i;
3347
3348 /* hardware unit is 0.5dBm, limited to 23.5dBm */
3349 power_level *= 2;
3350 if (power_level > 0x2f)
3351 power_level = 0x2f;
3352
3353 max_power = chan->max_power * 2;
3354 if (max_power > 0x2f)
3355 max_power = 0x2f;
3356
eebd68e7 3357 reg = rt2800_register_read(rt2x00dev, TX_ALC_CFG_0);
41977e86
RY		 3358 rt2x00_set_field32(&reg, TX_ALC_CFG_0_CH_INIT_0, power_level);
3359 rt2x00_set_field32(&reg, TX_ALC_CFG_0_CH_INIT_1, power_level);
3360 rt2x00_set_field32(&reg, TX_ALC_CFG_0_LIMIT_0, max_power);
3361 rt2x00_set_field32(&reg, TX_ALC_CFG_0_LIMIT_1, max_power);
3362
5c6a2585 3363 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
41977e86
RY		 3364 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_INTERNAL_TX_ALC)) {
3365 /* init base power by eeprom target power */
5c6a2585
AB		 3366 target_power = rt2800_eeprom_read(rt2x00dev,
3367 EEPROM_TXPOWER_INIT);
41977e86
RY		 3368 rt2x00_set_field32(&reg, TX_ALC_CFG_0_CH_INIT_0, target_power);
3369 rt2x00_set_field32(&reg, TX_ALC_CFG_0_CH_INIT_1, target_power);
3370 }
3371 rt2800_register_write(rt2x00dev, TX_ALC_CFG_0, reg);
3372
eebd68e7 3373 reg = rt2800_register_read(rt2x00dev, TX_ALC_CFG_1);
41977e86
RY		 3374 rt2x00_set_field32(&reg, TX_ALC_CFG_1_TX_TEMP_COMP, 0);
3375 rt2800_register_write(rt2x00dev, TX_ALC_CFG_1, reg);
3376
3377 /* Save MAC SYS CTRL registers */
eebd68e7 3378 mac_sys_ctrl = rt2800_register_read(rt2x00dev, MAC_SYS_CTRL);
41977e86
RY		 3379 /* Disable Tx/Rx */
3380 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, 0);
3381 /* Check MAC Tx/Rx idle */
3382 for (i = 0; i < 10000; i++) {
eebd68e7 3383 mac_status = rt2800_register_read(rt2x00dev, MAC_STATUS_CFG);
41977e86
RY		 3384 if (mac_status & 0x3)
3385 usleep_range(50, 200);
3386 else
3387 break;
3388 }
3389
3390 if (i == 10000)
3391 rt2x00_warn(rt2x00dev, "Wait MAC Status to MAX !!!\n");
3392
3393 if (chan->center_freq > 2457) {
5fbbe378 3394 bbp = rt2800_bbp_read(rt2x00dev, 30);
41977e86
RY		 3395 bbp = 0x40;
3396 rt2800_bbp_write(rt2x00dev, 30, bbp);
3397 rt2800_rfcsr_write(rt2x00dev, 39, 0);
3398 if (rt2x00_has_cap_external_lna_bg(rt2x00dev))
3399 rt2800_rfcsr_write(rt2x00dev, 42, 0xfb);
3400 else
3401 rt2800_rfcsr_write(rt2x00dev, 42, 0x7b);
3402 } else {
5fbbe378 3403 bbp = rt2800_bbp_read(rt2x00dev, 30);
41977e86
RY		 3404 bbp = 0x1f;
3405 rt2800_bbp_write(rt2x00dev, 30, bbp);
3406 rt2800_rfcsr_write(rt2x00dev, 39, 0x80);
3407 if (rt2x00_has_cap_external_lna_bg(rt2x00dev))
3408 rt2800_rfcsr_write(rt2x00dev, 42, 0xdb);
3409 else
3410 rt2800_rfcsr_write(rt2x00dev, 42, 0x5b);
3411 }
3412 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, mac_sys_ctrl);
2031bada
DG		 3413
3414 rt2800_vco_calibration(rt2x00dev);
41977e86
RY		 3415}
3416
5bc2dd06
SG		 3417static void rt2800_bbp_write_with_rx_chain(struct rt2x00_dev *rt2x00dev,
3418 const unsigned int word,
3419 const u8 value)
3420{
3421 u8 chain, reg;
3422
3423 for (chain = 0; chain < rt2x00dev->default_ant.rx_chain_num; chain++) {
5fbbe378 3424 reg = rt2800_bbp_read(rt2x00dev, 27);
5bc2dd06
SG		 3425 rt2x00_set_field8(&reg, BBP27_RX_CHAIN_SEL, chain);
3426 rt2800_bbp_write(rt2x00dev, 27, reg);
3427
3428 rt2800_bbp_write(rt2x00dev, word, value);
3429 }
3430}
3431
8756130b
SG		 3432static void rt2800_iq_calibrate(struct rt2x00_dev *rt2x00dev, int channel)
3433{
3434 u8 cal;
3435
415e3f2f 3436 /* TX0 IQ Gain */
8756130b 3437 rt2800_bbp_write(rt2x00dev, 158, 0x2c);
415e3f2f
SG		 3438 if (channel <= 14)
3439 cal = rt2x00_eeprom_byte(rt2x00dev, EEPROM_IQ_GAIN_CAL_TX0_2G);
3440 else if (channel >= 36 && channel <= 64)
3441 cal = rt2x00_eeprom_byte(rt2x00dev,
3442 EEPROM_IQ_GAIN_CAL_TX0_CH36_TO_CH64_5G);
3443 else if (channel >= 100 && channel <= 138)
3444 cal = rt2x00_eeprom_byte(rt2x00dev,
3445 EEPROM_IQ_GAIN_CAL_TX0_CH100_TO_CH138_5G);
3446 else if (channel >= 140 && channel <= 165)
3447 cal = rt2x00_eeprom_byte(rt2x00dev,
3448 EEPROM_IQ_GAIN_CAL_TX0_CH140_TO_CH165_5G);
3449 else
3450 cal = 0;
8756130b
SG		 3451 rt2800_bbp_write(rt2x00dev, 159, cal);
3452
415e3f2f 3453 /* TX0 IQ Phase */
8756130b 3454 rt2800_bbp_write(rt2x00dev, 158, 0x2d);
415e3f2f
SG		 3455 if (channel <= 14)
3456 cal = rt2x00_eeprom_byte(rt2x00dev, EEPROM_IQ_PHASE_CAL_TX0_2G);
3457 else if (channel >= 36 && channel <= 64)
3458 cal = rt2x00_eeprom_byte(rt2x00dev,
3459 EEPROM_IQ_PHASE_CAL_TX0_CH36_TO_CH64_5G);
3460 else if (channel >= 100 && channel <= 138)
3461 cal = rt2x00_eeprom_byte(rt2x00dev,
3462 EEPROM_IQ_PHASE_CAL_TX0_CH100_TO_CH138_5G);
3463 else if (channel >= 140 && channel <= 165)
3464 cal = rt2x00_eeprom_byte(rt2x00dev,
3465 EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5G);
3466 else
3467 cal = 0;
8756130b
SG		 3468 rt2800_bbp_write(rt2x00dev, 159, cal);
3469
415e3f2f 3470 /* TX1 IQ Gain */
8756130b 3471 rt2800_bbp_write(rt2x00dev, 158, 0x4a);
415e3f2f
SG		 3472 if (channel <= 14)
3473 cal = rt2x00_eeprom_byte(rt2x00dev, EEPROM_IQ_GAIN_CAL_TX1_2G);
3474 else if (channel >= 36 && channel <= 64)
3475 cal = rt2x00_eeprom_byte(rt2x00dev,
3476 EEPROM_IQ_GAIN_CAL_TX1_CH36_TO_CH64_5G);
3477 else if (channel >= 100 && channel <= 138)
3478 cal = rt2x00_eeprom_byte(rt2x00dev,
3479 EEPROM_IQ_GAIN_CAL_TX1_CH100_TO_CH138_5G);
3480 else if (channel >= 140 && channel <= 165)
3481 cal = rt2x00_eeprom_byte(rt2x00dev,
3482 EEPROM_IQ_GAIN_CAL_TX1_CH140_TO_CH165_5G);
3483 else
3484 cal = 0;
8756130b
SG		 3485 rt2800_bbp_write(rt2x00dev, 159, cal);
3486
415e3f2f 3487 /* TX1 IQ Phase */
8756130b 3488 rt2800_bbp_write(rt2x00dev, 158, 0x4b);
415e3f2f
SG		 3489 if (channel <= 14)
3490 cal = rt2x00_eeprom_byte(rt2x00dev, EEPROM_IQ_PHASE_CAL_TX1_2G);
3491 else if (channel >= 36 && channel <= 64)
3492 cal = rt2x00_eeprom_byte(rt2x00dev,
3493 EEPROM_IQ_PHASE_CAL_TX1_CH36_TO_CH64_5G);
3494 else if (channel >= 100 && channel <= 138)
3495 cal = rt2x00_eeprom_byte(rt2x00dev,
3496 EEPROM_IQ_PHASE_CAL_TX1_CH100_TO_CH138_5G);
3497 else if (channel >= 140 && channel <= 165)
3498 cal = rt2x00_eeprom_byte(rt2x00dev,
3499 EEPROM_IQ_PHASE_CAL_TX1_CH140_TO_CH165_5G);
3500 else
3501 cal = 0;
8756130b
SG		 3502 rt2800_bbp_write(rt2x00dev, 159, cal);
3503
415e3f2f
SG		 3504 /* FIXME: possible RX0, RX1 callibration ? */
3505
8756130b
SG		 3506 /* RF IQ compensation control */
3507 rt2800_bbp_write(rt2x00dev, 158, 0x04);
3508 cal = rt2x00_eeprom_byte(rt2x00dev, EEPROM_RF_IQ_COMPENSATION_CONTROL);
3509 rt2800_bbp_write(rt2x00dev, 159, cal != 0xff ? cal : 0);
3510
3511 /* RF IQ imbalance compensation control */
3512 rt2800_bbp_write(rt2x00dev, 158, 0x03);
415e3f2f
SG		 3513 cal = rt2x00_eeprom_byte(rt2x00dev,
3514 EEPROM_RF_IQ_IMBALANCE_COMPENSATION_CONTROL);
8756130b
SG		 3515 rt2800_bbp_write(rt2x00dev, 159, cal != 0xff ? cal : 0);
3516}
3517
97aa03f1
GJ		 3518static char rt2800_txpower_to_dev(struct rt2x00_dev *rt2x00dev,
3519 unsigned int channel,
3520 char txpower)
3521{
fc739cfe
GJ		 3522 if (rt2x00_rt(rt2x00dev, RT3593))
3523 txpower = rt2x00_get_field8(txpower, EEPROM_TXPOWER_ALC);
3524
97aa03f1
GJ		 3525 if (channel <= 14)
3526 return clamp_t(char, txpower, MIN_G_TXPOWER, MAX_G_TXPOWER);
fc739cfe
GJ		 3527
3528 if (rt2x00_rt(rt2x00dev, RT3593))
3529 return clamp_t(char, txpower, MIN_A_TXPOWER_3593,
3530 MAX_A_TXPOWER_3593);
97aa03f1
GJ		 3531 else
3532 return clamp_t(char, txpower, MIN_A_TXPOWER, MAX_A_TXPOWER);
3533}
3534
f4450616
BZ		 3535static void rt2800_config_channel(struct rt2x00_dev *rt2x00dev,
3536 struct ieee80211_conf *conf,
3537 struct rf_channel *rf,
3538 struct channel_info *info)
3539{
3540 u32 reg;
41977e86 3541 u32 tx_pin;
a89534ed 3542 u8 bbp, rfcsr;
f4450616 3543
97aa03f1
GJ		 3544 info->default_power1 = rt2800_txpower_to_dev(rt2x00dev, rf->channel,
3545 info->default_power1);
3546 info->default_power2 = rt2800_txpower_to_dev(rt2x00dev, rf->channel,
3547 info->default_power2);
c0a14369
GJ		 3548 if (rt2x00dev->default_ant.tx_chain_num > 2)
3549 info->default_power3 =
3550 rt2800_txpower_to_dev(rt2x00dev, rf->channel,
3551 info->default_power3);
46323e11 3552
5aa57015
GW		 3553 switch (rt2x00dev->chip.rf) {
3554 case RF2020:
3555 case RF3020:
3556 case RF3021:
3557 case RF3022:
3558 case RF3320:
06855ef4 3559 rt2800_config_channel_rf3xxx(rt2x00dev, conf, rf, info);
5aa57015
GW		 3560 break;
3561 case RF3052:
872834df 3562 rt2800_config_channel_rf3052(rt2x00dev, conf, rf, info);
5aa57015 3563 break;
f42b0465
GJ		 3564 case RF3053:
3565 rt2800_config_channel_rf3053(rt2x00dev, conf, rf, info);
3566 break;
a89534ed
WH		 3567 case RF3290:
3568 rt2800_config_channel_rf3290(rt2x00dev, conf, rf, info);
3569 break;
03839951
DG		 3570 case RF3322:
3571 rt2800_config_channel_rf3322(rt2x00dev, conf, rf, info);
3572 break;
3b9b74ba 3573 case RF3070:
98e71f44 3574 case RF5350:
ccf91bd6 3575 case RF5360:
ac0372ab 3576 case RF5362:
5aa57015 3577 case RF5370:
2ed71884 3578 case RF5372:
5aa57015 3579 case RF5390:
cff3d1f0 3580 case RF5392:
adde5882 3581 rt2800_config_channel_rf53xx(rt2x00dev, conf, rf, info);
5aa57015 3582 break;
8f821098
SG		 3583 case RF5592:
3584 rt2800_config_channel_rf55xx(rt2x00dev, conf, rf, info);
3585 break;
41977e86
RY		 3586 case RF7620:
3587 rt2800_config_channel_rf7620(rt2x00dev, conf, rf, info);
3588 break;
5aa57015 3589 default:
06855ef4 3590 rt2800_config_channel_rf2xxx(rt2x00dev, conf, rf, info);
5aa57015 3591 }
f4450616 3592
3b9b74ba
SG		 3593 if (rt2x00_rf(rt2x00dev, RF3070) ||
3594 rt2x00_rf(rt2x00dev, RF3290) ||
03839951 3595 rt2x00_rf(rt2x00dev, RF3322) ||
98e71f44 3596 rt2x00_rf(rt2x00dev, RF5350) ||
a89534ed 3597 rt2x00_rf(rt2x00dev, RF5360) ||
ac0372ab 3598 rt2x00_rf(rt2x00dev, RF5362) ||
a89534ed
WH		 3599 rt2x00_rf(rt2x00dev, RF5370) ||
3600 rt2x00_rf(rt2x00dev, RF5372) ||
3601 rt2x00_rf(rt2x00dev, RF5390) ||
3602 rt2x00_rf(rt2x00dev, RF5392)) {
16d571bb 3603 rfcsr = rt2800_rfcsr_read(rt2x00dev, 30);
e974f3ac
SV		 3604 if (rt2x00_rf(rt2x00dev, RF3322)) {
3605 rt2x00_set_field8(&rfcsr, RF3322_RFCSR30_TX_H20M,
3606 conf_is_ht40(conf));
3607 rt2x00_set_field8(&rfcsr, RF3322_RFCSR30_RX_H20M,
3608 conf_is_ht40(conf));
3609 } else {
3610 rt2x00_set_field8(&rfcsr, RFCSR30_TX_H20M,
3611 conf_is_ht40(conf));
3612 rt2x00_set_field8(&rfcsr, RFCSR30_RX_H20M,
3613 conf_is_ht40(conf));
3614 }
a89534ed
WH		 3615 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
3616
16d571bb 3617 rfcsr = rt2800_rfcsr_read(rt2x00dev, 3);
d6d82020 3618 rt2x00_set_field8(&rfcsr, RFCSR3_VCOCAL_EN, 1);
a89534ed
WH		 3619 rt2800_rfcsr_write(rt2x00dev, 3, rfcsr);
3620 }
3621
f4450616
BZ		 3622 /*
3623 * Change BBP settings
3624 */
dab38e7d 3625
03839951 3626 if (rt2x00_rt(rt2x00dev, RT3352)) {
dab38e7d
DG		 3627 rt2800_bbp_write(rt2x00dev, 62, 0x37 - rt2x00dev->lna_gain);
3628 rt2800_bbp_write(rt2x00dev, 63, 0x37 - rt2x00dev->lna_gain);
3629 rt2800_bbp_write(rt2x00dev, 64, 0x37 - rt2x00dev->lna_gain);
3630
03839951 3631 rt2800_bbp_write(rt2x00dev, 27, 0x0);
cf193f6d 3632 rt2800_bbp_write(rt2x00dev, 66, 0x26 + rt2x00dev->lna_gain);
03839951 3633 rt2800_bbp_write(rt2x00dev, 27, 0x20);
cf193f6d 3634 rt2800_bbp_write(rt2x00dev, 66, 0x26 + rt2x00dev->lna_gain);
dab38e7d
DG		 3635 rt2800_bbp_write(rt2x00dev, 86, 0x38);
3636 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
f42b0465
GJ		 3637 } else if (rt2x00_rt(rt2x00dev, RT3593)) {
3638 if (rf->channel > 14) {
3639 /* Disable CCK Packet detection on 5GHz */
3640 rt2800_bbp_write(rt2x00dev, 70, 0x00);
3641 } else {
3642 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
3643 }
3644
3645 if (conf_is_ht40(conf))
3646 rt2800_bbp_write(rt2x00dev, 105, 0x04);
3647 else
3648 rt2800_bbp_write(rt2x00dev, 105, 0x34);
3649
3650 rt2800_bbp_write(rt2x00dev, 62, 0x37 - rt2x00dev->lna_gain);
3651 rt2800_bbp_write(rt2x00dev, 63, 0x37 - rt2x00dev->lna_gain);
3652 rt2800_bbp_write(rt2x00dev, 64, 0x37 - rt2x00dev->lna_gain);
3653 rt2800_bbp_write(rt2x00dev, 77, 0x98);
03839951
DG		 3654 } else {
3655 rt2800_bbp_write(rt2x00dev, 62, 0x37 - rt2x00dev->lna_gain);
3656 rt2800_bbp_write(rt2x00dev, 63, 0x37 - rt2x00dev->lna_gain);
3657 rt2800_bbp_write(rt2x00dev, 64, 0x37 - rt2x00dev->lna_gain);
3658 rt2800_bbp_write(rt2x00dev, 86, 0);
3659 }
f4450616
BZ		 3660
3661 if (rf->channel <= 14) {
2ed71884 3662 if (!rt2x00_rt(rt2x00dev, RT5390) &&
41977e86
RY		 3663 !rt2x00_rt(rt2x00dev, RT5392) &&
3664 !rt2x00_rt(rt2x00dev, RT6352)) {
c429dfef 3665 if (rt2x00_has_cap_external_lna_bg(rt2x00dev)) {
adde5882
GJ		 3666 rt2800_bbp_write(rt2x00dev, 82, 0x62);
3667 rt2800_bbp_write(rt2x00dev, 75, 0x46);
3668 } else {
f42b0465
GJ		 3669 if (rt2x00_rt(rt2x00dev, RT3593))
3670 rt2800_bbp_write(rt2x00dev, 82, 0x62);
3671 else
3672 rt2800_bbp_write(rt2x00dev, 82, 0x84);
adde5882
GJ		 3673 rt2800_bbp_write(rt2x00dev, 75, 0x50);
3674 }
f42b0465
GJ		 3675 if (rt2x00_rt(rt2x00dev, RT3593))
3676 rt2800_bbp_write(rt2x00dev, 83, 0x8a);
f4450616 3677 }
f42b0465 3678
f4450616 3679 } else {
872834df
GW		 3680 if (rt2x00_rt(rt2x00dev, RT3572))
3681 rt2800_bbp_write(rt2x00dev, 82, 0x94);
f42b0465
GJ		 3682 else if (rt2x00_rt(rt2x00dev, RT3593))
3683 rt2800_bbp_write(rt2x00dev, 82, 0x82);
41977e86 3684 else if (!rt2x00_rt(rt2x00dev, RT6352))
872834df 3685 rt2800_bbp_write(rt2x00dev, 82, 0xf2);
f4450616 3686
f42b0465
GJ		 3687 if (rt2x00_rt(rt2x00dev, RT3593))
3688 rt2800_bbp_write(rt2x00dev, 83, 0x9a);
3689
c429dfef 3690 if (rt2x00_has_cap_external_lna_a(rt2x00dev))
f4450616
BZ		 3691 rt2800_bbp_write(rt2x00dev, 75, 0x46);
3692 else
3693 rt2800_bbp_write(rt2x00dev, 75, 0x50);
3694 }
3695
eebd68e7 3696 reg = rt2800_register_read(rt2x00dev, TX_BAND_CFG);
a21ee724 3697 rt2x00_set_field32(&reg, TX_BAND_CFG_HT40_MINUS, conf_is_ht40_minus(conf));
f4450616
BZ		 3698 rt2x00_set_field32(&reg, TX_BAND_CFG_A, rf->channel > 14);
3699 rt2x00_set_field32(&reg, TX_BAND_CFG_BG, rf->channel <= 14);
3700 rt2800_register_write(rt2x00dev, TX_BAND_CFG, reg);
3701
872834df
GW		 3702 if (rt2x00_rt(rt2x00dev, RT3572))
3703 rt2800_rfcsr_write(rt2x00dev, 8, 0);
3704
eebd68e7 3705 tx_pin = rt2800_register_read(rt2x00dev, TX_PIN_CFG);
f4450616 3706
bb16d488
GJ		 3707 switch (rt2x00dev->default_ant.tx_chain_num) {
3708 case 3:
3709 /* Turn on tertiary PAs */
3710 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A2_EN,
3711 rf->channel > 14);
3712 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G2_EN,
3713 rf->channel <= 14);
3714 /* fall-through */
3715 case 2:
3716 /* Turn on secondary PAs */
65f31b5e
GW		 3717 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A1_EN,
3718 rf->channel > 14);
3719 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G1_EN,
3720 rf->channel <= 14);
bb16d488
GJ		 3721 /* fall-through */
3722 case 1:
3723 /* Turn on primary PAs */
3724 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A0_EN,
3725 rf->channel > 14);
c429dfef 3726 if (rt2x00_has_cap_bt_coexist(rt2x00dev))
bb16d488
GJ		 3727 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G0_EN, 1);
3728 else
3729 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G0_EN,
3730 rf->channel <= 14);
3731 break;
f4450616
BZ		 3732 }
3733
bb16d488
GJ		 3734 switch (rt2x00dev->default_ant.rx_chain_num) {
3735 case 3:
3736 /* Turn on tertiary LNAs */
3737 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_A2_EN, 1);
3738 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_G2_EN, 1);
3739 /* fall-through */
3740 case 2:
3741 /* Turn on secondary LNAs */
f4450616
BZ		 3742 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_A1_EN, 1);
3743 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_G1_EN, 1);
bb16d488
GJ		 3744 /* fall-through */
3745 case 1:
3746 /* Turn on primary LNAs */
3747 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_A0_EN, 1);
3748 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_LNA_PE_G0_EN, 1);
3749 break;
f4450616
BZ		 3750 }
3751
f4450616
BZ		 3752 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_RFTR_EN, 1);
3753 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_TRSW_EN, 1);
41977e86 3754 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_RFRX_EN, 1); /* mt7620 */
f4450616
BZ		 3755
3756 rt2800_register_write(rt2x00dev, TX_PIN_CFG, tx_pin);
3757
733aec6a 3758 if (rt2x00_rt(rt2x00dev, RT3572)) {
872834df
GW		 3759 rt2800_rfcsr_write(rt2x00dev, 8, 0x80);
3760
733aec6a
GJ		 3761 /* AGC init */
3762 if (rf->channel <= 14)
3763 reg = 0x1c + (2 * rt2x00dev->lna_gain);
3764 else
3765 reg = 0x22 + ((rt2x00dev->lna_gain * 5) / 3);
3766
3767 rt2800_bbp_write_with_rx_chain(rt2x00dev, 66, reg);
3768 }
3769
f42b0465 3770 if (rt2x00_rt(rt2x00dev, RT3593)) {
eebd68e7 3771 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
f42b0465 3772
60751001
GJ		 3773 /* Band selection */
3774 if (rt2x00_is_usb(rt2x00dev) ||
3775 rt2x00_is_pcie(rt2x00dev)) {
3776 /* GPIO #8 controls all paths */
f42b0465
GJ		 3777 rt2x00_set_field32(&reg, GPIO_CTRL_DIR8, 0);
3778 if (rf->channel <= 14)
3779 rt2x00_set_field32(&reg, GPIO_CTRL_VAL8, 1);
3780 else
3781 rt2x00_set_field32(&reg, GPIO_CTRL_VAL8, 0);
60751001 3782 }
f42b0465 3783
60751001
GJ		 3784 /* LNA PE control. */
3785 if (rt2x00_is_usb(rt2x00dev)) {
3786 /* GPIO #4 controls PE0 and PE1,
3787 * GPIO #7 controls PE2
3788 */
f42b0465
GJ		 3789 rt2x00_set_field32(&reg, GPIO_CTRL_DIR4, 0);
3790 rt2x00_set_field32(&reg, GPIO_CTRL_DIR7, 0);
3791
f42b0465
GJ		 3792 rt2x00_set_field32(&reg, GPIO_CTRL_VAL4, 1);
3793 rt2x00_set_field32(&reg, GPIO_CTRL_VAL7, 1);
60751001
GJ		 3794 } else if (rt2x00_is_pcie(rt2x00dev)) {
3795 /* GPIO #4 controls PE0, PE1 and PE2 */
3796 rt2x00_set_field32(&reg, GPIO_CTRL_DIR4, 0);
3797 rt2x00_set_field32(&reg, GPIO_CTRL_VAL4, 1);
f42b0465
GJ		 3798 }
3799
60751001
GJ		 3800 rt2800_register_write(rt2x00dev, GPIO_CTRL, reg);
3801
f42b0465
GJ		 3802 /* AGC init */
3803 if (rf->channel <= 14)
3804 reg = 0x1c + 2 * rt2x00dev->lna_gain;
3805 else
3806 reg = 0x22 + ((rt2x00dev->lna_gain * 5) / 3);
3807
3808 rt2800_bbp_write_with_rx_chain(rt2x00dev, 66, reg);
3809
3810 usleep_range(1000, 1500);
3811 }
3812
41977e86 3813 if (rt2x00_rt(rt2x00dev, RT5592) || rt2x00_rt(rt2x00dev, RT6352)) {
225a644a
DG		 3814 reg = 0x10;
3815 if (!conf_is_ht40(conf)) {
3816 if (rt2x00_rt(rt2x00dev, RT6352) &&
3817 rt2x00_has_cap_external_lna_bg(rt2x00dev)) {
3818 reg |= 0x5;
3819 } else {
3820 reg |= 0xa;
3821 }
3822 }
6803141b 3823 rt2800_bbp_write(rt2x00dev, 195, 141);
225a644a 3824 rt2800_bbp_write(rt2x00dev, 196, reg);
6803141b 3825
8ba0ebf3 3826 /* AGC init */
225a644a
DG		 3827 if (rt2x00_rt(rt2x00dev, RT6352))
3828 reg = 0x04;
3829 else
3830 reg = rf->channel <= 14 ? 0x1c : 0x24;
3831
3832 reg += 2 * rt2x00dev->lna_gain;
8ba0ebf3
SG		 3833 rt2800_bbp_write_with_rx_chain(rt2x00dev, 66, reg);
3834
8756130b 3835 rt2800_iq_calibrate(rt2x00dev, rf->channel);
6803141b
SG		 3836 }
3837
5fbbe378 3838 bbp = rt2800_bbp_read(rt2x00dev, 4);
f4450616
BZ		 3839 rt2x00_set_field8(&bbp, BBP4_BANDWIDTH, 2 * conf_is_ht40(conf));
3840 rt2800_bbp_write(rt2x00dev, 4, bbp);
3841
5fbbe378 3842 bbp = rt2800_bbp_read(rt2x00dev, 3);
a21ee724 3843 rt2x00_set_field8(&bbp, BBP3_HT40_MINUS, conf_is_ht40_minus(conf));
f4450616
BZ		 3844 rt2800_bbp_write(rt2x00dev, 3, bbp);
3845
8d0c9b65 3846 if (rt2x00_rt_rev(rt2x00dev, RT2860, REV_RT2860C)) {
f4450616
BZ		 3847 if (conf_is_ht40(conf)) {
3848 rt2800_bbp_write(rt2x00dev, 69, 0x1a);
3849 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
3850 rt2800_bbp_write(rt2x00dev, 73, 0x16);
3851 } else {
3852 rt2800_bbp_write(rt2x00dev, 69, 0x16);
3853 rt2800_bbp_write(rt2x00dev, 70, 0x08);
3854 rt2800_bbp_write(rt2x00dev, 73, 0x11);
3855 }
3856 }
3857
31369c32 3858 usleep_range(1000, 1500);
977206d7
HS		 3859
3860 /*
3861 * Clear channel statistic counters
3862 */
eebd68e7
AB		 3863 reg = rt2800_register_read(rt2x00dev, CH_IDLE_STA);
3864 reg = rt2800_register_read(rt2x00dev, CH_BUSY_STA);
3865 reg = rt2800_register_read(rt2x00dev, CH_BUSY_STA_SEC);
03839951
DG		 3866
3867 /*
3868 * Clear update flag
3869 */
98e71f44
SV		 3870 if (rt2x00_rt(rt2x00dev, RT3352) ||
3871 rt2x00_rt(rt2x00dev, RT5350)) {
5fbbe378 3872 bbp = rt2800_bbp_read(rt2x00dev, 49);
03839951
DG		 3873 rt2x00_set_field8(&bbp, BBP49_UPDATE_FLAG, 0);
3874 rt2800_bbp_write(rt2x00dev, 49, bbp);
3875 }
f4450616
BZ		 3876}
3877
9e33a355
HS		 3878static int rt2800_get_gain_calibration_delta(struct rt2x00_dev *rt2x00dev)
3879{
3880 u8 tssi_bounds[9];
3881 u8 current_tssi;
3882 u16 eeprom;
3883 u8 step;
3884 int i;
3885
6e956da2
SG		 3886 /*
3887 * First check if temperature compensation is supported.
3888 */
5c6a2585 3889 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
6e956da2
SG		 3890 if (!rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_EXTERNAL_TX_ALC))
3891 return 0;
3892
9e33a355
HS		 3893 /*
3894 * Read TSSI boundaries for temperature compensation from
3895 * the EEPROM.
3896 *
3897 * Array idx 0 1 2 3 4 5 6 7 8
3898 * Matching Delta value -4 -3 -2 -1 0 +1 +2 +3 +4
3899 * Example TSSI bounds 0xF0 0xD0 0xB5 0xA0 0x88 0x45 0x25 0x15 0x00
3900 */
57fbcce3 3901 if (rt2x00dev->curr_band == NL80211_BAND_2GHZ) {
5c6a2585 3902 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_BG1);
9e33a355
HS		 3903 tssi_bounds[0] = rt2x00_get_field16(eeprom,
3904 EEPROM_TSSI_BOUND_BG1_MINUS4);
3905 tssi_bounds[1] = rt2x00_get_field16(eeprom,
3906 EEPROM_TSSI_BOUND_BG1_MINUS3);
3907
5c6a2585 3908 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_BG2);
9e33a355
HS		 3909 tssi_bounds[2] = rt2x00_get_field16(eeprom,
3910 EEPROM_TSSI_BOUND_BG2_MINUS2);
3911 tssi_bounds[3] = rt2x00_get_field16(eeprom,
3912 EEPROM_TSSI_BOUND_BG2_MINUS1);
3913
5c6a2585 3914 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_BG3);
9e33a355
HS		 3915 tssi_bounds[4] = rt2x00_get_field16(eeprom,
3916 EEPROM_TSSI_BOUND_BG3_REF);
3917 tssi_bounds[5] = rt2x00_get_field16(eeprom,
3918 EEPROM_TSSI_BOUND_BG3_PLUS1);
3919
5c6a2585 3920 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_BG4);
9e33a355
HS		 3921 tssi_bounds[6] = rt2x00_get_field16(eeprom,
3922 EEPROM_TSSI_BOUND_BG4_PLUS2);
3923 tssi_bounds[7] = rt2x00_get_field16(eeprom,
3924 EEPROM_TSSI_BOUND_BG4_PLUS3);
3925
5c6a2585 3926 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_BG5);
9e33a355
HS		 3927 tssi_bounds[8] = rt2x00_get_field16(eeprom,
3928 EEPROM_TSSI_BOUND_BG5_PLUS4);
3929
3930 step = rt2x00_get_field16(eeprom,
3931 EEPROM_TSSI_BOUND_BG5_AGC_STEP);
3932 } else {
5c6a2585 3933 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_A1);
9e33a355
HS		 3934 tssi_bounds[0] = rt2x00_get_field16(eeprom,
3935 EEPROM_TSSI_BOUND_A1_MINUS4);
3936 tssi_bounds[1] = rt2x00_get_field16(eeprom,
3937 EEPROM_TSSI_BOUND_A1_MINUS3);
3938
5c6a2585 3939 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_A2);
9e33a355
HS		 3940 tssi_bounds[2] = rt2x00_get_field16(eeprom,
3941 EEPROM_TSSI_BOUND_A2_MINUS2);
3942 tssi_bounds[3] = rt2x00_get_field16(eeprom,
3943 EEPROM_TSSI_BOUND_A2_MINUS1);
3944
5c6a2585 3945 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_A3);
9e33a355
HS		 3946 tssi_bounds[4] = rt2x00_get_field16(eeprom,
3947 EEPROM_TSSI_BOUND_A3_REF);
3948 tssi_bounds[5] = rt2x00_get_field16(eeprom,
3949 EEPROM_TSSI_BOUND_A3_PLUS1);
3950
5c6a2585 3951 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_A4);
9e33a355
HS		 3952 tssi_bounds[6] = rt2x00_get_field16(eeprom,
3953 EEPROM_TSSI_BOUND_A4_PLUS2);
3954 tssi_bounds[7] = rt2x00_get_field16(eeprom,
3955 EEPROM_TSSI_BOUND_A4_PLUS3);
3956
5c6a2585 3957 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TSSI_BOUND_A5);
9e33a355
HS		 3958 tssi_bounds[8] = rt2x00_get_field16(eeprom,
3959 EEPROM_TSSI_BOUND_A5_PLUS4);
3960
3961 step = rt2x00_get_field16(eeprom,
3962 EEPROM_TSSI_BOUND_A5_AGC_STEP);
3963 }
3964
3965 /*
3966 * Check if temperature compensation is supported.
3967 */
bf7e1abe 3968 if (tssi_bounds[4] == 0xff || step == 0xff)
9e33a355
HS		 3969 return 0;
3970
3971 /*
3972 * Read current TSSI (BBP 49).
3973 */
5fbbe378 3974 current_tssi = rt2800_bbp_read(rt2x00dev, 49);
9e33a355
HS		 3975
3976 /*
3977 * Compare TSSI value (BBP49) with the compensation boundaries
3978 * from the EEPROM and increase or decrease tx power.
3979 */
3980 for (i = 0; i <= 3; i++) {
3981 if (current_tssi > tssi_bounds[i])
3982 break;
3983 }
3984
3985 if (i == 4) {
3986 for (i = 8; i >= 5; i--) {
3987 if (current_tssi < tssi_bounds[i])
3988 break;
3989 }
3990 }
3991
3992 return (i - 4) * step;
3993}
3994
e90c54b2 3995static int rt2800_get_txpower_bw_comp(struct rt2x00_dev *rt2x00dev,
57fbcce3 3996 enum nl80211_band band)
e90c54b2
RJH		 3997{
3998 u16 eeprom;
3999 u8 comp_en;
4000 u8 comp_type;
75faae8b 4001 int comp_value = 0;
e90c54b2 4002
5c6a2585 4003 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_TXPOWER_DELTA);
e90c54b2 4004
75faae8b
HS		 4005 /*
4006 * HT40 compensation not required.
4007 */
4008 if (eeprom == 0xffff ||
4009 !test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags))
e90c54b2
RJH		 4010 return 0;
4011
57fbcce3 4012 if (band == NL80211_BAND_2GHZ) {
e90c54b2
RJH		 4013 comp_en = rt2x00_get_field16(eeprom,
4014 EEPROM_TXPOWER_DELTA_ENABLE_2G);
4015 if (comp_en) {
4016 comp_type = rt2x00_get_field16(eeprom,
4017 EEPROM_TXPOWER_DELTA_TYPE_2G);
4018 comp_value = rt2x00_get_field16(eeprom,
4019 EEPROM_TXPOWER_DELTA_VALUE_2G);
4020 if (!comp_type)
4021 comp_value = -comp_value;
4022 }
4023 } else {
4024 comp_en = rt2x00_get_field16(eeprom,
4025 EEPROM_TXPOWER_DELTA_ENABLE_5G);
4026 if (comp_en) {
4027 comp_type = rt2x00_get_field16(eeprom,
4028 EEPROM_TXPOWER_DELTA_TYPE_5G);
4029 comp_value = rt2x00_get_field16(eeprom,
4030 EEPROM_TXPOWER_DELTA_VALUE_5G);
4031 if (!comp_type)
4032 comp_value = -comp_value;
4033 }
4034 }
4035
4036 return comp_value;
4037}
4038
1e4cf249
SG		 4039static int rt2800_get_txpower_reg_delta(struct rt2x00_dev *rt2x00dev,
4040 int power_level, int max_power)
4041{
4042 int delta;
4043
c429dfef 4044 if (rt2x00_has_cap_power_limit(rt2x00dev))
1e4cf249
SG		 4045 return 0;
4046
4047 /*
4048 * XXX: We don't know the maximum transmit power of our hardware since
4049 * the EEPROM doesn't expose it. We only know that we are calibrated
4050 * to 100% tx power.
4051 *
4052 * Hence, we assume the regulatory limit that cfg80211 calulated for
4053 * the current channel is our maximum and if we are requested to lower
4054 * the value we just reduce our tx power accordingly.
4055 */
4056 delta = power_level - max_power;
4057 return min(delta, 0);
4058}
4059
fa71a160 4060static u8 rt2800_compensate_txpower(struct rt2x00_dev *rt2x00dev, int is_rate_b,
57fbcce3 4061 enum nl80211_band band, int power_level,
fa71a160 4062 u8 txpower, int delta)
e90c54b2 4063{
e90c54b2
RJH		 4064 u16 eeprom;
4065 u8 criterion;
4066 u8 eirp_txpower;
4067 u8 eirp_txpower_criterion;
4068 u8 reg_limit;
e90c54b2 4069
34542ff5
GJ		 4070 if (rt2x00_rt(rt2x00dev, RT3593))
4071 return min_t(u8, txpower, 0xc);
4072
c429dfef 4073 if (rt2x00_has_cap_power_limit(rt2x00dev)) {
e90c54b2
RJH		 4074 /*
4075 * Check if eirp txpower exceed txpower_limit.
4076 * We use OFDM 6M as criterion and its eirp txpower
4077 * is stored at EEPROM_EIRP_MAX_TX_POWER.
4078 * .11b data rate need add additional 4dbm
4079 * when calculating eirp txpower.
4080 */
5c6a2585
AB		 4081 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
4082 EEPROM_TXPOWER_BYRATE,
4083 1);
d9bceaeb
SG		 4084 criterion = rt2x00_get_field16(eeprom,
4085 EEPROM_TXPOWER_BYRATE_RATE0);
e90c54b2 4086
5c6a2585 4087 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_EIRP_MAX_TX_POWER);
e90c54b2 4088
57fbcce3 4089 if (band == NL80211_BAND_2GHZ)
e90c54b2
RJH		 4090 eirp_txpower_criterion = rt2x00_get_field16(eeprom,
4091 EEPROM_EIRP_MAX_TX_POWER_2GHZ);
4092 else
4093 eirp_txpower_criterion = rt2x00_get_field16(eeprom,
4094 EEPROM_EIRP_MAX_TX_POWER_5GHZ);
4095
4096 eirp_txpower = eirp_txpower_criterion + (txpower - criterion) +
2af242e1 4097 (is_rate_b ? 4 : 0) + delta;
e90c54b2
RJH		 4098
4099 reg_limit = (eirp_txpower > power_level) ?
4100 (eirp_txpower - power_level) : 0;
4101 } else
4102 reg_limit = 0;
4103
19f3fa24
SG		 4104 txpower = max(0, txpower + delta - reg_limit);
4105 return min_t(u8, txpower, 0xc);
e90c54b2
RJH		 4106}
4107
34542ff5
GJ		 4108
4109enum {
4110 TX_PWR_CFG_0_IDX,
4111 TX_PWR_CFG_1_IDX,
4112 TX_PWR_CFG_2_IDX,
4113 TX_PWR_CFG_3_IDX,
4114 TX_PWR_CFG_4_IDX,
4115 TX_PWR_CFG_5_IDX,
4116 TX_PWR_CFG_6_IDX,
4117 TX_PWR_CFG_7_IDX,
4118 TX_PWR_CFG_8_IDX,
4119 TX_PWR_CFG_9_IDX,
4120 TX_PWR_CFG_0_EXT_IDX,
4121 TX_PWR_CFG_1_EXT_IDX,
4122 TX_PWR_CFG_2_EXT_IDX,
4123 TX_PWR_CFG_3_EXT_IDX,
4124 TX_PWR_CFG_4_EXT_IDX,
4125 TX_PWR_CFG_IDX_COUNT,
4126};
4127
4128static void rt2800_config_txpower_rt3593(struct rt2x00_dev *rt2x00dev,
4129 struct ieee80211_channel *chan,
4130 int power_level)
4131{
4132 u8 txpower;
4133 u16 eeprom;
4134 u32 regs[TX_PWR_CFG_IDX_COUNT];
4135 unsigned int offset;
57fbcce3 4136 enum nl80211_band band = chan->band;
34542ff5
GJ		 4137 int delta;
4138 int i;
4139
4140 memset(regs, '\0', sizeof(regs));
4141
4142 /* TODO: adapt TX power reduction from the rt28xx code */
4143
4144 /* calculate temperature compensation delta */
4145 delta = rt2800_get_gain_calibration_delta(rt2x00dev);
4146
57fbcce3 4147 if (band == NL80211_BAND_5GHZ)
34542ff5
GJ		 4148 offset = 16;
4149 else
4150 offset = 0;
4151
4152 if (test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags))
4153 offset += 8;
4154
4155 /* read the next four txpower values */
5c6a2585
AB		 4156 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4157 offset);
34542ff5
GJ		 4158
4159 /* CCK 1MBS,2MBS */
4160 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4161 txpower = rt2800_compensate_txpower(rt2x00dev, 1, band, power_level,
4162 txpower, delta);
4163 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4164 TX_PWR_CFG_0_CCK1_CH0, txpower);
4165 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4166 TX_PWR_CFG_0_CCK1_CH1, txpower);
4167 rt2x00_set_field32(&regs[TX_PWR_CFG_0_EXT_IDX],
4168 TX_PWR_CFG_0_EXT_CCK1_CH2, txpower);
4169
4170 /* CCK 5.5MBS,11MBS */
4171 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4172 txpower = rt2800_compensate_txpower(rt2x00dev, 1, band, power_level,
4173 txpower, delta);
4174 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4175 TX_PWR_CFG_0_CCK5_CH0, txpower);
4176 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4177 TX_PWR_CFG_0_CCK5_CH1, txpower);
4178 rt2x00_set_field32(&regs[TX_PWR_CFG_0_EXT_IDX],
4179 TX_PWR_CFG_0_EXT_CCK5_CH2, txpower);
4180
4181 /* OFDM 6MBS,9MBS */
4182 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4183 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4184 txpower, delta);
4185 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4186 TX_PWR_CFG_0_OFDM6_CH0, txpower);
4187 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4188 TX_PWR_CFG_0_OFDM6_CH1, txpower);
4189 rt2x00_set_field32(&regs[TX_PWR_CFG_0_EXT_IDX],
4190 TX_PWR_CFG_0_EXT_OFDM6_CH2, txpower);
4191
4192 /* OFDM 12MBS,18MBS */
4193 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE3);
4194 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4195 txpower, delta);
4196 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4197 TX_PWR_CFG_0_OFDM12_CH0, txpower);
4198 rt2x00_set_field32(&regs[TX_PWR_CFG_0_IDX],
4199 TX_PWR_CFG_0_OFDM12_CH1, txpower);
4200 rt2x00_set_field32(&regs[TX_PWR_CFG_0_EXT_IDX],
4201 TX_PWR_CFG_0_EXT_OFDM12_CH2, txpower);
4202
4203 /* read the next four txpower values */
5c6a2585
AB		 4204 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4205 offset + 1);
34542ff5
GJ		 4206
4207 /* OFDM 24MBS,36MBS */
4208 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4209 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4210 txpower, delta);
4211 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4212 TX_PWR_CFG_1_OFDM24_CH0, txpower);
4213 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4214 TX_PWR_CFG_1_OFDM24_CH1, txpower);
4215 rt2x00_set_field32(&regs[TX_PWR_CFG_1_EXT_IDX],
4216 TX_PWR_CFG_1_EXT_OFDM24_CH2, txpower);
4217
4218 /* OFDM 48MBS */
4219 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4220 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4221 txpower, delta);
4222 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4223 TX_PWR_CFG_1_OFDM48_CH0, txpower);
4224 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4225 TX_PWR_CFG_1_OFDM48_CH1, txpower);
4226 rt2x00_set_field32(&regs[TX_PWR_CFG_1_EXT_IDX],
4227 TX_PWR_CFG_1_EXT_OFDM48_CH2, txpower);
4228
4229 /* OFDM 54MBS */
4230 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4231 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4232 txpower, delta);
4233 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4234 TX_PWR_CFG_7_OFDM54_CH0, txpower);
4235 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4236 TX_PWR_CFG_7_OFDM54_CH1, txpower);
4237 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4238 TX_PWR_CFG_7_OFDM54_CH2, txpower);
4239
4240 /* read the next four txpower values */
5c6a2585
AB		 4241 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4242 offset + 2);
34542ff5
GJ		 4243
4244 /* MCS 0,1 */
4245 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4246 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4247 txpower, delta);
4248 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4249 TX_PWR_CFG_1_MCS0_CH0, txpower);
4250 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4251 TX_PWR_CFG_1_MCS0_CH1, txpower);
4252 rt2x00_set_field32(&regs[TX_PWR_CFG_1_EXT_IDX],
4253 TX_PWR_CFG_1_EXT_MCS0_CH2, txpower);
4254
4255 /* MCS 2,3 */
4256 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4257 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4258 txpower, delta);
4259 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4260 TX_PWR_CFG_1_MCS2_CH0, txpower);
4261 rt2x00_set_field32(&regs[TX_PWR_CFG_1_IDX],
4262 TX_PWR_CFG_1_MCS2_CH1, txpower);
4263 rt2x00_set_field32(&regs[TX_PWR_CFG_1_EXT_IDX],
4264 TX_PWR_CFG_1_EXT_MCS2_CH2, txpower);
4265
4266 /* MCS 4,5 */
4267 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4268 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4269 txpower, delta);
4270 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4271 TX_PWR_CFG_2_MCS4_CH0, txpower);
4272 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4273 TX_PWR_CFG_2_MCS4_CH1, txpower);
4274 rt2x00_set_field32(&regs[TX_PWR_CFG_2_EXT_IDX],
4275 TX_PWR_CFG_2_EXT_MCS4_CH2, txpower);
4276
4277 /* MCS 6 */
4278 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE3);
4279 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4280 txpower, delta);
4281 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4282 TX_PWR_CFG_2_MCS6_CH0, txpower);
4283 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4284 TX_PWR_CFG_2_MCS6_CH1, txpower);
4285 rt2x00_set_field32(&regs[TX_PWR_CFG_2_EXT_IDX],
4286 TX_PWR_CFG_2_EXT_MCS6_CH2, txpower);
4287
4288 /* read the next four txpower values */
5c6a2585
AB		 4289 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4290 offset + 3);
34542ff5
GJ		 4291
4292 /* MCS 7 */
4293 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4294 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4295 txpower, delta);
4296 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4297 TX_PWR_CFG_7_MCS7_CH0, txpower);
4298 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4299 TX_PWR_CFG_7_MCS7_CH1, txpower);
4300 rt2x00_set_field32(&regs[TX_PWR_CFG_7_IDX],
4301 TX_PWR_CFG_7_MCS7_CH2, txpower);
4302
4303 /* MCS 8,9 */
4304 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4305 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4306 txpower, delta);
4307 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4308 TX_PWR_CFG_2_MCS8_CH0, txpower);
4309 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4310 TX_PWR_CFG_2_MCS8_CH1, txpower);
4311 rt2x00_set_field32(&regs[TX_PWR_CFG_2_EXT_IDX],
4312 TX_PWR_CFG_2_EXT_MCS8_CH2, txpower);
4313
4314 /* MCS 10,11 */
4315 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4316 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4317 txpower, delta);
4318 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4319 TX_PWR_CFG_2_MCS10_CH0, txpower);
4320 rt2x00_set_field32(&regs[TX_PWR_CFG_2_IDX],
4321 TX_PWR_CFG_2_MCS10_CH1, txpower);
4322 rt2x00_set_field32(&regs[TX_PWR_CFG_2_EXT_IDX],
4323 TX_PWR_CFG_2_EXT_MCS10_CH2, txpower);
4324
4325 /* MCS 12,13 */
4326 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE3);
4327 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4328 txpower, delta);
4329 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4330 TX_PWR_CFG_3_MCS12_CH0, txpower);
4331 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4332 TX_PWR_CFG_3_MCS12_CH1, txpower);
4333 rt2x00_set_field32(&regs[TX_PWR_CFG_3_EXT_IDX],
4334 TX_PWR_CFG_3_EXT_MCS12_CH2, txpower);
4335
4336 /* read the next four txpower values */
5c6a2585
AB		 4337 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4338 offset + 4);
34542ff5
GJ		 4339
4340 /* MCS 14 */
4341 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4342 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4343 txpower, delta);
4344 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4345 TX_PWR_CFG_3_MCS14_CH0, txpower);
4346 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4347 TX_PWR_CFG_3_MCS14_CH1, txpower);
4348 rt2x00_set_field32(&regs[TX_PWR_CFG_3_EXT_IDX],
4349 TX_PWR_CFG_3_EXT_MCS14_CH2, txpower);
4350
4351 /* MCS 15 */
4352 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4353 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4354 txpower, delta);
4355 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4356 TX_PWR_CFG_8_MCS15_CH0, txpower);
4357 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4358 TX_PWR_CFG_8_MCS15_CH1, txpower);
4359 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4360 TX_PWR_CFG_8_MCS15_CH2, txpower);
4361
4362 /* MCS 16,17 */
4363 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4364 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4365 txpower, delta);
4366 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4367 TX_PWR_CFG_5_MCS16_CH0, txpower);
4368 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4369 TX_PWR_CFG_5_MCS16_CH1, txpower);
4370 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4371 TX_PWR_CFG_5_MCS16_CH2, txpower);
4372
4373 /* MCS 18,19 */
4374 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE3);
4375 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4376 txpower, delta);
4377 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4378 TX_PWR_CFG_5_MCS18_CH0, txpower);
4379 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4380 TX_PWR_CFG_5_MCS18_CH1, txpower);
4381 rt2x00_set_field32(&regs[TX_PWR_CFG_5_IDX],
4382 TX_PWR_CFG_5_MCS18_CH2, txpower);
4383
4384 /* read the next four txpower values */
5c6a2585
AB		 4385 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4386 offset + 5);
34542ff5
GJ		 4387
4388 /* MCS 20,21 */
4389 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4390 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4391 txpower, delta);
4392 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4393 TX_PWR_CFG_6_MCS20_CH0, txpower);
4394 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4395 TX_PWR_CFG_6_MCS20_CH1, txpower);
4396 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4397 TX_PWR_CFG_6_MCS20_CH2, txpower);
4398
4399 /* MCS 22 */
4400 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4401 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4402 txpower, delta);
4403 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4404 TX_PWR_CFG_6_MCS22_CH0, txpower);
4405 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4406 TX_PWR_CFG_6_MCS22_CH1, txpower);
4407 rt2x00_set_field32(&regs[TX_PWR_CFG_6_IDX],
4408 TX_PWR_CFG_6_MCS22_CH2, txpower);
4409
4410 /* MCS 23 */
4411 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4412 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4413 txpower, delta);
4414 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4415 TX_PWR_CFG_8_MCS23_CH0, txpower);
4416 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4417 TX_PWR_CFG_8_MCS23_CH1, txpower);
4418 rt2x00_set_field32(&regs[TX_PWR_CFG_8_IDX],
4419 TX_PWR_CFG_8_MCS23_CH2, txpower);
4420
4421 /* read the next four txpower values */
5c6a2585
AB		 4422 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4423 offset + 6);
34542ff5
GJ		 4424
4425 /* STBC, MCS 0,1 */
4426 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4427 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4428 txpower, delta);
4429 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4430 TX_PWR_CFG_3_STBC0_CH0, txpower);
4431 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4432 TX_PWR_CFG_3_STBC0_CH1, txpower);
4433 rt2x00_set_field32(&regs[TX_PWR_CFG_3_EXT_IDX],
4434 TX_PWR_CFG_3_EXT_STBC0_CH2, txpower);
4435
4436 /* STBC, MCS 2,3 */
4437 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE1);
4438 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4439 txpower, delta);
4440 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4441 TX_PWR_CFG_3_STBC2_CH0, txpower);
4442 rt2x00_set_field32(&regs[TX_PWR_CFG_3_IDX],
4443 TX_PWR_CFG_3_STBC2_CH1, txpower);
4444 rt2x00_set_field32(&regs[TX_PWR_CFG_3_EXT_IDX],
4445 TX_PWR_CFG_3_EXT_STBC2_CH2, txpower);
4446
4447 /* STBC, MCS 4,5 */
4448 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE2);
4449 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4450 txpower, delta);
4451 rt2x00_set_field32(&regs[TX_PWR_CFG_4_IDX], TX_PWR_CFG_RATE0, txpower);
4452 rt2x00_set_field32(&regs[TX_PWR_CFG_4_IDX], TX_PWR_CFG_RATE1, txpower);
4453 rt2x00_set_field32(&regs[TX_PWR_CFG_4_EXT_IDX], TX_PWR_CFG_RATE0,
4454 txpower);
4455
4456 /* STBC, MCS 6 */
4457 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE3);
4458 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4459 txpower, delta);
4460 rt2x00_set_field32(&regs[TX_PWR_CFG_4_IDX], TX_PWR_CFG_RATE2, txpower);
4461 rt2x00_set_field32(&regs[TX_PWR_CFG_4_IDX], TX_PWR_CFG_RATE3, txpower);
4462 rt2x00_set_field32(&regs[TX_PWR_CFG_4_EXT_IDX], TX_PWR_CFG_RATE2,
4463 txpower);
4464
4465 /* read the next four txpower values */
5c6a2585
AB		 4466 eeprom = rt2800_eeprom_read_from_array(rt2x00dev, EEPROM_TXPOWER_BYRATE,
4467 offset + 7);
34542ff5
GJ		 4468
4469 /* STBC, MCS 7 */
4470 txpower = rt2x00_get_field16(eeprom, EEPROM_TXPOWER_BYRATE_RATE0);
4471 txpower = rt2800_compensate_txpower(rt2x00dev, 0, band, power_level,
4472 txpower, delta);
4473 rt2x00_set_field32(&regs[TX_PWR_CFG_9_IDX],
4474 TX_PWR_CFG_9_STBC7_CH0, txpower);
4475 rt2x00_set_field32(&regs[TX_PWR_CFG_9_IDX],
4476 TX_PWR_CFG_9_STBC7_CH1, txpower);
4477 rt2x00_set_field32(&regs[TX_PWR_CFG_9_IDX],
4478 TX_PWR_CFG_9_STBC7_CH2, txpower);
4479
4480 rt2800_register_write(rt2x00dev, TX_PWR_CFG_0, regs[TX_PWR_CFG_0_IDX]);
4481 rt2800_register_write(rt2x00dev, TX_PWR_CFG_1, regs[TX_PWR_CFG_1_IDX]);
4482 rt2800_register_write(rt2x00dev, TX_PWR_CFG_2, regs[TX_PWR_CFG_2_IDX]);
4483 rt2800_register_write(rt2x00dev, TX_PWR_CFG_3, regs[TX_PWR_CFG_3_IDX]);
4484 rt2800_register_write(rt2x00dev, TX_PWR_CFG_4, regs[TX_PWR_CFG_4_IDX]);
4485 rt2800_register_write(rt2x00dev, TX_PWR_CFG_5, regs[TX_PWR_CFG_5_IDX]);
4486 rt2800_register_write(rt2x00dev, TX_PWR_CFG_6, regs[TX_PWR_CFG_6_IDX]);
4487 rt2800_register_write(rt2x00dev, TX_PWR_CFG_7, regs[TX_PWR_CFG_7_IDX]);
4488 rt2800_register_write(rt2x00dev, TX_PWR_CFG_8, regs[TX_PWR_CFG_8_IDX]);
4489 rt2800_register_write(rt2x00dev, TX_PWR_CFG_9, regs[TX_PWR_CFG_9_IDX]);
4490
4491 rt2800_register_write(rt2x00dev, TX_PWR_CFG_0_EXT,
4492 regs[TX_PWR_CFG_0_EXT_IDX]);
4493 rt2800_register_write(rt2x00dev, TX_PWR_CFG_1_EXT,
4494 regs[TX_PWR_CFG_1_EXT_IDX]);
4495 rt2800_register_write(rt2x00dev, TX_PWR_CFG_2_EXT,
4496 regs[TX_PWR_CFG_2_EXT_IDX]);
4497 rt2800_register_write(rt2x00dev, TX_PWR_CFG_3_EXT,
4498 regs[TX_PWR_CFG_3_EXT_IDX]);
4499 rt2800_register_write(rt2x00dev, TX_PWR_CFG_4_EXT,
4500 regs[TX_PWR_CFG_4_EXT_IDX]);
4501
4502 for (i = 0; i < TX_PWR_CFG_IDX_COUNT; i++)
4503 rt2x00_dbg(rt2x00dev,
4504 "band:%cGHz, BW:%c0MHz, TX_PWR_CFG_%d%s = %08lx\n",
57fbcce3 4505 (band == NL80211_BAND_5GHZ) ? '5' : '2',
34542ff5
GJ		 4506 (test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags)) ?
4507 '4' : '2',
4508 (i > TX_PWR_CFG_9_IDX) ?
4509 (i - TX_PWR_CFG_9_IDX - 1) : i,
4510 (i > TX_PWR_CFG_9_IDX) ? "_EXT" : "",
4511 (unsigned long) regs[i]);
4512}
4513
41977e86
RY		 4514static void rt2800_config_txpower_rt6352(struct rt2x00_dev *rt2x00dev,
4515 struct ieee80211_channel *chan,
4516 int power_level)
4517{
4518 u32 reg, pwreg;
4519 u16 eeprom;
4520 u32 data, gdata;
4521 u8 t, i;
4522 enum nl80211_band band = chan->band;
4523 int delta;
4524
4525 /* Warn user if bw_comp is set in EEPROM */
4526 delta = rt2800_get_txpower_bw_comp(rt2x00dev, band);
4527
4528 if (delta)
4529 rt2x00_warn(rt2x00dev, "ignoring EEPROM HT40 power delta: %d\n",
4530 delta);
4531
4532 /* populate TX_PWR_CFG_0 up to TX_PWR_CFG_4 from EEPROM for HT20, limit
4533 * value to 0x3f and replace 0x20 by 0x21 as this is what the vendor
4534 * driver does as well, though it looks kinda wrong.
4535 * Maybe some misunderstanding of what a signed 8-bit value is? Maybe
4536 * the hardware has a problem handling 0x20, and as the code initially
4537 * used a fixed offset between HT20 and HT40 rates they had to work-
4538 * around that issue and most likely just forgot about it later on.
4539 * Maybe we should use rt2800_get_txpower_bw_comp() here as well,
4540 * however, the corresponding EEPROM value is not respected by the
4541 * vendor driver, so maybe this is rather being taken care of the
4542 * TXALC and the driver doesn't need to handle it...?
4543 * Though this is all very awkward, just do as they did, as that's what
4544 * board vendors expected when they populated the EEPROM...
4545 */
4546 for (i = 0; i < 5; i++) {
5c6a2585
AB		 4547 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
4548 EEPROM_TXPOWER_BYRATE,
4549 i * 2);
41977e86
RY		 4550
4551 data = eeprom;
4552
4553 t = eeprom & 0x3f;
4554 if (t == 32)
4555 t++;
4556
4557 gdata = t;
4558
4559 t = (eeprom & 0x3f00) >> 8;
4560 if (t == 32)
4561 t++;
4562
4563 gdata |= (t << 8);
4564
5c6a2585
AB		 4565 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
4566 EEPROM_TXPOWER_BYRATE,
4567 (i * 2) + 1);
41977e86
RY		 4568
4569 t = eeprom & 0x3f;
4570 if (t == 32)
4571 t++;
4572
4573 gdata |= (t << 16);
4574
4575 t = (eeprom & 0x3f00) >> 8;
4576 if (t == 32)
4577 t++;
4578
4579 gdata |= (t << 24);
4580 data |= (eeprom << 16);
4581
4582 if (!test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags)) {
4583 /* HT20 */
4584 if (data != 0xffffffff)
4585 rt2800_register_write(rt2x00dev,
4586 TX_PWR_CFG_0 + (i * 4),
4587 data);
4588 } else {
4589 /* HT40 */
4590 if (gdata != 0xffffffff)
4591 rt2800_register_write(rt2x00dev,
4592 TX_PWR_CFG_0 + (i * 4),
4593 gdata);
4594 }
4595 }
4596
4597 /* Aparently Ralink ran out of space in the BYRATE calibration section
4598 * of the EERPOM which is copied to the corresponding TX_PWR_CFG_x
4599 * registers. As recent 2T chips use 8-bit instead of 4-bit values for
4600 * power-offsets more space would be needed. Ralink decided to keep the
4601 * EEPROM layout untouched and rather have some shared values covering
4602 * multiple bitrates.
4603 * Populate the registers not covered by the EEPROM in the same way the
4604 * vendor driver does.
4605 */
4606
4607 /* For OFDM 54MBS use value from OFDM 48MBS */
4608 pwreg = 0;
eebd68e7 4609 reg = rt2800_register_read(rt2x00dev, TX_PWR_CFG_1);
41977e86
RY		 4610 t = rt2x00_get_field32(reg, TX_PWR_CFG_1B_48MBS);
4611 rt2x00_set_field32(&pwreg, TX_PWR_CFG_7B_54MBS, t);
4612
4613 /* For MCS 7 use value from MCS 6 */
eebd68e7 4614 reg = rt2800_register_read(rt2x00dev, TX_PWR_CFG_2);
41977e86
RY		 4615 t = rt2x00_get_field32(reg, TX_PWR_CFG_2B_MCS6_MCS7);
4616 rt2x00_set_field32(&pwreg, TX_PWR_CFG_7B_MCS7, t);
4617 rt2800_register_write(rt2x00dev, TX_PWR_CFG_7, pwreg);
4618
4619 /* For MCS 15 use value from MCS 14 */
4620 pwreg = 0;
eebd68e7 4621 reg = rt2800_register_read(rt2x00dev, TX_PWR_CFG_3);
41977e86
RY		 4622 t = rt2x00_get_field32(reg, TX_PWR_CFG_3B_MCS14);
4623 rt2x00_set_field32(&pwreg, TX_PWR_CFG_8B_MCS15, t);
4624 rt2800_register_write(rt2x00dev, TX_PWR_CFG_8, pwreg);
4625
4626 /* For STBC MCS 7 use value from STBC MCS 6 */
4627 pwreg = 0;
eebd68e7 4628 reg = rt2800_register_read(rt2x00dev, TX_PWR_CFG_4);
41977e86
RY		 4629 t = rt2x00_get_field32(reg, TX_PWR_CFG_4B_STBC_MCS6);
4630 rt2x00_set_field32(&pwreg, TX_PWR_CFG_9B_STBC_MCS7, t);
4631 rt2800_register_write(rt2x00dev, TX_PWR_CFG_9, pwreg);
4632
4633 rt2800_config_alc(rt2x00dev, chan, power_level);
4634
4635 /* TODO: temperature compensation code! */
4636}
4637
7a66205a
SG		 4638/*
4639 * We configure transmit power using MAC TX_PWR_CFG_{0,...,N} registers and
4640 * BBP R1 register. TX_PWR_CFG_X allow to configure per rate TX power values,
4641 * 4 bits for each rate (tune from 0 to 15 dBm). BBP_R1 controls transmit power
4642 * for all rates, but allow to set only 4 discrete values: -12, -6, 0 and 6 dBm.
4643 * Reference per rate transmit power values are located in the EEPROM at
4644 * EEPROM_TXPOWER_BYRATE offset. We adjust them and BBP R1 settings according to
4645 * current conditions (i.e. band, bandwidth, temperature, user settings).
4646 */
34542ff5
GJ		 4647static void rt2800_config_txpower_rt28xx(struct rt2x00_dev *rt2x00dev,
4648 struct ieee80211_channel *chan,
4649 int power_level)
f4450616 4650{
cee2c731 4651 u8 txpower, r1;
5e846004 4652 u16 eeprom;
cee2c731
SG		 4653 u32 reg, offset;
4654 int i, is_rate_b, delta, power_ctrl;
57fbcce3 4655 enum nl80211_band band = chan->band;
2af242e1
HS		 4656
4657 /*
7a66205a
SG		 4658 * Calculate HT40 compensation. For 40MHz we need to add or subtract
4659 * value read from EEPROM (different for 2GHz and for 5GHz).
2af242e1
HS		 4660 */
4661 delta = rt2800_get_txpower_bw_comp(rt2x00dev, band);
f4450616 4662
9e33a355 4663 /*
7a66205a
SG		 4664 * Calculate temperature compensation. Depends on measurement of current
4665 * TSSI (Transmitter Signal Strength Indication) we know TX power (due
4666 * to temperature or maybe other factors) is smaller or bigger than
4667 * expected. We adjust it, based on TSSI reference and boundaries values
4668 * provided in EEPROM.
9e33a355 4669 */
87dd2d76
SG		 4670 switch (rt2x00dev->chip.rt) {
4671 case RT2860:
4672 case RT2872:
4673 case RT2883:
4674 case RT3070:
4675 case RT3071:
4676 case RT3090:
4677 case RT3572:
4678 delta += rt2800_get_gain_calibration_delta(rt2x00dev);
4679 break;
4680 default:
4681 /* TODO: temperature compensation code for other chips. */
4682 break;
4683 }
f4450616 4684
1e4cf249 4685 /*
7a66205a
SG		 4686 * Decrease power according to user settings, on devices with unknown
4687 * maximum tx power. For other devices we take user power_level into
4688 * consideration on rt2800_compensate_txpower().
1e4cf249
SG		 4689 */
4690 delta += rt2800_get_txpower_reg_delta(rt2x00dev, power_level,
4691 chan->max_power);
4692
5e846004 4693 /*
cee2c731
SG		 4694 * BBP_R1 controls TX power for all rates, it allow to set the following
4695 * gains -12, -6, 0, +6 dBm by setting values 2, 1, 0, 3 respectively.
4696 *
4697 * TODO: we do not use +6 dBm option to do not increase power beyond
4698 * regulatory limit, however this could be utilized for devices with
4699 * CAPABILITY_POWER_LIMIT.
8c8d2017 4700 */
87dd2d76
SG		 4701 if (delta <= -12) {
4702 power_ctrl = 2;
4703 delta += 12;
4704 } else if (delta <= -6) {
4705 power_ctrl = 1;
4706 delta += 6;
4707 } else {
4708 power_ctrl = 0;
cee2c731 4709 }
5fbbe378 4710 r1 = rt2800_bbp_read(rt2x00dev, 1);
87dd2d76
SG		 4711 rt2x00_set_field8(&r1, BBP1_TX_POWER_CTRL, power_ctrl);
4712 rt2800_bbp_write(rt2x00dev, 1, r1);
8c8d2017 4713
5e846004
HS		 4714 offset = TX_PWR_CFG_0;
4715
4716 for (i = 0; i < EEPROM_TXPOWER_BYRATE_SIZE; i += 2) {
4717 /* just to be safe */
4718 if (offset > TX_PWR_CFG_4)
4719 break;
4720
eebd68e7 4721 reg = rt2800_register_read(rt2x00dev, offset);
5e846004
HS		 4722
4723 /* read the next four txpower values */
5c6a2585
AB		 4724 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
4725 EEPROM_TXPOWER_BYRATE,
4726 i);
5e846004 4727
e90c54b2
RJH		 4728 is_rate_b = i ? 0 : 1;
4729 /*
4730 * TX_PWR_CFG_0: 1MBS, TX_PWR_CFG_1: 24MBS,
5e846004 4731 * TX_PWR_CFG_2: MCS4, TX_PWR_CFG_3: MCS12,
e90c54b2
RJH		 4732 * TX_PWR_CFG_4: unknown
4733 */
5e846004
HS		 4734 txpower = rt2x00_get_field16(eeprom,
4735 EEPROM_TXPOWER_BYRATE_RATE0);
fa71a160 4736 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4737 power_level, txpower, delta);
e90c54b2 4738 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE0, txpower);
5e846004 4739
e90c54b2
RJH		 4740 /*
4741 * TX_PWR_CFG_0: 2MBS, TX_PWR_CFG_1: 36MBS,
5e846004 4742 * TX_PWR_CFG_2: MCS5, TX_PWR_CFG_3: MCS13,
e90c54b2
RJH		 4743 * TX_PWR_CFG_4: unknown
4744 */
5e846004
HS		 4745 txpower = rt2x00_get_field16(eeprom,
4746 EEPROM_TXPOWER_BYRATE_RATE1);
fa71a160 4747 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4748 power_level, txpower, delta);
e90c54b2 4749 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE1, txpower);
5e846004 4750
e90c54b2
RJH		 4751 /*
4752 * TX_PWR_CFG_0: 5.5MBS, TX_PWR_CFG_1: 48MBS,
5e846004 4753 * TX_PWR_CFG_2: MCS6, TX_PWR_CFG_3: MCS14,
e90c54b2
RJH		 4754 * TX_PWR_CFG_4: unknown
4755 */
5e846004
HS		 4756 txpower = rt2x00_get_field16(eeprom,
4757 EEPROM_TXPOWER_BYRATE_RATE2);
fa71a160 4758 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4759 power_level, txpower, delta);
e90c54b2 4760 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE2, txpower);
5e846004 4761
e90c54b2
RJH		 4762 /*
4763 * TX_PWR_CFG_0: 11MBS, TX_PWR_CFG_1: 54MBS,
5e846004 4764 * TX_PWR_CFG_2: MCS7, TX_PWR_CFG_3: MCS15,
e90c54b2
RJH		 4765 * TX_PWR_CFG_4: unknown
4766 */
5e846004
HS		 4767 txpower = rt2x00_get_field16(eeprom,
4768 EEPROM_TXPOWER_BYRATE_RATE3);
fa71a160 4769 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4770 power_level, txpower, delta);
e90c54b2 4771 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE3, txpower);
5e846004
HS		 4772
4773 /* read the next four txpower values */
5c6a2585
AB		 4774 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
4775 EEPROM_TXPOWER_BYRATE,
4776 i + 1);
5e846004 4777
e90c54b2
RJH		 4778 is_rate_b = 0;
4779 /*
4780 * TX_PWR_CFG_0: 6MBS, TX_PWR_CFG_1: MCS0,
5e846004 4781 * TX_PWR_CFG_2: MCS8, TX_PWR_CFG_3: unknown,
e90c54b2
RJH		 4782 * TX_PWR_CFG_4: unknown
4783 */
5e846004
HS		 4784 txpower = rt2x00_get_field16(eeprom,
4785 EEPROM_TXPOWER_BYRATE_RATE0);
fa71a160 4786 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4787 power_level, txpower, delta);
e90c54b2 4788 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE4, txpower);
5e846004 4789
e90c54b2
RJH		 4790 /*
4791 * TX_PWR_CFG_0: 9MBS, TX_PWR_CFG_1: MCS1,
5e846004 4792 * TX_PWR_CFG_2: MCS9, TX_PWR_CFG_3: unknown,
e90c54b2
RJH		 4793 * TX_PWR_CFG_4: unknown
4794 */
5e846004
HS		 4795 txpower = rt2x00_get_field16(eeprom,
4796 EEPROM_TXPOWER_BYRATE_RATE1);
fa71a160 4797 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4798 power_level, txpower, delta);
e90c54b2 4799 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE5, txpower);
5e846004 4800
e90c54b2
RJH		 4801 /*
4802 * TX_PWR_CFG_0: 12MBS, TX_PWR_CFG_1: MCS2,
5e846004 4803 * TX_PWR_CFG_2: MCS10, TX_PWR_CFG_3: unknown,
e90c54b2
RJH		 4804 * TX_PWR_CFG_4: unknown
4805 */
5e846004
HS		 4806 txpower = rt2x00_get_field16(eeprom,
4807 EEPROM_TXPOWER_BYRATE_RATE2);
fa71a160 4808 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4809 power_level, txpower, delta);
e90c54b2 4810 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE6, txpower);
5e846004 4811
e90c54b2
RJH		 4812 /*
4813 * TX_PWR_CFG_0: 18MBS, TX_PWR_CFG_1: MCS3,
5e846004 4814 * TX_PWR_CFG_2: MCS11, TX_PWR_CFG_3: unknown,
e90c54b2
RJH		 4815 * TX_PWR_CFG_4: unknown
4816 */
5e846004
HS		 4817 txpower = rt2x00_get_field16(eeprom,
4818 EEPROM_TXPOWER_BYRATE_RATE3);
fa71a160 4819 txpower = rt2800_compensate_txpower(rt2x00dev, is_rate_b, band,
2af242e1 4820 power_level, txpower, delta);
e90c54b2 4821 rt2x00_set_field32(&reg, TX_PWR_CFG_RATE7, txpower);
5e846004
HS		 4822
4823 rt2800_register_write(rt2x00dev, offset, reg);
4824
4825 /* next TX_PWR_CFG register */
4826 offset += 4;
4827 }
f4450616
BZ		 4828}
4829
34542ff5
GJ		 4830static void rt2800_config_txpower(struct rt2x00_dev *rt2x00dev,
4831 struct ieee80211_channel *chan,
4832 int power_level)
4833{
4834 if (rt2x00_rt(rt2x00dev, RT3593))
4835 rt2800_config_txpower_rt3593(rt2x00dev, chan, power_level);
41977e86
RY		 4836 else if (rt2x00_rt(rt2x00dev, RT6352))
4837 rt2800_config_txpower_rt6352(rt2x00dev, chan, power_level);
34542ff5
GJ		 4838 else
4839 rt2800_config_txpower_rt28xx(rt2x00dev, chan, power_level);
4840}
4841
9e33a355
HS		 4842void rt2800_gain_calibration(struct rt2x00_dev *rt2x00dev)
4843{
675a0b04 4844 rt2800_config_txpower(rt2x00dev, rt2x00dev->hw->conf.chandef.chan,
9e33a355
HS		 4845 rt2x00dev->tx_power);
4846}
4847EXPORT_SYMBOL_GPL(rt2800_gain_calibration);
4848
2e9c43dd
JL		 4849void rt2800_vco_calibration(struct rt2x00_dev *rt2x00dev)
4850{
4851 u32 tx_pin;
4852 u8 rfcsr;
41977e86 4853 unsigned long min_sleep = 0;
2e9c43dd
JL		 4854
4855 /*
4856 * A voltage-controlled oscillator(VCO) is an electronic oscillator
4857 * designed to be controlled in oscillation frequency by a voltage
4858 * input. Maybe the temperature will affect the frequency of
4859 * oscillation to be shifted. The VCO calibration will be called
4860 * periodically to adjust the frequency to be precision.
4861 */
4862
eebd68e7 4863 tx_pin = rt2800_register_read(rt2x00dev, TX_PIN_CFG);
2e9c43dd
JL		 4864 tx_pin &= TX_PIN_CFG_PA_PE_DISABLE;
4865 rt2800_register_write(rt2x00dev, TX_PIN_CFG, tx_pin);
4866
4867 switch (rt2x00dev->chip.rf) {
4868 case RF2020:
4869 case RF3020:
4870 case RF3021:
4871 case RF3022:
4872 case RF3320:
4873 case RF3052:
16d571bb 4874 rfcsr = rt2800_rfcsr_read(rt2x00dev, 7);
2e9c43dd
JL		 4875 rt2x00_set_field8(&rfcsr, RFCSR7_RF_TUNING, 1);
4876 rt2800_rfcsr_write(rt2x00dev, 7, rfcsr);
4877 break;
1095df07 4878 case RF3053:
3b9b74ba 4879 case RF3070:
a89534ed 4880 case RF3290:
98e71f44 4881 case RF5350:
ccf91bd6 4882 case RF5360:
ac0372ab 4883 case RF5362:
2e9c43dd
JL		 4884 case RF5370:
4885 case RF5372:
4886 case RF5390:
cff3d1f0 4887 case RF5392:
24d42ef3 4888 case RF5592:
16d571bb 4889 rfcsr = rt2800_rfcsr_read(rt2x00dev, 3);
d6d82020 4890 rt2x00_set_field8(&rfcsr, RFCSR3_VCOCAL_EN, 1);
2e9c43dd 4891 rt2800_rfcsr_write(rt2x00dev, 3, rfcsr);
41977e86
RY		 4892 min_sleep = 1000;
4893 break;
4894 case RF7620:
4895 rt2800_rfcsr_write(rt2x00dev, 5, 0x40);
4896 rt2800_rfcsr_write(rt2x00dev, 4, 0x0C);
16d571bb 4897 rfcsr = rt2800_rfcsr_read(rt2x00dev, 4);
41977e86
RY		 4898 rt2x00_set_field8(&rfcsr, RFCSR4_VCOCAL_EN, 1);
4899 rt2800_rfcsr_write(rt2x00dev, 4, rfcsr);
4900 min_sleep = 2000;
2e9c43dd
JL		 4901 break;
4902 default:
bc007705
SG		 4903 WARN_ONCE(1, "Not supported RF chipet %x for VCO recalibration",
4904 rt2x00dev->chip.rf);
2e9c43dd
JL		 4905 return;
4906 }
4907
41977e86
RY		 4908 if (min_sleep > 0)
4909 usleep_range(min_sleep, min_sleep * 2);
2e9c43dd 4910
eebd68e7 4911 tx_pin = rt2800_register_read(rt2x00dev, TX_PIN_CFG);
2e9c43dd
JL		 4912 if (rt2x00dev->rf_channel <= 14) {
4913 switch (rt2x00dev->default_ant.tx_chain_num) {
4914 case 3:
4915 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G2_EN, 1);
4916 /* fall through */
4917 case 2:
4918 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G1_EN, 1);
4919 /* fall through */
4920 case 1:
4921 default:
4922 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_G0_EN, 1);
4923 break;
4924 }
4925 } else {
4926 switch (rt2x00dev->default_ant.tx_chain_num) {
4927 case 3:
4928 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A2_EN, 1);
4929 /* fall through */
4930 case 2:
4931 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A1_EN, 1);
4932 /* fall through */
4933 case 1:
4934 default:
4935 rt2x00_set_field32(&tx_pin, TX_PIN_CFG_PA_PE_A0_EN, 1);
4936 break;
4937 }
4938 }
4939 rt2800_register_write(rt2x00dev, TX_PIN_CFG, tx_pin);
4940
41977e86 4941 if (rt2x00_rt(rt2x00dev, RT6352)) {
4bd96b5d 4942 if (rt2x00dev->default_ant.rx_chain_num == 1) {
41977e86
RY		 4943 rt2800_bbp_write(rt2x00dev, 91, 0x07);
4944 rt2800_bbp_write(rt2x00dev, 95, 0x1A);
4945 rt2800_bbp_write(rt2x00dev, 195, 128);
4946 rt2800_bbp_write(rt2x00dev, 196, 0xA0);
4947 rt2800_bbp_write(rt2x00dev, 195, 170);
4948 rt2800_bbp_write(rt2x00dev, 196, 0x12);
4949 rt2800_bbp_write(rt2x00dev, 195, 171);
4950 rt2800_bbp_write(rt2x00dev, 196, 0x10);
4951 } else {
4952 rt2800_bbp_write(rt2x00dev, 91, 0x06);
4953 rt2800_bbp_write(rt2x00dev, 95, 0x9A);
4954 rt2800_bbp_write(rt2x00dev, 195, 128);
4955 rt2800_bbp_write(rt2x00dev, 196, 0xE0);
4956 rt2800_bbp_write(rt2x00dev, 195, 170);
4957 rt2800_bbp_write(rt2x00dev, 196, 0x30);
4958 rt2800_bbp_write(rt2x00dev, 195, 171);
4959 rt2800_bbp_write(rt2x00dev, 196, 0x30);
4960 }
4961
4962 if (rt2x00_has_cap_external_lna_bg(rt2x00dev)) {
4bd96b5d
TP		 4963 rt2800_bbp_write(rt2x00dev, 75, 0x68);
4964 rt2800_bbp_write(rt2x00dev, 76, 0x4C);
41977e86
RY		 4965 rt2800_bbp_write(rt2x00dev, 79, 0x1C);
4966 rt2800_bbp_write(rt2x00dev, 80, 0x0C);
4967 rt2800_bbp_write(rt2x00dev, 82, 0xB6);
4968 }
4969
4970 /* On 11A, We should delay and wait RF/BBP to be stable
4971 * and the appropriate time should be 1000 micro seconds
4972 * 2005/06/05 - On 11G, we also need this delay time.
4973 * Otherwise it's difficult to pass the WHQL.
4974 */
4975 usleep_range(1000, 1500);
4976 }
2e9c43dd
JL		 4977}
4978EXPORT_SYMBOL_GPL(rt2800_vco_calibration);
4979
f4450616
BZ		 4980static void rt2800_config_retry_limit(struct rt2x00_dev *rt2x00dev,
4981 struct rt2x00lib_conf *libconf)
4982{
4983 u32 reg;
4984
eebd68e7 4985 reg = rt2800_register_read(rt2x00dev, TX_RTY_CFG);
f4450616
BZ		 4986 rt2x00_set_field32(&reg, TX_RTY_CFG_SHORT_RTY_LIMIT,
4987 libconf->conf->short_frame_max_tx_count);
4988 rt2x00_set_field32(&reg, TX_RTY_CFG_LONG_RTY_LIMIT,
4989 libconf->conf->long_frame_max_tx_count);
f4450616
BZ		 4990 rt2800_register_write(rt2x00dev, TX_RTY_CFG, reg);
4991}
4992
4993static void rt2800_config_ps(struct rt2x00_dev *rt2x00dev,
4994 struct rt2x00lib_conf *libconf)
4995{
4996 enum dev_state state =
4997 (libconf->conf->flags & IEEE80211_CONF_PS) ?
4998 STATE_SLEEP : STATE_AWAKE;
4999 u32 reg;
5000
5001 if (state == STATE_SLEEP) {
5002 rt2800_register_write(rt2x00dev, AUTOWAKEUP_CFG, 0);
5003
eebd68e7 5004 reg = rt2800_register_read(rt2x00dev, AUTOWAKEUP_CFG);
f4450616
BZ		 5005 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_AUTO_LEAD_TIME, 5);
5006 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_TBCN_BEFORE_WAKE,
5007 libconf->conf->listen_interval - 1);
5008 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_AUTOWAKE, 1);
5009 rt2800_register_write(rt2x00dev, AUTOWAKEUP_CFG, reg);
5010
5011 rt2x00dev->ops->lib->set_device_state(rt2x00dev, state);
5012 } else {
eebd68e7 5013 reg = rt2800_register_read(rt2x00dev, AUTOWAKEUP_CFG);
f4450616
BZ		 5014 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_AUTO_LEAD_TIME, 0);
5015 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_TBCN_BEFORE_WAKE, 0);
5016 rt2x00_set_field32(&reg, AUTOWAKEUP_CFG_AUTOWAKE, 0);
5017 rt2800_register_write(rt2x00dev, AUTOWAKEUP_CFG, reg);
5731858d
GW		 5018
5019 rt2x00dev->ops->lib->set_device_state(rt2x00dev, state);
f4450616
BZ		 5020 }
5021}
5022
5023void rt2800_config(struct rt2x00_dev *rt2x00dev,
5024 struct rt2x00lib_conf *libconf,
5025 const unsigned int flags)
5026{
5027 /* Always recalculate LNA gain before changing configuration */
5028 rt2800_config_lna_gain(rt2x00dev, libconf);
5029
e90c54b2 5030 if (flags & IEEE80211_CONF_CHANGE_CHANNEL) {
f4450616
BZ		 5031 rt2800_config_channel(rt2x00dev, libconf->conf,
5032 &libconf->rf, &libconf->channel);
675a0b04 5033 rt2800_config_txpower(rt2x00dev, libconf->conf->chandef.chan,
9e33a355 5034 libconf->conf->power_level);
e90c54b2 5035 }
f4450616 5036 if (flags & IEEE80211_CONF_CHANGE_POWER)
675a0b04 5037 rt2800_config_txpower(rt2x00dev, libconf->conf->chandef.chan,
9e33a355 5038 libconf->conf->power_level);
f4450616
BZ		 5039 if (flags & IEEE80211_CONF_CHANGE_RETRY_LIMITS)
5040 rt2800_config_retry_limit(rt2x00dev, libconf);
5041 if (flags & IEEE80211_CONF_CHANGE_PS)
5042 rt2800_config_ps(rt2x00dev, libconf);
5043}
5044EXPORT_SYMBOL_GPL(rt2800_config);
5045
5046/*
5047 * Link tuning
5048 */
5049void rt2800_link_stats(struct rt2x00_dev *rt2x00dev, struct link_qual *qual)
5050{
5051 u32 reg;
5052
5053 /*
5054 * Update FCS error count from register.
5055 */
eebd68e7 5056 reg = rt2800_register_read(rt2x00dev, RX_STA_CNT0);
f4450616
BZ		 5057 qual->rx_failed = rt2x00_get_field32(reg, RX_STA_CNT0_CRC_ERR);
5058}
5059EXPORT_SYMBOL_GPL(rt2800_link_stats);
5060
5061static u8 rt2800_get_default_vgc(struct rt2x00_dev *rt2x00dev)
5062{
8c6728b0
GW		 5063 u8 vgc;
5064
57fbcce3 5065 if (rt2x00dev->curr_band == NL80211_BAND_2GHZ) {
d5385bfc 5066 if (rt2x00_rt(rt2x00dev, RT3070) ||
64522957 5067 rt2x00_rt(rt2x00dev, RT3071) ||
cc78e904 5068 rt2x00_rt(rt2x00dev, RT3090) ||
a89534ed 5069 rt2x00_rt(rt2x00dev, RT3290) ||
adde5882 5070 rt2x00_rt(rt2x00dev, RT3390) ||
d961e447 5071 rt2x00_rt(rt2x00dev, RT3572) ||
0ffd2a9a 5072 rt2x00_rt(rt2x00dev, RT3593) ||
2ed71884 5073 rt2x00_rt(rt2x00dev, RT5390) ||
3d81535e 5074 rt2x00_rt(rt2x00dev, RT5392) ||
41977e86
RY		 5075 rt2x00_rt(rt2x00dev, RT5592) ||
5076 rt2x00_rt(rt2x00dev, RT6352))
8c6728b0
GW		 5077 vgc = 0x1c + (2 * rt2x00dev->lna_gain);
5078 else
5079 vgc = 0x2e + rt2x00dev->lna_gain;
5080 } else { /* 5GHZ band */
733aec6a 5081 if (rt2x00_rt(rt2x00dev, RT3593))
0ffd2a9a 5082 vgc = 0x20 + (rt2x00dev->lna_gain * 5) / 3;
3d81535e
SG		 5083 else if (rt2x00_rt(rt2x00dev, RT5592))
5084 vgc = 0x24 + (2 * rt2x00dev->lna_gain);
d961e447
GW		 5085 else {
5086 if (!test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags))
5087 vgc = 0x32 + (rt2x00dev->lna_gain * 5) / 3;
5088 else
5089 vgc = 0x3a + (rt2x00dev->lna_gain * 5) / 3;
5090 }
f4450616
BZ		 5091 }
5092
8c6728b0 5093 return vgc;
f4450616
BZ		 5094}
5095
5096static inline void rt2800_set_vgc(struct rt2x00_dev *rt2x00dev,
5097 struct link_qual *qual, u8 vgc_level)
5098{
5099 if (qual->vgc_level != vgc_level) {
271f1a4d
GJ		 5100 if (rt2x00_rt(rt2x00dev, RT3572) ||
5101 rt2x00_rt(rt2x00dev, RT3593)) {
5102 rt2800_bbp_write_with_rx_chain(rt2x00dev, 66,
5103 vgc_level);
5104 } else if (rt2x00_rt(rt2x00dev, RT5592)) {
3d81535e
SG		 5105 rt2800_bbp_write(rt2x00dev, 83, qual->rssi > -65 ? 0x4a : 0x7a);
5106 rt2800_bbp_write_with_rx_chain(rt2x00dev, 66, vgc_level);
271f1a4d 5107 } else {
3d81535e 5108 rt2800_bbp_write(rt2x00dev, 66, vgc_level);
271f1a4d
GJ		 5109 }
5110
f4450616
BZ		 5111 qual->vgc_level = vgc_level;
5112 qual->vgc_level_reg = vgc_level;
5113 }
5114}
5115
5116void rt2800_reset_tuner(struct rt2x00_dev *rt2x00dev, struct link_qual *qual)
5117{
5118 rt2800_set_vgc(rt2x00dev, qual, rt2800_get_default_vgc(rt2x00dev));
5119}
5120EXPORT_SYMBOL_GPL(rt2800_reset_tuner);
5121
5122void rt2800_link_tuner(struct rt2x00_dev *rt2x00dev, struct link_qual *qual,
5123 const u32 count)
5124{
3d81535e
SG		 5125 u8 vgc;
5126
8d0c9b65 5127 if (rt2x00_rt_rev(rt2x00dev, RT2860, REV_RT2860C))
f4450616 5128 return;
e25aa82a
GJ		 5129
5130 /* When RSSI is better than a certain threshold, increase VGC
5131 * with a chip specific value in order to improve the balance
5132 * between sensibility and noise isolation.
f4450616 5133 */
3d81535e
SG		 5134
5135 vgc = rt2800_get_default_vgc(rt2x00dev);
5136
e25aa82a
GJ		 5137 switch (rt2x00dev->chip.rt) {
5138 case RT3572:
5139 case RT3593:
5140 if (qual->rssi > -65) {
57fbcce3 5141 if (rt2x00dev->curr_band == NL80211_BAND_2GHZ)
e25aa82a
GJ		 5142 vgc += 0x20;
5143 else
5144 vgc += 0x10;
5145 }
5146 break;
5147
5148 case RT5592:
0beb1bbf
GJ		 5149 if (qual->rssi > -65)
5150 vgc += 0x20;
e25aa82a
GJ		 5151 break;
5152
5153 default:
0beb1bbf
GJ		 5154 if (qual->rssi > -80)
5155 vgc += 0x10;
e25aa82a 5156 break;
0beb1bbf 5157 }
3d81535e
SG		 5158
5159 rt2800_set_vgc(rt2x00dev, qual, vgc);
f4450616
BZ		 5160}
5161EXPORT_SYMBOL_GPL(rt2800_link_tuner);
fcf51541
BZ		 5162
5163/*
5164 * Initialization functions.
5165 */
b9a07ae9 5166static int rt2800_init_registers(struct rt2x00_dev *rt2x00dev)
fcf51541 5167{
8f03a7c6 5168 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
fcf51541 5169 u32 reg;
d5385bfc 5170 u16 eeprom;
fcf51541 5171 unsigned int i;
e3a896b9 5172 int ret;
fcf51541 5173
f7b395e9 5174 rt2800_disable_wpdma(rt2x00dev);
a9dce149 5175
e3a896b9
GW		 5176 ret = rt2800_drv_init_registers(rt2x00dev);
5177 if (ret)
5178 return ret;
fcf51541 5179
fcf51541
BZ		 5180 rt2800_register_write(rt2x00dev, LEGACY_BASIC_RATE, 0x0000013f);
5181 rt2800_register_write(rt2x00dev, HT_BASIC_RATE, 0x00008003);
5182
5183 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, 0x00000000);
5184
eebd68e7 5185 reg = rt2800_register_read(rt2x00dev, BCN_TIME_CFG);
8544df32 5186 rt2x00_set_field32(&reg, BCN_TIME_CFG_BEACON_INTERVAL, 1600);
fcf51541
BZ		 5187 rt2x00_set_field32(&reg, BCN_TIME_CFG_TSF_TICKING, 0);
5188 rt2x00_set_field32(&reg, BCN_TIME_CFG_TSF_SYNC, 0);
5189 rt2x00_set_field32(&reg, BCN_TIME_CFG_TBTT_ENABLE, 0);
5190 rt2x00_set_field32(&reg, BCN_TIME_CFG_BEACON_GEN, 0);
5191 rt2x00_set_field32(&reg, BCN_TIME_CFG_TX_TIME_COMPENSATE, 0);
5192 rt2800_register_write(rt2x00dev, BCN_TIME_CFG, reg);
5193
a9dce149
GW		 5194 rt2800_config_filter(rt2x00dev, FIF_ALLMULTI);
5195
eebd68e7 5196 reg = rt2800_register_read(rt2x00dev, BKOFF_SLOT_CFG);
a9dce149
GW		 5197 rt2x00_set_field32(&reg, BKOFF_SLOT_CFG_SLOT_TIME, 9);
5198 rt2x00_set_field32(&reg, BKOFF_SLOT_CFG_CC_DELAY_TIME, 2);
5199 rt2800_register_write(rt2x00dev, BKOFF_SLOT_CFG, reg);
5200
a89534ed 5201 if (rt2x00_rt(rt2x00dev, RT3290)) {
eebd68e7 5202 reg = rt2800_register_read(rt2x00dev, WLAN_FUN_CTRL);
a89534ed
WH		 5203 if (rt2x00_get_field32(reg, WLAN_EN) == 1) {
5204 rt2x00_set_field32(&reg, PCIE_APP0_CLK_REQ, 1);
5205 rt2800_register_write(rt2x00dev, WLAN_FUN_CTRL, reg);
5206 }
5207
eebd68e7 5208 reg = rt2800_register_read(rt2x00dev, CMB_CTRL);
a89534ed
WH		 5209 if (!(rt2x00_get_field32(reg, LDO0_EN) == 1)) {
5210 rt2x00_set_field32(&reg, LDO0_EN, 1);
5211 rt2x00_set_field32(&reg, LDO_BGSEL, 3);
5212 rt2800_register_write(rt2x00dev, CMB_CTRL, reg);
5213 }
5214
eebd68e7 5215 reg = rt2800_register_read(rt2x00dev, OSC_CTRL);
a89534ed
WH		 5216 rt2x00_set_field32(&reg, OSC_ROSC_EN, 1);
5217 rt2x00_set_field32(&reg, OSC_CAL_REQ, 1);
5218 rt2x00_set_field32(&reg, OSC_REF_CYCLE, 0x27);
5219 rt2800_register_write(rt2x00dev, OSC_CTRL, reg);
5220
eebd68e7 5221 reg = rt2800_register_read(rt2x00dev, COEX_CFG0);
a89534ed
WH		 5222 rt2x00_set_field32(&reg, COEX_CFG_ANT, 0x5e);
5223 rt2800_register_write(rt2x00dev, COEX_CFG0, reg);
5224
eebd68e7 5225 reg = rt2800_register_read(rt2x00dev, COEX_CFG2);
a89534ed
WH		 5226 rt2x00_set_field32(&reg, BT_COEX_CFG1, 0x00);
5227 rt2x00_set_field32(&reg, BT_COEX_CFG0, 0x17);
5228 rt2x00_set_field32(&reg, WL_COEX_CFG1, 0x93);
5229 rt2x00_set_field32(&reg, WL_COEX_CFG0, 0x7f);
5230 rt2800_register_write(rt2x00dev, COEX_CFG2, reg);
5231
eebd68e7 5232 reg = rt2800_register_read(rt2x00dev, PLL_CTRL);
a89534ed
WH		 5233 rt2x00_set_field32(&reg, PLL_CONTROL, 1);
5234 rt2800_register_write(rt2x00dev, PLL_CTRL, reg);
5235 }
5236
64522957 5237 if (rt2x00_rt(rt2x00dev, RT3071) ||
cc78e904 5238 rt2x00_rt(rt2x00dev, RT3090) ||
a89534ed 5239 rt2x00_rt(rt2x00dev, RT3290) ||
cc78e904 5240 rt2x00_rt(rt2x00dev, RT3390)) {
a89534ed
WH		 5241
5242 if (rt2x00_rt(rt2x00dev, RT3290))
5243 rt2800_register_write(rt2x00dev, TX_SW_CFG0,
5244 0x00000404);
5245 else
5246 rt2800_register_write(rt2x00dev, TX_SW_CFG0,
5247 0x00000400);
5248
fcf51541 5249 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00000000);
64522957 5250 if (rt2x00_rt_rev_lt(rt2x00dev, RT3071, REV_RT3071E) ||
cc78e904
GW		 5251 rt2x00_rt_rev_lt(rt2x00dev, RT3090, REV_RT3090E) ||
5252 rt2x00_rt_rev_lt(rt2x00dev, RT3390, REV_RT3390E)) {
5c6a2585 5253 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
38c8a566 5254 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_DAC_TEST))
d5385bfc
GW		 5255 rt2800_register_write(rt2x00dev, TX_SW_CFG2,
5256 0x0000002c);
5257 else
5258 rt2800_register_write(rt2x00dev, TX_SW_CFG2,
5259 0x0000000f);
5260 } else {
5261 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
5262 }
d5385bfc 5263 } else if (rt2x00_rt(rt2x00dev, RT3070)) {
fcf51541 5264 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000400);
8cdd15e0
GW		 5265
5266 if (rt2x00_rt_rev_lt(rt2x00dev, RT3070, REV_RT3070F)) {
5267 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00000000);
5268 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x0000002c);
5269 } else {
5270 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00080606);
5271 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
5272 }
c295a81d
HS		 5273 } else if (rt2800_is_305x_soc(rt2x00dev)) {
5274 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000400);
5275 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00000000);
961636ba 5276 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000030);
03839951
DG		 5277 } else if (rt2x00_rt(rt2x00dev, RT3352)) {
5278 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000402);
5279 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00080606);
5280 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
872834df
GW		 5281 } else if (rt2x00_rt(rt2x00dev, RT3572)) {
5282 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000400);
5283 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00080606);
1706d15d
GJ		 5284 } else if (rt2x00_rt(rt2x00dev, RT3593)) {
5285 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000402);
5286 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00000000);
5287 if (rt2x00_rt_rev_lt(rt2x00dev, RT3593, REV_RT3593E)) {
5c6a2585 5288 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
1706d15d
GJ		 5289 if (rt2x00_get_field16(eeprom,
5290 EEPROM_NIC_CONF1_DAC_TEST))
5291 rt2800_register_write(rt2x00dev, TX_SW_CFG2,
5292 0x0000001f);
5293 else
5294 rt2800_register_write(rt2x00dev, TX_SW_CFG2,
5295 0x0000000f);
5296 } else {
5297 rt2800_register_write(rt2x00dev, TX_SW_CFG2,
5298 0x00000000);
5299 }
2ed71884 5300 } else if (rt2x00_rt(rt2x00dev, RT5390) ||
41977e86
RY		 5301 rt2x00_rt(rt2x00dev, RT5392) ||
5302 rt2x00_rt(rt2x00dev, RT6352)) {
adde5882
GJ		 5303 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000404);
5304 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00080606);
5305 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
231aeca1
SG		 5306 } else if (rt2x00_rt(rt2x00dev, RT5592)) {
5307 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000404);
5308 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00000000);
5309 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
98e71f44
SV		 5310 } else if (rt2x00_rt(rt2x00dev, RT5350)) {
5311 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000404);
41977e86
RY		 5312 } else if (rt2x00_rt(rt2x00dev, RT6352)) {
5313 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000401);
5314 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x000C0000);
5315 rt2800_register_write(rt2x00dev, TX_SW_CFG2, 0x00000000);
5316 rt2800_register_write(rt2x00dev, MIMO_PS_CFG, 0x00000002);
5317 rt2800_register_write(rt2x00dev, TX_PIN_CFG, 0x00150F0F);
5318 rt2800_register_write(rt2x00dev, TX_ALC_VGA3, 0x06060606);
5319 rt2800_register_write(rt2x00dev, TX0_BB_GAIN_ATTEN, 0x0);
5320 rt2800_register_write(rt2x00dev, TX1_BB_GAIN_ATTEN, 0x0);
5321 rt2800_register_write(rt2x00dev, TX0_RF_GAIN_ATTEN, 0x6C6C666C);
5322 rt2800_register_write(rt2x00dev, TX1_RF_GAIN_ATTEN, 0x6C6C666C);
5323 rt2800_register_write(rt2x00dev, TX0_RF_GAIN_CORRECT,
5324 0x3630363A);
5325 rt2800_register_write(rt2x00dev, TX1_RF_GAIN_CORRECT,
5326 0x3630363A);
eebd68e7 5327 reg = rt2800_register_read(rt2x00dev, TX_ALC_CFG_1);
41977e86
RY		 5328 rt2x00_set_field32(&reg, TX_ALC_CFG_1_ROS_BUSY_EN, 0);
5329 rt2800_register_write(rt2x00dev, TX_ALC_CFG_1, reg);
fcf51541
BZ		 5330 } else {
5331 rt2800_register_write(rt2x00dev, TX_SW_CFG0, 0x00000000);
5332 rt2800_register_write(rt2x00dev, TX_SW_CFG1, 0x00080606);
5333 }
5334
eebd68e7 5335 reg = rt2800_register_read(rt2x00dev, TX_LINK_CFG);
fcf51541
BZ		 5336 rt2x00_set_field32(&reg, TX_LINK_CFG_REMOTE_MFB_LIFETIME, 32);
5337 rt2x00_set_field32(&reg, TX_LINK_CFG_MFB_ENABLE, 0);
5338 rt2x00_set_field32(&reg, TX_LINK_CFG_REMOTE_UMFS_ENABLE, 0);
5339 rt2x00_set_field32(&reg, TX_LINK_CFG_TX_MRQ_EN, 0);
5340 rt2x00_set_field32(&reg, TX_LINK_CFG_TX_RDG_EN, 0);
5341 rt2x00_set_field32(&reg, TX_LINK_CFG_TX_CF_ACK_EN, 1);
5342 rt2x00_set_field32(&reg, TX_LINK_CFG_REMOTE_MFB, 0);
5343 rt2x00_set_field32(&reg, TX_LINK_CFG_REMOTE_MFS, 0);
5344 rt2800_register_write(rt2x00dev, TX_LINK_CFG, reg);
5345
eebd68e7 5346 reg = rt2800_register_read(rt2x00dev, TX_TIMEOUT_CFG);
fcf51541 5347 rt2x00_set_field32(&reg, TX_TIMEOUT_CFG_MPDU_LIFETIME, 9);
a9dce149 5348 rt2x00_set_field32(&reg, TX_TIMEOUT_CFG_RX_ACK_TIMEOUT, 32);
fcf51541
BZ		 5349 rt2x00_set_field32(&reg, TX_TIMEOUT_CFG_TX_OP_TIMEOUT, 10);
5350 rt2800_register_write(rt2x00dev, TX_TIMEOUT_CFG, reg);
5351
eebd68e7 5352 reg = rt2800_register_read(rt2x00dev, MAX_LEN_CFG);
fcf51541 5353 rt2x00_set_field32(&reg, MAX_LEN_CFG_MAX_MPDU, AGGREGATION_SIZE);
66ecec02
SG		 5354 if (rt2x00_is_usb(rt2x00dev)) {
5355 drv_data->max_psdu = 3;
5356 } else if (rt2x00_rt_rev_gte(rt2x00dev, RT2872, REV_RT2872E) ||
5357 rt2x00_rt(rt2x00dev, RT2883) ||
5358 rt2x00_rt_rev_lt(rt2x00dev, RT3070, REV_RT3070E)) {
8f03a7c6 5359 drv_data->max_psdu = 2;
8f03a7c6
SG		 5360 } else {
5361 drv_data->max_psdu = 1;
8f03a7c6 5362 }
66ecec02 5363 rt2x00_set_field32(&reg, MAX_LEN_CFG_MAX_PSDU, drv_data->max_psdu);
a51b8969
SG		 5364 rt2x00_set_field32(&reg, MAX_LEN_CFG_MIN_PSDU, 10);
5365 rt2x00_set_field32(&reg, MAX_LEN_CFG_MIN_MPDU, 10);
fcf51541
BZ		 5366 rt2800_register_write(rt2x00dev, MAX_LEN_CFG, reg);
5367
eebd68e7 5368 reg = rt2800_register_read(rt2x00dev, LED_CFG);
a9dce149
GW		 5369 rt2x00_set_field32(&reg, LED_CFG_ON_PERIOD, 70);
5370 rt2x00_set_field32(&reg, LED_CFG_OFF_PERIOD, 30);
5371 rt2x00_set_field32(&reg, LED_CFG_SLOW_BLINK_PERIOD, 3);
5372 rt2x00_set_field32(&reg, LED_CFG_R_LED_MODE, 3);
5373 rt2x00_set_field32(&reg, LED_CFG_G_LED_MODE, 3);
5374 rt2x00_set_field32(&reg, LED_CFG_Y_LED_MODE, 3);
5375 rt2x00_set_field32(&reg, LED_CFG_LED_POLAR, 1);
5376 rt2800_register_write(rt2x00dev, LED_CFG, reg);
5377
fcf51541
BZ		 5378 rt2800_register_write(rt2x00dev, PBF_MAX_PCNT, 0x1f3fbf9f);
5379
eebd68e7 5380 reg = rt2800_register_read(rt2x00dev, TX_RTY_CFG);
01d97ef4
SG		 5381 rt2x00_set_field32(&reg, TX_RTY_CFG_SHORT_RTY_LIMIT, 2);
5382 rt2x00_set_field32(&reg, TX_RTY_CFG_LONG_RTY_LIMIT, 2);
a9dce149
GW		 5383 rt2x00_set_field32(&reg, TX_RTY_CFG_LONG_RTY_THRE, 2000);
5384 rt2x00_set_field32(&reg, TX_RTY_CFG_NON_AGG_RTY_MODE, 0);
5385 rt2x00_set_field32(&reg, TX_RTY_CFG_AGG_RTY_MODE, 0);
5386 rt2x00_set_field32(&reg, TX_RTY_CFG_TX_AUTO_FB_ENABLE, 1);
5387 rt2800_register_write(rt2x00dev, TX_RTY_CFG, reg);
5388
eebd68e7 5389 reg = rt2800_register_read(rt2x00dev, AUTO_RSP_CFG);
fcf51541 5390 rt2x00_set_field32(&reg, AUTO_RSP_CFG_AUTORESPONDER, 1);
a9dce149 5391 rt2x00_set_field32(&reg, AUTO_RSP_CFG_BAC_ACK_POLICY, 1);
be82de9d 5392 rt2x00_set_field32(&reg, AUTO_RSP_CFG_CTS_40_MMODE, 1);
fcf51541 5393 rt2x00_set_field32(&reg, AUTO_RSP_CFG_CTS_40_MREF, 0);
be82de9d 5394 rt2x00_set_field32(&reg, AUTO_RSP_CFG_AR_PREAMBLE, 0);
fcf51541
BZ		 5395 rt2x00_set_field32(&reg, AUTO_RSP_CFG_DUAL_CTS_EN, 0);
5396 rt2x00_set_field32(&reg, AUTO_RSP_CFG_ACK_CTS_PSM_BIT, 0);
5397 rt2800_register_write(rt2x00dev, AUTO_RSP_CFG, reg);
5398
eebd68e7 5399 reg = rt2800_register_read(rt2x00dev, CCK_PROT_CFG);
a9dce149 5400 rt2x00_set_field32(&reg, CCK_PROT_CFG_PROTECT_RATE, 3);
fcf51541 5401 rt2x00_set_field32(&reg, CCK_PROT_CFG_PROTECT_CTRL, 0);
6f492b6d 5402 rt2x00_set_field32(&reg, CCK_PROT_CFG_PROTECT_NAV_SHORT, 1);
fcf51541
BZ		 5403 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_CCK, 1);
5404 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5405 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_MM20, 1);
a9dce149 5406 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_MM40, 0);
fcf51541 5407 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_GF20, 1);
a9dce149
GW		 5408 rt2x00_set_field32(&reg, CCK_PROT_CFG_TX_OP_ALLOW_GF40, 0);
5409 rt2x00_set_field32(&reg, CCK_PROT_CFG_RTS_TH_EN, 1);
fcf51541
BZ		 5410 rt2800_register_write(rt2x00dev, CCK_PROT_CFG, reg);
5411
eebd68e7 5412 reg = rt2800_register_read(rt2x00dev, OFDM_PROT_CFG);
a9dce149 5413 rt2x00_set_field32(&reg, OFDM_PROT_CFG_PROTECT_RATE, 3);
fcf51541 5414 rt2x00_set_field32(&reg, OFDM_PROT_CFG_PROTECT_CTRL, 0);
6f492b6d 5415 rt2x00_set_field32(&reg, OFDM_PROT_CFG_PROTECT_NAV_SHORT, 1);
fcf51541
BZ		 5416 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_CCK, 1);
5417 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5418 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_MM20, 1);
a9dce149 5419 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_MM40, 0);
fcf51541 5420 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_GF20, 1);
a9dce149
GW		 5421 rt2x00_set_field32(&reg, OFDM_PROT_CFG_TX_OP_ALLOW_GF40, 0);
5422 rt2x00_set_field32(&reg, OFDM_PROT_CFG_RTS_TH_EN, 1);
fcf51541
BZ		 5423 rt2800_register_write(rt2x00dev, OFDM_PROT_CFG, reg);
5424
eebd68e7 5425 reg = rt2800_register_read(rt2x00dev, MM20_PROT_CFG);
fcf51541 5426 rt2x00_set_field32(&reg, MM20_PROT_CFG_PROTECT_RATE, 0x4004);
8d79b007 5427 rt2x00_set_field32(&reg, MM20_PROT_CFG_PROTECT_CTRL, 1);
6f492b6d 5428 rt2x00_set_field32(&reg, MM20_PROT_CFG_PROTECT_NAV_SHORT, 1);
8d79b007 5429 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_CCK, 0);
fcf51541
BZ		 5430 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5431 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_MM20, 1);
5432 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_MM40, 0);
5433 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_GF20, 1);
5434 rt2x00_set_field32(&reg, MM20_PROT_CFG_TX_OP_ALLOW_GF40, 0);
a9dce149 5435 rt2x00_set_field32(&reg, MM20_PROT_CFG_RTS_TH_EN, 0);
fcf51541
BZ		 5436 rt2800_register_write(rt2x00dev, MM20_PROT_CFG, reg);
5437
eebd68e7 5438 reg = rt2800_register_read(rt2x00dev, MM40_PROT_CFG);
fcf51541 5439 rt2x00_set_field32(&reg, MM40_PROT_CFG_PROTECT_RATE, 0x4084);
8d79b007 5440 rt2x00_set_field32(&reg, MM40_PROT_CFG_PROTECT_CTRL, 1);
6f492b6d 5441 rt2x00_set_field32(&reg, MM40_PROT_CFG_PROTECT_NAV_SHORT, 1);
8d79b007 5442 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_CCK, 0);
fcf51541
BZ		 5443 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5444 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_MM20, 1);
5445 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_MM40, 1);
5446 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_GF20, 1);
5447 rt2x00_set_field32(&reg, MM40_PROT_CFG_TX_OP_ALLOW_GF40, 1);
a9dce149 5448 rt2x00_set_field32(&reg, MM40_PROT_CFG_RTS_TH_EN, 0);
fcf51541
BZ		 5449 rt2800_register_write(rt2x00dev, MM40_PROT_CFG, reg);
5450
eebd68e7 5451 reg = rt2800_register_read(rt2x00dev, GF20_PROT_CFG);
fcf51541 5452 rt2x00_set_field32(&reg, GF20_PROT_CFG_PROTECT_RATE, 0x4004);
8d79b007 5453 rt2x00_set_field32(&reg, GF20_PROT_CFG_PROTECT_CTRL, 1);
6f492b6d 5454 rt2x00_set_field32(&reg, GF20_PROT_CFG_PROTECT_NAV_SHORT, 1);
8d79b007 5455 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_CCK, 0);
fcf51541
BZ		 5456 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5457 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_MM20, 1);
5458 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_MM40, 0);
5459 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_GF20, 1);
5460 rt2x00_set_field32(&reg, GF20_PROT_CFG_TX_OP_ALLOW_GF40, 0);
a9dce149 5461 rt2x00_set_field32(&reg, GF20_PROT_CFG_RTS_TH_EN, 0);
fcf51541
BZ		 5462 rt2800_register_write(rt2x00dev, GF20_PROT_CFG, reg);
5463
eebd68e7 5464 reg = rt2800_register_read(rt2x00dev, GF40_PROT_CFG);
fcf51541 5465 rt2x00_set_field32(&reg, GF40_PROT_CFG_PROTECT_RATE, 0x4084);
8d79b007 5466 rt2x00_set_field32(&reg, GF40_PROT_CFG_PROTECT_CTRL, 1);
6f492b6d 5467 rt2x00_set_field32(&reg, GF40_PROT_CFG_PROTECT_NAV_SHORT, 1);
8d79b007 5468 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_CCK, 0);
fcf51541
BZ		 5469 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_OFDM, 1);
5470 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_MM20, 1);
5471 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_MM40, 1);
5472 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_GF20, 1);
5473 rt2x00_set_field32(&reg, GF40_PROT_CFG_TX_OP_ALLOW_GF40, 1);
a9dce149 5474 rt2x00_set_field32(&reg, GF40_PROT_CFG_RTS_TH_EN, 0);
fcf51541
BZ		 5475 rt2800_register_write(rt2x00dev, GF40_PROT_CFG, reg);
5476
cea90e55 5477 if (rt2x00_is_usb(rt2x00dev)) {
fcf51541
BZ		 5478 rt2800_register_write(rt2x00dev, PBF_CFG, 0xf40006);
5479
eebd68e7 5480 reg = rt2800_register_read(rt2x00dev, WPDMA_GLO_CFG);
fcf51541
BZ		 5481 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_TX_DMA, 0);
5482 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_TX_DMA_BUSY, 0);
5483 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_RX_DMA, 0);
5484 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_RX_DMA_BUSY, 0);
5485 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_WP_DMA_BURST_SIZE, 3);
5486 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_TX_WRITEBACK_DONE, 0);
5487 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_BIG_ENDIAN, 0);
5488 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_RX_HDR_SCATTER, 0);
5489 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_HDR_SEG_LEN, 0);
5490 rt2800_register_write(rt2x00dev, WPDMA_GLO_CFG, reg);
5491 }
5492
961621ab
HS		 5493 /*
5494 * The legacy driver also sets TXOP_CTRL_CFG_RESERVED_TRUN_EN to 1
5495 * although it is reserved.
5496 */
eebd68e7 5497 reg = rt2800_register_read(rt2x00dev, TXOP_CTRL_CFG);
961621ab
HS		 5498 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_TIMEOUT_TRUN_EN, 1);
5499 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_AC_TRUN_EN, 1);
5500 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_TXRATEGRP_TRUN_EN, 1);
5501 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_USER_MODE_TRUN_EN, 1);
5502 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_MIMO_PS_TRUN_EN, 1);
5503 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_RESERVED_TRUN_EN, 1);
5504 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_LSIG_TXOP_EN, 0);
5505 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_EXT_CCA_EN, 0);
5506 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_EXT_CCA_DLY, 88);
5507 rt2x00_set_field32(&reg, TXOP_CTRL_CFG_EXT_CWMIN, 0);
5508 rt2800_register_write(rt2x00dev, TXOP_CTRL_CFG, reg);
5509
7641328d
SG		 5510 reg = rt2x00_rt(rt2x00dev, RT5592) ? 0x00000082 : 0x00000002;
5511 rt2800_register_write(rt2x00dev, TXOP_HLDR_ET, reg);
fcf51541 5512
eebd68e7 5513 reg = rt2800_register_read(rt2x00dev, TX_RTS_CFG);
e4019e7f 5514 rt2x00_set_field32(&reg, TX_RTS_CFG_AUTO_RTS_RETRY_LIMIT, 7);
fcf51541
BZ		 5515 rt2x00_set_field32(&reg, TX_RTS_CFG_RTS_THRES,
5516 IEEE80211_MAX_RTS_THRESHOLD);
e4019e7f 5517 rt2x00_set_field32(&reg, TX_RTS_CFG_RTS_FBK_EN, 1);
fcf51541
BZ		 5518 rt2800_register_write(rt2x00dev, TX_RTS_CFG, reg);
5519
5520 rt2800_register_write(rt2x00dev, EXP_ACK_TIME, 0x002400ca);
a9dce149 5521
a21c2ab4
HS		 5522 /*
5523 * Usually the CCK SIFS time should be set to 10 and the OFDM SIFS
5524 * time should be set to 16. However, the original Ralink driver uses
5525 * 16 for both and indeed using a value of 10 for CCK SIFS results in
5526 * connection problems with 11g + CTS protection. Hence, use the same
5527 * defaults as the Ralink driver: 16 for both, CCK and OFDM SIFS.
5528 */
eebd68e7 5529 reg = rt2800_register_read(rt2x00dev, XIFS_TIME_CFG);
a21c2ab4
HS		 5530 rt2x00_set_field32(&reg, XIFS_TIME_CFG_CCKM_SIFS_TIME, 16);
5531 rt2x00_set_field32(&reg, XIFS_TIME_CFG_OFDM_SIFS_TIME, 16);
a9dce149
GW		 5532 rt2x00_set_field32(&reg, XIFS_TIME_CFG_OFDM_XIFS_TIME, 4);
5533 rt2x00_set_field32(&reg, XIFS_TIME_CFG_EIFS, 314);
5534 rt2x00_set_field32(&reg, XIFS_TIME_CFG_BB_RXEND_ENABLE, 1);
5535 rt2800_register_write(rt2x00dev, XIFS_TIME_CFG, reg);
5536
fcf51541
BZ		 5537 rt2800_register_write(rt2x00dev, PWR_PIN_CFG, 0x00000003);
5538
5539 /*
5540 * ASIC will keep garbage value after boot, clear encryption keys.
5541 */
5542 for (i = 0; i < 4; i++)
5543 rt2800_register_write(rt2x00dev,
5544 SHARED_KEY_MODE_ENTRY(i), 0);
5545
5546 for (i = 0; i < 256; i++) {
d7d259d3
HS		 5547 rt2800_config_wcid(rt2x00dev, NULL, i);
5548 rt2800_delete_wcid_attr(rt2x00dev, i);
fcf51541
BZ		 5549 rt2800_register_write(rt2x00dev, MAC_IVEIV_ENTRY(i), 0);
5550 }
5551
5552 /*
5553 * Clear all beacons
fcf51541 5554 */
77f7c0f3
GJ		 5555 for (i = 0; i < 8; i++)
5556 rt2800_clear_beacon_register(rt2x00dev, i);
fcf51541 5557
cea90e55 5558 if (rt2x00_is_usb(rt2x00dev)) {
eebd68e7 5559 reg = rt2800_register_read(rt2x00dev, US_CYC_CNT);
785c3c06
GW		 5560 rt2x00_set_field32(&reg, US_CYC_CNT_CLOCK_CYCLE, 30);
5561 rt2800_register_write(rt2x00dev, US_CYC_CNT, reg);
c6fcc0e5 5562 } else if (rt2x00_is_pcie(rt2x00dev)) {
eebd68e7 5563 reg = rt2800_register_read(rt2x00dev, US_CYC_CNT);
c6fcc0e5
RJH		 5564 rt2x00_set_field32(&reg, US_CYC_CNT_CLOCK_CYCLE, 125);
5565 rt2800_register_write(rt2x00dev, US_CYC_CNT, reg);
fcf51541
BZ		 5566 }
5567
eebd68e7 5568 reg = rt2800_register_read(rt2x00dev, HT_FBK_CFG0);
fcf51541
BZ		 5569 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS0FBK, 0);
5570 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS1FBK, 0);
5571 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS2FBK, 1);
5572 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS3FBK, 2);
5573 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS4FBK, 3);
5574 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS5FBK, 4);
5575 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS6FBK, 5);
5576 rt2x00_set_field32(&reg, HT_FBK_CFG0_HTMCS7FBK, 6);
5577 rt2800_register_write(rt2x00dev, HT_FBK_CFG0, reg);
5578
eebd68e7 5579 reg = rt2800_register_read(rt2x00dev, HT_FBK_CFG1);
fcf51541
BZ		 5580 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS8FBK, 8);
5581 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS9FBK, 8);
5582 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS10FBK, 9);
5583 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS11FBK, 10);
5584 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS12FBK, 11);
5585 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS13FBK, 12);
5586 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS14FBK, 13);
5587 rt2x00_set_field32(&reg, HT_FBK_CFG1_HTMCS15FBK, 14);
5588 rt2800_register_write(rt2x00dev, HT_FBK_CFG1, reg);
5589
eebd68e7 5590 reg = rt2800_register_read(rt2x00dev, LG_FBK_CFG0);
fcf51541
BZ		 5591 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS0FBK, 8);
5592 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS1FBK, 8);
5593 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS2FBK, 9);
5594 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS3FBK, 10);
5595 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS4FBK, 11);
5596 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS5FBK, 12);
5597 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS6FBK, 13);
5598 rt2x00_set_field32(&reg, LG_FBK_CFG0_OFDMMCS7FBK, 14);
5599 rt2800_register_write(rt2x00dev, LG_FBK_CFG0, reg);
5600
eebd68e7 5601 reg = rt2800_register_read(rt2x00dev, LG_FBK_CFG1);
fcf51541
BZ		 5602 rt2x00_set_field32(&reg, LG_FBK_CFG0_CCKMCS0FBK, 0);
5603 rt2x00_set_field32(&reg, LG_FBK_CFG0_CCKMCS1FBK, 0);
5604 rt2x00_set_field32(&reg, LG_FBK_CFG0_CCKMCS2FBK, 1);
5605 rt2x00_set_field32(&reg, LG_FBK_CFG0_CCKMCS3FBK, 2);
5606 rt2800_register_write(rt2x00dev, LG_FBK_CFG1, reg);
5607
47ee3eb1
HS		 5608 /*
5609 * Do not force the BA window size, we use the TXWI to set it
5610 */
eebd68e7 5611 reg = rt2800_register_read(rt2x00dev, AMPDU_BA_WINSIZE);
47ee3eb1
HS		 5612 rt2x00_set_field32(&reg, AMPDU_BA_WINSIZE_FORCE_WINSIZE_ENABLE, 0);
5613 rt2x00_set_field32(&reg, AMPDU_BA_WINSIZE_FORCE_WINSIZE, 0);
5614 rt2800_register_write(rt2x00dev, AMPDU_BA_WINSIZE, reg);
5615
fcf51541
BZ		 5616 /*
5617 * We must clear the error counters.
5618 * These registers are cleared on read,
5619 * so we may pass a useless variable to store the value.
5620 */
eebd68e7
AB		 5621 reg = rt2800_register_read(rt2x00dev, RX_STA_CNT0);
5622 reg = rt2800_register_read(rt2x00dev, RX_STA_CNT1);
5623 reg = rt2800_register_read(rt2x00dev, RX_STA_CNT2);
5624 reg = rt2800_register_read(rt2x00dev, TX_STA_CNT0);
5625 reg = rt2800_register_read(rt2x00dev, TX_STA_CNT1);
5626 reg = rt2800_register_read(rt2x00dev, TX_STA_CNT2);
fcf51541 5627
9f926fb5
HS		 5628 /*
5629 * Setup leadtime for pre tbtt interrupt to 6ms
5630 */
eebd68e7 5631 reg = rt2800_register_read(rt2x00dev, INT_TIMER_CFG);
9f926fb5
HS		 5632 rt2x00_set_field32(&reg, INT_TIMER_CFG_PRE_TBTT_TIMER, 6 << 4);
5633 rt2800_register_write(rt2x00dev, INT_TIMER_CFG, reg);
5634
977206d7
HS		 5635 /*
5636 * Set up channel statistics timer
5637 */
eebd68e7 5638 reg = rt2800_register_read(rt2x00dev, CH_TIME_CFG);
977206d7
HS		 5639 rt2x00_set_field32(&reg, CH_TIME_CFG_EIFS_BUSY, 1);
5640 rt2x00_set_field32(&reg, CH_TIME_CFG_NAV_BUSY, 1);
5641 rt2x00_set_field32(&reg, CH_TIME_CFG_RX_BUSY, 1);
5642 rt2x00_set_field32(&reg, CH_TIME_CFG_TX_BUSY, 1);
5643 rt2x00_set_field32(&reg, CH_TIME_CFG_TMR_EN, 1);
5644 rt2800_register_write(rt2x00dev, CH_TIME_CFG, reg);
5645
fcf51541
BZ		 5646 return 0;
5647}
fcf51541
BZ		 5648
5649static int rt2800_wait_bbp_rf_ready(struct rt2x00_dev *rt2x00dev)
5650{
5651 unsigned int i;
5652 u32 reg;
5653
5654 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
eebd68e7 5655 reg = rt2800_register_read(rt2x00dev, MAC_STATUS_CFG);
fcf51541
BZ		 5656 if (!rt2x00_get_field32(reg, MAC_STATUS_CFG_BBP_RF_BUSY))
5657 return 0;
5658
5659 udelay(REGISTER_BUSY_DELAY);
5660 }
5661
ec9c4989 5662 rt2x00_err(rt2x00dev, "BBP/RF register access failed, aborting\n");
fcf51541
BZ		 5663 return -EACCES;
5664}
5665
5666static int rt2800_wait_bbp_ready(struct rt2x00_dev *rt2x00dev)
5667{
5668 unsigned int i;
5669 u8 value;
5670
5671 /*
5672 * BBP was enabled after firmware was loaded,
5673 * but we need to reactivate it now.
5674 */
5675 rt2800_register_write(rt2x00dev, H2M_BBP_AGENT, 0);
5676 rt2800_register_write(rt2x00dev, H2M_MAILBOX_CSR, 0);
5677 msleep(1);
5678
5679 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
5fbbe378 5680 value = rt2800_bbp_read(rt2x00dev, 0);
fcf51541
BZ		 5681 if ((value != 0xff) && (value != 0x00))
5682 return 0;
5683 udelay(REGISTER_BUSY_DELAY);
5684 }
5685
ec9c4989 5686 rt2x00_err(rt2x00dev, "BBP register access failed, aborting\n");
fcf51541
BZ		 5687 return -EACCES;
5688}
5689
a7bbbe5c
SG		 5690static void rt2800_bbp4_mac_if_ctrl(struct rt2x00_dev *rt2x00dev)
5691{
5692 u8 value;
5693
5fbbe378 5694 value = rt2800_bbp_read(rt2x00dev, 4);
a7bbbe5c
SG		 5695 rt2x00_set_field8(&value, BBP4_MAC_IF_CTRL, 1);
5696 rt2800_bbp_write(rt2x00dev, 4, value);
5697}
5698
c2675487
SG		 5699static void rt2800_init_freq_calibration(struct rt2x00_dev *rt2x00dev)
5700{
5701 rt2800_bbp_write(rt2x00dev, 142, 1);
5702 rt2800_bbp_write(rt2x00dev, 143, 57);
5703}
5704
a7bbbe5c
SG		 5705static void rt2800_init_bbp_5592_glrt(struct rt2x00_dev *rt2x00dev)
5706{
bf98bd0b 5707 static const u8 glrt_table[] = {
a7bbbe5c
SG		 5708 0xE0, 0x1F, 0X38, 0x32, 0x08, 0x28, 0x19, 0x0A, 0xFF, 0x00, /* 128 ~ 137 */
5709 0x16, 0x10, 0x10, 0x0B, 0x36, 0x2C, 0x26, 0x24, 0x42, 0x36, /* 138 ~ 147 */
5710 0x30, 0x2D, 0x4C, 0x46, 0x3D, 0x40, 0x3E, 0x42, 0x3D, 0x40, /* 148 ~ 157 */
5711 0X3C, 0x34, 0x2C, 0x2F, 0x3C, 0x35, 0x2E, 0x2A, 0x49, 0x41, /* 158 ~ 167 */
5712 0x36, 0x31, 0x30, 0x30, 0x0E, 0x0D, 0x28, 0x21, 0x1C, 0x16, /* 168 ~ 177 */
5713 0x50, 0x4A, 0x43, 0x40, 0x10, 0x10, 0x10, 0x10, 0x00, 0x00, /* 178 ~ 187 */
5714 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 188 ~ 197 */
5715 0x00, 0x00, 0x7D, 0x14, 0x32, 0x2C, 0x36, 0x4C, 0x43, 0x2C, /* 198 ~ 207 */
5716 0x2E, 0x36, 0x30, 0x6E, /* 208 ~ 211 */
5717 };
5718 int i;
5719
5720 for (i = 0; i < ARRAY_SIZE(glrt_table); i++) {
5721 rt2800_bbp_write(rt2x00dev, 195, 128 + i);
5722 rt2800_bbp_write(rt2x00dev, 196, glrt_table[i]);
5723 }
5724};
5725
624708b8 5726static void rt2800_init_bbp_early(struct rt2x00_dev *rt2x00dev)
a4969d0d
SG		 5727{
5728 rt2800_bbp_write(rt2x00dev, 65, 0x2C);
5729 rt2800_bbp_write(rt2x00dev, 66, 0x38);
5730 rt2800_bbp_write(rt2x00dev, 68, 0x0B);
5731 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5732 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
5733 rt2800_bbp_write(rt2x00dev, 73, 0x10);
5734 rt2800_bbp_write(rt2x00dev, 81, 0x37);
5735 rt2800_bbp_write(rt2x00dev, 82, 0x62);
5736 rt2800_bbp_write(rt2x00dev, 83, 0x6A);
5737 rt2800_bbp_write(rt2x00dev, 84, 0x99);
5738 rt2800_bbp_write(rt2x00dev, 86, 0x00);
5739 rt2800_bbp_write(rt2x00dev, 91, 0x04);
5740 rt2800_bbp_write(rt2x00dev, 92, 0x00);
5741 rt2800_bbp_write(rt2x00dev, 103, 0x00);
5742 rt2800_bbp_write(rt2x00dev, 105, 0x05);
5743 rt2800_bbp_write(rt2x00dev, 106, 0x35);
5744}
5745
5df1ff3a
SG		 5746static void rt2800_disable_unused_dac_adc(struct rt2x00_dev *rt2x00dev)
5747{
5748 u16 eeprom;
5749 u8 value;
5750
5fbbe378 5751 value = rt2800_bbp_read(rt2x00dev, 138);
5c6a2585 5752 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF0);
5df1ff3a
SG		 5753 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_TXPATH) == 1)
5754 value |= 0x20;
5755 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_RXPATH) == 1)
5756 value &= ~0x02;
5757 rt2800_bbp_write(rt2x00dev, 138, value);
5758}
5759
dae62957
SG		 5760static void rt2800_init_bbp_305x_soc(struct rt2x00_dev *rt2x00dev)
5761{
b2f8e0bd 5762 rt2800_bbp_write(rt2x00dev, 31, 0x08);
e379de12
SG		 5763
5764 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
5765 rt2800_bbp_write(rt2x00dev, 66, 0x38);
72ffe142
SG		 5766
5767 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5768 rt2800_bbp_write(rt2x00dev, 73, 0x10);
8d97be38
SG		 5769
5770 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 5771
5772 rt2800_bbp_write(rt2x00dev, 78, 0x0e);
5773 rt2800_bbp_write(rt2x00dev, 80, 0x08);
fa1e3424
SG		 5774
5775 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 5776
5777 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
3c20a122
SG		 5778
5779 rt2800_bbp_write(rt2x00dev, 84, 0x99);
aef9f38b
SG		 5780
5781 rt2800_bbp_write(rt2x00dev, 86, 0x00);
7af98742
SG		 5782
5783 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 5784
5785 rt2800_bbp_write(rt2x00dev, 92, 0x00);
672d1188
SG		 5786
5787 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
49d61118
SG		 5788
5789 rt2800_bbp_write(rt2x00dev, 105, 0x01);
f867085e
SG		 5790
5791 rt2800_bbp_write(rt2x00dev, 106, 0x35);
dae62957
SG		 5792}
5793
39ab3e8b
SG		 5794static void rt2800_init_bbp_28xx(struct rt2x00_dev *rt2x00dev)
5795{
e379de12
SG		 5796 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
5797 rt2800_bbp_write(rt2x00dev, 66, 0x38);
72ffe142
SG		 5798
5799 if (rt2x00_rt_rev(rt2x00dev, RT2860, REV_RT2860C)) {
5800 rt2800_bbp_write(rt2x00dev, 69, 0x16);
5801 rt2800_bbp_write(rt2x00dev, 73, 0x12);
5802 } else {
5803 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5804 rt2800_bbp_write(rt2x00dev, 73, 0x10);
5805 }
8d97be38
SG		 5806
5807 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 5808
5809 rt2800_bbp_write(rt2x00dev, 81, 0x37);
fa1e3424
SG		 5810
5811 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 5812
5813 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
3c20a122
SG		 5814
5815 if (rt2x00_rt_rev(rt2x00dev, RT2860, REV_RT2860D))
5816 rt2800_bbp_write(rt2x00dev, 84, 0x19);
5817 else
5818 rt2800_bbp_write(rt2x00dev, 84, 0x99);
aef9f38b
SG		 5819
5820 rt2800_bbp_write(rt2x00dev, 86, 0x00);
7af98742
SG		 5821
5822 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 5823
5824 rt2800_bbp_write(rt2x00dev, 92, 0x00);
672d1188
SG		 5825
5826 rt2800_bbp_write(rt2x00dev, 103, 0x00);
49d61118
SG		 5827
5828 rt2800_bbp_write(rt2x00dev, 105, 0x05);
f867085e
SG		 5829
5830 rt2800_bbp_write(rt2x00dev, 106, 0x35);
39ab3e8b
SG		 5831}
5832
5833static void rt2800_init_bbp_30xx(struct rt2x00_dev *rt2x00dev)
5834{
e379de12
SG		 5835 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
5836 rt2800_bbp_write(rt2x00dev, 66, 0x38);
72ffe142
SG		 5837
5838 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5839 rt2800_bbp_write(rt2x00dev, 73, 0x10);
8d97be38
SG		 5840
5841 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 5842
5843 rt2800_bbp_write(rt2x00dev, 79, 0x13);
5844 rt2800_bbp_write(rt2x00dev, 80, 0x05);
5845 rt2800_bbp_write(rt2x00dev, 81, 0x33);
fa1e3424
SG		 5846
5847 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 5848
5849 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
3c20a122
SG		 5850
5851 rt2800_bbp_write(rt2x00dev, 84, 0x99);
aef9f38b
SG		 5852
5853 rt2800_bbp_write(rt2x00dev, 86, 0x00);
7af98742
SG		 5854
5855 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 5856
5857 rt2800_bbp_write(rt2x00dev, 92, 0x00);
672d1188
SG		 5858
5859 if (rt2x00_rt_rev_gte(rt2x00dev, RT3070, REV_RT3070F) ||
5860 rt2x00_rt_rev_gte(rt2x00dev, RT3071, REV_RT3071E) ||
5861 rt2x00_rt_rev_gte(rt2x00dev, RT3090, REV_RT3090E))
5862 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
5863 else
5864 rt2800_bbp_write(rt2x00dev, 103, 0x00);
49d61118
SG		 5865
5866 rt2800_bbp_write(rt2x00dev, 105, 0x05);
f867085e
SG		 5867
5868 rt2800_bbp_write(rt2x00dev, 106, 0x35);
5df1ff3a
SG		 5869
5870 if (rt2x00_rt(rt2x00dev, RT3071) ||
5871 rt2x00_rt(rt2x00dev, RT3090))
5872 rt2800_disable_unused_dac_adc(rt2x00dev);
39ab3e8b
SG		 5873}
5874
5875static void rt2800_init_bbp_3290(struct rt2x00_dev *rt2x00dev)
5876{
6addb24e
SG		 5877 u8 value;
5878
c3223573 5879 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
b2f8e0bd
SG		 5880
5881 rt2800_bbp_write(rt2x00dev, 31, 0x08);
e379de12
SG		 5882
5883 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
5884 rt2800_bbp_write(rt2x00dev, 66, 0x38);
59dcabb5
SG		 5885
5886 rt2800_bbp_write(rt2x00dev, 68, 0x0b);
72ffe142
SG		 5887
5888 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5889 rt2800_bbp_write(rt2x00dev, 73, 0x13);
5890 rt2800_bbp_write(rt2x00dev, 75, 0x46);
5891 rt2800_bbp_write(rt2x00dev, 76, 0x28);
5892
5893 rt2800_bbp_write(rt2x00dev, 77, 0x58);
8d97be38
SG		 5894
5895 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 5896
5897 rt2800_bbp_write(rt2x00dev, 74, 0x0b);
5898 rt2800_bbp_write(rt2x00dev, 79, 0x18);
5899 rt2800_bbp_write(rt2x00dev, 80, 0x09);
5900 rt2800_bbp_write(rt2x00dev, 81, 0x33);
fa1e3424
SG		 5901
5902 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 5903
5904 rt2800_bbp_write(rt2x00dev, 83, 0x7a);
3c20a122
SG		 5905
5906 rt2800_bbp_write(rt2x00dev, 84, 0x9a);
aef9f38b
SG		 5907
5908 rt2800_bbp_write(rt2x00dev, 86, 0x38);
7af98742
SG		 5909
5910 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 5911
5912 rt2800_bbp_write(rt2x00dev, 92, 0x02);
672d1188
SG		 5913
5914 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
1ad4408a
SG		 5915
5916 rt2800_bbp_write(rt2x00dev, 104, 0x92);
49d61118
SG		 5917
5918 rt2800_bbp_write(rt2x00dev, 105, 0x1c);
f867085e
SG		 5919
5920 rt2800_bbp_write(rt2x00dev, 106, 0x03);
f2b6777c
SG		 5921
5922 rt2800_bbp_write(rt2x00dev, 128, 0x12);
6addb24e
SG		 5923
5924 rt2800_bbp_write(rt2x00dev, 67, 0x24);
5925 rt2800_bbp_write(rt2x00dev, 143, 0x04);
5926 rt2800_bbp_write(rt2x00dev, 142, 0x99);
5927 rt2800_bbp_write(rt2x00dev, 150, 0x30);
5928 rt2800_bbp_write(rt2x00dev, 151, 0x2e);
5929 rt2800_bbp_write(rt2x00dev, 152, 0x20);
5930 rt2800_bbp_write(rt2x00dev, 153, 0x34);
5931 rt2800_bbp_write(rt2x00dev, 154, 0x40);
5932 rt2800_bbp_write(rt2x00dev, 155, 0x3b);
5933 rt2800_bbp_write(rt2x00dev, 253, 0x04);
5934
5fbbe378 5935 value = rt2800_bbp_read(rt2x00dev, 47);
6addb24e
SG		 5936 rt2x00_set_field8(&value, BBP47_TSSI_ADC6, 1);
5937 rt2800_bbp_write(rt2x00dev, 47, value);
5938
5939 /* Use 5-bit ADC for Acquisition and 8-bit ADC for data */
5fbbe378 5940 value = rt2800_bbp_read(rt2x00dev, 3);
6addb24e
SG		 5941 rt2x00_set_field8(&value, BBP3_ADC_MODE_SWITCH, 1);
5942 rt2x00_set_field8(&value, BBP3_ADC_INIT_MODE, 1);
5943 rt2800_bbp_write(rt2x00dev, 3, value);
39ab3e8b
SG		 5944}
5945
5946static void rt2800_init_bbp_3352(struct rt2x00_dev *rt2x00dev)
5947{
29f3a58b
SG		 5948 rt2800_bbp_write(rt2x00dev, 3, 0x00);
5949 rt2800_bbp_write(rt2x00dev, 4, 0x50);
b2f8e0bd
SG		 5950
5951 rt2800_bbp_write(rt2x00dev, 31, 0x08);
3420f797
SG		 5952
5953 rt2800_bbp_write(rt2x00dev, 47, 0x48);
e379de12
SG		 5954
5955 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
5956 rt2800_bbp_write(rt2x00dev, 66, 0x38);
59dcabb5
SG		 5957
5958 rt2800_bbp_write(rt2x00dev, 68, 0x0b);
72ffe142
SG		 5959
5960 rt2800_bbp_write(rt2x00dev, 69, 0x12);
5961 rt2800_bbp_write(rt2x00dev, 73, 0x13);
5962 rt2800_bbp_write(rt2x00dev, 75, 0x46);
5963 rt2800_bbp_write(rt2x00dev, 76, 0x28);
5964
5965 rt2800_bbp_write(rt2x00dev, 77, 0x59);
8d97be38
SG		 5966
5967 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 5968
5969 rt2800_bbp_write(rt2x00dev, 78, 0x0e);
5970 rt2800_bbp_write(rt2x00dev, 80, 0x08);
5971 rt2800_bbp_write(rt2x00dev, 81, 0x37);
fa1e3424
SG		 5972
5973 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414 5974
98e71f44
SV		 5975 if (rt2x00_rt(rt2x00dev, RT5350)) {
5976 rt2800_bbp_write(rt2x00dev, 83, 0x7a);
5977 rt2800_bbp_write(rt2x00dev, 84, 0x9a);
5978 } else {
5979 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
5980 rt2800_bbp_write(rt2x00dev, 84, 0x99);
5981 }
aef9f38b
SG		 5982
5983 rt2800_bbp_write(rt2x00dev, 86, 0x38);
9400fa87
SG		 5984
5985 rt2800_bbp_write(rt2x00dev, 88, 0x90);
7af98742
SG		 5986
5987 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 5988
5989 rt2800_bbp_write(rt2x00dev, 92, 0x02);
672d1188
SG		 5990
5991 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
1ad4408a
SG		 5992
5993 rt2800_bbp_write(rt2x00dev, 104, 0x92);
49d61118 5994
98e71f44
SV		 5995 if (rt2x00_rt(rt2x00dev, RT5350)) {
5996 rt2800_bbp_write(rt2x00dev, 105, 0x3c);
5997 rt2800_bbp_write(rt2x00dev, 106, 0x03);
5998 } else {
5999 rt2800_bbp_write(rt2x00dev, 105, 0x34);
6000 rt2800_bbp_write(rt2x00dev, 106, 0x05);
6001 }
46b90d32
SG		 6002
6003 rt2800_bbp_write(rt2x00dev, 120, 0x50);
b7feb9ba
SG		 6004
6005 rt2800_bbp_write(rt2x00dev, 137, 0x0f);
c2da5273
SG		 6006
6007 rt2800_bbp_write(rt2x00dev, 163, 0xbd);
6008 /* Set ITxBF timeout to 0x9c40=1000msec */
6009 rt2800_bbp_write(rt2x00dev, 179, 0x02);
6010 rt2800_bbp_write(rt2x00dev, 180, 0x00);
6011 rt2800_bbp_write(rt2x00dev, 182, 0x40);
6012 rt2800_bbp_write(rt2x00dev, 180, 0x01);
6013 rt2800_bbp_write(rt2x00dev, 182, 0x9c);
6014 rt2800_bbp_write(rt2x00dev, 179, 0x00);
6015 /* Reprogram the inband interface to put right values in RXWI */
6016 rt2800_bbp_write(rt2x00dev, 142, 0x04);
6017 rt2800_bbp_write(rt2x00dev, 143, 0x3b);
6018 rt2800_bbp_write(rt2x00dev, 142, 0x06);
6019 rt2800_bbp_write(rt2x00dev, 143, 0xa0);
6020 rt2800_bbp_write(rt2x00dev, 142, 0x07);
6021 rt2800_bbp_write(rt2x00dev, 143, 0xa1);
6022 rt2800_bbp_write(rt2x00dev, 142, 0x08);
6023 rt2800_bbp_write(rt2x00dev, 143, 0xa2);
6024
6025 rt2800_bbp_write(rt2x00dev, 148, 0xc8);
98e71f44
SV		 6026
6027 if (rt2x00_rt(rt2x00dev, RT5350)) {
6028 /* Antenna Software OFDM */
6029 rt2800_bbp_write(rt2x00dev, 150, 0x40);
6030 /* Antenna Software CCK */
6031 rt2800_bbp_write(rt2x00dev, 151, 0x30);
6032 rt2800_bbp_write(rt2x00dev, 152, 0xa3);
6033 /* Clear previously selected antenna */
6034 rt2800_bbp_write(rt2x00dev, 154, 0);
6035 }
39ab3e8b
SG		 6036}
6037
6038static void rt2800_init_bbp_3390(struct rt2x00_dev *rt2x00dev)
6039{
e379de12
SG		 6040 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
6041 rt2800_bbp_write(rt2x00dev, 66, 0x38);
72ffe142
SG		 6042
6043 rt2800_bbp_write(rt2x00dev, 69, 0x12);
6044 rt2800_bbp_write(rt2x00dev, 73, 0x10);
8d97be38
SG		 6045
6046 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 6047
6048 rt2800_bbp_write(rt2x00dev, 79, 0x13);
6049 rt2800_bbp_write(rt2x00dev, 80, 0x05);
6050 rt2800_bbp_write(rt2x00dev, 81, 0x33);
fa1e3424
SG		 6051
6052 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 6053
6054 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
3c20a122
SG		 6055
6056 rt2800_bbp_write(rt2x00dev, 84, 0x99);
aef9f38b
SG		 6057
6058 rt2800_bbp_write(rt2x00dev, 86, 0x00);
7af98742
SG		 6059
6060 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 6061
6062 rt2800_bbp_write(rt2x00dev, 92, 0x00);
672d1188
SG		 6063
6064 if (rt2x00_rt_rev_gte(rt2x00dev, RT3390, REV_RT3390E))
6065 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
6066 else
6067 rt2800_bbp_write(rt2x00dev, 103, 0x00);
49d61118
SG		 6068
6069 rt2800_bbp_write(rt2x00dev, 105, 0x05);
f867085e
SG		 6070
6071 rt2800_bbp_write(rt2x00dev, 106, 0x35);
5df1ff3a
SG		 6072
6073 rt2800_disable_unused_dac_adc(rt2x00dev);
39ab3e8b
SG		 6074}
6075
6076static void rt2800_init_bbp_3572(struct rt2x00_dev *rt2x00dev)
6077{
b2f8e0bd 6078 rt2800_bbp_write(rt2x00dev, 31, 0x08);
e379de12
SG		 6079
6080 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
6081 rt2800_bbp_write(rt2x00dev, 66, 0x38);
72ffe142
SG		 6082
6083 rt2800_bbp_write(rt2x00dev, 69, 0x12);
6084 rt2800_bbp_write(rt2x00dev, 73, 0x10);
8d97be38
SG		 6085
6086 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
43f535e2
SG		 6087
6088 rt2800_bbp_write(rt2x00dev, 79, 0x13);
6089 rt2800_bbp_write(rt2x00dev, 80, 0x05);
6090 rt2800_bbp_write(rt2x00dev, 81, 0x33);
fa1e3424
SG		 6091
6092 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 6093
6094 rt2800_bbp_write(rt2x00dev, 83, 0x6a);
3c20a122
SG		 6095
6096 rt2800_bbp_write(rt2x00dev, 84, 0x99);
aef9f38b
SG		 6097
6098 rt2800_bbp_write(rt2x00dev, 86, 0x00);
7af98742
SG		 6099
6100 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 6101
6102 rt2800_bbp_write(rt2x00dev, 92, 0x00);
672d1188
SG		 6103
6104 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
49d61118
SG		 6105
6106 rt2800_bbp_write(rt2x00dev, 105, 0x05);
f867085e
SG		 6107
6108 rt2800_bbp_write(rt2x00dev, 106, 0x35);
5df1ff3a
SG		 6109
6110 rt2800_disable_unused_dac_adc(rt2x00dev);
39ab3e8b
SG		 6111}
6112
b189a181
GJ		 6113static void rt2800_init_bbp_3593(struct rt2x00_dev *rt2x00dev)
6114{
6115 rt2800_init_bbp_early(rt2x00dev);
6116
6117 rt2800_bbp_write(rt2x00dev, 79, 0x13);
6118 rt2800_bbp_write(rt2x00dev, 80, 0x05);
6119 rt2800_bbp_write(rt2x00dev, 81, 0x33);
6120 rt2800_bbp_write(rt2x00dev, 137, 0x0f);
6121
6122 rt2800_bbp_write(rt2x00dev, 84, 0x19);
6123
6124 /* Enable DC filter */
6125 if (rt2x00_rt_rev_gte(rt2x00dev, RT3593, REV_RT3593E))
6126 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
6127}
6128
39ab3e8b
SG		 6129static void rt2800_init_bbp_53xx(struct rt2x00_dev *rt2x00dev)
6130{
32ef8f49
SG		 6131 int ant, div_mode;
6132 u16 eeprom;
6133 u8 value;
6134
c3223573 6135 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
b2f8e0bd
SG		 6136
6137 rt2800_bbp_write(rt2x00dev, 31, 0x08);
e379de12
SG		 6138
6139 rt2800_bbp_write(rt2x00dev, 65, 0x2c);
6140 rt2800_bbp_write(rt2x00dev, 66, 0x38);
59dcabb5
SG		 6141
6142 rt2800_bbp_write(rt2x00dev, 68, 0x0b);
72ffe142 6143
58422191 6144 rt2800_bbp_write(rt2x00dev, 69, 0x12);
72ffe142
SG		 6145 rt2800_bbp_write(rt2x00dev, 73, 0x13);
6146 rt2800_bbp_write(rt2x00dev, 75, 0x46);
6147 rt2800_bbp_write(rt2x00dev, 76, 0x28);
6148
6149 rt2800_bbp_write(rt2x00dev, 77, 0x59);
8d97be38 6150
58422191
SG		 6151 rt2800_bbp_write(rt2x00dev, 70, 0x0a);
6152
43f535e2
SG		 6153 rt2800_bbp_write(rt2x00dev, 79, 0x13);
6154 rt2800_bbp_write(rt2x00dev, 80, 0x05);
6155 rt2800_bbp_write(rt2x00dev, 81, 0x33);
fa1e3424
SG		 6156
6157 rt2800_bbp_write(rt2x00dev, 82, 0x62);
885f2414
SG		 6158
6159 rt2800_bbp_write(rt2x00dev, 83, 0x7a);
3c20a122
SG		 6160
6161 rt2800_bbp_write(rt2x00dev, 84, 0x9a);
aef9f38b
SG		 6162
6163 rt2800_bbp_write(rt2x00dev, 86, 0x38);
9400fa87
SG		 6164
6165 if (rt2x00_rt(rt2x00dev, RT5392))
6166 rt2800_bbp_write(rt2x00dev, 88, 0x90);
7af98742
SG		 6167
6168 rt2800_bbp_write(rt2x00dev, 91, 0x04);
b4e121d1
SG		 6169
6170 rt2800_bbp_write(rt2x00dev, 92, 0x02);
90fed535
SG		 6171
6172 if (rt2x00_rt(rt2x00dev, RT5392)) {
6173 rt2800_bbp_write(rt2x00dev, 95, 0x9a);
6174 rt2800_bbp_write(rt2x00dev, 98, 0x12);
6175 }
672d1188
SG		 6176
6177 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
1ad4408a
SG		 6178
6179 rt2800_bbp_write(rt2x00dev, 104, 0x92);
49d61118
SG		 6180
6181 rt2800_bbp_write(rt2x00dev, 105, 0x3c);
f867085e
SG		 6182
6183 if (rt2x00_rt(rt2x00dev, RT5390))
6184 rt2800_bbp_write(rt2x00dev, 106, 0x03);
6185 else if (rt2x00_rt(rt2x00dev, RT5392))
6186 rt2800_bbp_write(rt2x00dev, 106, 0x12);
6187 else
6188 WARN_ON(1);
f2b6777c
SG		 6189
6190 rt2800_bbp_write(rt2x00dev, 128, 0x12);
72917140
SG		 6191
6192 if (rt2x00_rt(rt2x00dev, RT5392)) {
6193 rt2800_bbp_write(rt2x00dev, 134, 0xd0);
6194 rt2800_bbp_write(rt2x00dev, 135, 0xf6);
6195 }
5df1ff3a
SG		 6196
6197 rt2800_disable_unused_dac_adc(rt2x00dev);
32ef8f49 6198
5c6a2585 6199 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
32ef8f49
SG		 6200 div_mode = rt2x00_get_field16(eeprom,
6201 EEPROM_NIC_CONF1_ANT_DIVERSITY);
6202 ant = (div_mode == 3) ? 1 : 0;
6203
6204 /* check if this is a Bluetooth combo card */
c429dfef 6205 if (rt2x00_has_cap_bt_coexist(rt2x00dev)) {
32ef8f49
SG		 6206 u32 reg;
6207
eebd68e7 6208 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
32ef8f49
SG		 6209 rt2x00_set_field32(&reg, GPIO_CTRL_DIR3, 0);
6210 rt2x00_set_field32(&reg, GPIO_CTRL_DIR6, 0);
6211 rt2x00_set_field32(&reg, GPIO_CTRL_VAL3, 0);
6212 rt2x00_set_field32(&reg, GPIO_CTRL_VAL6, 0);
6213 if (ant == 0)
6214 rt2x00_set_field32(&reg, GPIO_CTRL_VAL3, 1);
6215 else if (ant == 1)
6216 rt2x00_set_field32(&reg, GPIO_CTRL_VAL6, 1);
6217 rt2800_register_write(rt2x00dev, GPIO_CTRL, reg);
6218 }
6219
6220 /* This chip has hardware antenna diversity*/
6221 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390R)) {
6222 rt2800_bbp_write(rt2x00dev, 150, 0); /* Disable Antenna Software OFDM */
6223 rt2800_bbp_write(rt2x00dev, 151, 0); /* Disable Antenna Software CCK */
6224 rt2800_bbp_write(rt2x00dev, 154, 0); /* Clear previously selected antenna */
6225 }
6226
5fbbe378 6227 value = rt2800_bbp_read(rt2x00dev, 152);
32ef8f49
SG		 6228 if (ant == 0)
6229 rt2x00_set_field8(&value, BBP152_RX_DEFAULT_ANT, 1);
6230 else
6231 rt2x00_set_field8(&value, BBP152_RX_DEFAULT_ANT, 0);
6232 rt2800_bbp_write(rt2x00dev, 152, value);
6233
6234 rt2800_init_freq_calibration(rt2x00dev);
39ab3e8b
SG		 6235}
6236
a7bbbe5c
SG		 6237static void rt2800_init_bbp_5592(struct rt2x00_dev *rt2x00dev)
6238{
6239 int ant, div_mode;
6240 u16 eeprom;
6241 u8 value;
6242
624708b8 6243 rt2800_init_bbp_early(rt2x00dev);
a4969d0d 6244
5fbbe378 6245 value = rt2800_bbp_read(rt2x00dev, 105);
a7bbbe5c
SG		 6246 rt2x00_set_field8(&value, BBP105_MLD,
6247 rt2x00dev->default_ant.rx_chain_num == 2);
6248 rt2800_bbp_write(rt2x00dev, 105, value);
6249
6250 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
6251
6252 rt2800_bbp_write(rt2x00dev, 20, 0x06);
6253 rt2800_bbp_write(rt2x00dev, 31, 0x08);
6254 rt2800_bbp_write(rt2x00dev, 65, 0x2C);
6255 rt2800_bbp_write(rt2x00dev, 68, 0xDD);
6256 rt2800_bbp_write(rt2x00dev, 69, 0x1A);
6257 rt2800_bbp_write(rt2x00dev, 70, 0x05);
6258 rt2800_bbp_write(rt2x00dev, 73, 0x13);
6259 rt2800_bbp_write(rt2x00dev, 74, 0x0F);
6260 rt2800_bbp_write(rt2x00dev, 75, 0x4F);
6261 rt2800_bbp_write(rt2x00dev, 76, 0x28);
6262 rt2800_bbp_write(rt2x00dev, 77, 0x59);
6263 rt2800_bbp_write(rt2x00dev, 84, 0x9A);
6264 rt2800_bbp_write(rt2x00dev, 86, 0x38);
6265 rt2800_bbp_write(rt2x00dev, 88, 0x90);
6266 rt2800_bbp_write(rt2x00dev, 91, 0x04);
6267 rt2800_bbp_write(rt2x00dev, 92, 0x02);
6268 rt2800_bbp_write(rt2x00dev, 95, 0x9a);
6269 rt2800_bbp_write(rt2x00dev, 98, 0x12);
6270 rt2800_bbp_write(rt2x00dev, 103, 0xC0);
6271 rt2800_bbp_write(rt2x00dev, 104, 0x92);
6272 /* FIXME BBP105 owerwrite */
6273 rt2800_bbp_write(rt2x00dev, 105, 0x3C);
6274 rt2800_bbp_write(rt2x00dev, 106, 0x35);
6275 rt2800_bbp_write(rt2x00dev, 128, 0x12);
6276 rt2800_bbp_write(rt2x00dev, 134, 0xD0);
6277 rt2800_bbp_write(rt2x00dev, 135, 0xF6);
6278 rt2800_bbp_write(rt2x00dev, 137, 0x0F);
6279
6280 /* Initialize GLRT (Generalized Likehood Radio Test) */
6281 rt2800_init_bbp_5592_glrt(rt2x00dev);
6282
6283 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
6284
5c6a2585 6285 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
a7bbbe5c
SG		 6286 div_mode = rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_ANT_DIVERSITY);
6287 ant = (div_mode == 3) ? 1 : 0;
5fbbe378 6288 value = rt2800_bbp_read(rt2x00dev, 152);
a7bbbe5c
SG		 6289 if (ant == 0) {
6290 /* Main antenna */
6291 rt2x00_set_field8(&value, BBP152_RX_DEFAULT_ANT, 1);
6292 } else {
6293 /* Auxiliary antenna */
6294 rt2x00_set_field8(&value, BBP152_RX_DEFAULT_ANT, 0);
6295 }
6296 rt2800_bbp_write(rt2x00dev, 152, value);
6297
6298 if (rt2x00_rt_rev_gte(rt2x00dev, RT5592, REV_RT5592C)) {
5fbbe378 6299 value = rt2800_bbp_read(rt2x00dev, 254);
a7bbbe5c
SG		 6300 rt2x00_set_field8(&value, BBP254_BIT7, 1);
6301 rt2800_bbp_write(rt2x00dev, 254, value);
6302 }
6303
c2675487
SG		 6304 rt2800_init_freq_calibration(rt2x00dev);
6305
a7bbbe5c 6306 rt2800_bbp_write(rt2x00dev, 84, 0x19);
6e04f253
SG		 6307 if (rt2x00_rt_rev_gte(rt2x00dev, RT5592, REV_RT5592C))
6308 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
a7bbbe5c
SG		 6309}
6310
41977e86
RY		 6311static void rt2800_bbp_glrt_write(struct rt2x00_dev *rt2x00dev,
6312 const u8 reg, const u8 value)
6313{
6314 rt2800_bbp_write(rt2x00dev, 195, reg);
6315 rt2800_bbp_write(rt2x00dev, 196, value);
6316}
6317
6318static void rt2800_bbp_dcoc_write(struct rt2x00_dev *rt2x00dev,
6319 const u8 reg, const u8 value)
6320{
6321 rt2800_bbp_write(rt2x00dev, 158, reg);
6322 rt2800_bbp_write(rt2x00dev, 159, value);
6323}
6324
5fbbe378 6325static u8 rt2800_bbp_dcoc_read(struct rt2x00_dev *rt2x00dev, const u8 reg)
41977e86
RY		 6326{
6327 rt2800_bbp_write(rt2x00dev, 158, reg);
5fbbe378 6328 return rt2800_bbp_read(rt2x00dev, 159);
41977e86
RY		 6329}
6330
6331static void rt2800_init_bbp_6352(struct rt2x00_dev *rt2x00dev)
6332{
6333 u8 bbp;
6334
6335 /* Apply Maximum Likelihood Detection (MLD) for 2 stream case */
5fbbe378 6336 bbp = rt2800_bbp_read(rt2x00dev, 105);
41977e86
RY		 6337 rt2x00_set_field8(&bbp, BBP105_MLD,
6338 rt2x00dev->default_ant.rx_chain_num == 2);
6339 rt2800_bbp_write(rt2x00dev, 105, bbp);
6340
6341 /* Avoid data loss and CRC errors */
6342 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
6343
6344 /* Fix I/Q swap issue */
5fbbe378 6345 bbp = rt2800_bbp_read(rt2x00dev, 1);
41977e86
RY		 6346 bbp |= 0x04;
6347 rt2800_bbp_write(rt2x00dev, 1, bbp);
6348
6349 /* BBP for G band */
6350 rt2800_bbp_write(rt2x00dev, 3, 0x08);
6351 rt2800_bbp_write(rt2x00dev, 4, 0x00); /* rt2800_bbp4_mac_if_ctrl? */
6352 rt2800_bbp_write(rt2x00dev, 6, 0x08);
6353 rt2800_bbp_write(rt2x00dev, 14, 0x09);
6354 rt2800_bbp_write(rt2x00dev, 15, 0xFF);
6355 rt2800_bbp_write(rt2x00dev, 16, 0x01);
6356 rt2800_bbp_write(rt2x00dev, 20, 0x06);
6357 rt2800_bbp_write(rt2x00dev, 21, 0x00);
6358 rt2800_bbp_write(rt2x00dev, 22, 0x00);
6359 rt2800_bbp_write(rt2x00dev, 27, 0x00);
6360 rt2800_bbp_write(rt2x00dev, 28, 0x00);
6361 rt2800_bbp_write(rt2x00dev, 30, 0x00);
6362 rt2800_bbp_write(rt2x00dev, 31, 0x48);
6363 rt2800_bbp_write(rt2x00dev, 47, 0x40);
6364 rt2800_bbp_write(rt2x00dev, 62, 0x00);
6365 rt2800_bbp_write(rt2x00dev, 63, 0x00);
6366 rt2800_bbp_write(rt2x00dev, 64, 0x00);
6367 rt2800_bbp_write(rt2x00dev, 65, 0x2C);
6368 rt2800_bbp_write(rt2x00dev, 66, 0x1C);
6369 rt2800_bbp_write(rt2x00dev, 67, 0x20);
6370 rt2800_bbp_write(rt2x00dev, 68, 0xDD);
6371 rt2800_bbp_write(rt2x00dev, 69, 0x10);
6372 rt2800_bbp_write(rt2x00dev, 70, 0x05);
6373 rt2800_bbp_write(rt2x00dev, 73, 0x18);
6374 rt2800_bbp_write(rt2x00dev, 74, 0x0F);
6375 rt2800_bbp_write(rt2x00dev, 75, 0x60);
6376 rt2800_bbp_write(rt2x00dev, 76, 0x44);
6377 rt2800_bbp_write(rt2x00dev, 77, 0x59);
6378 rt2800_bbp_write(rt2x00dev, 78, 0x1E);
6379 rt2800_bbp_write(rt2x00dev, 79, 0x1C);
6380 rt2800_bbp_write(rt2x00dev, 80, 0x0C);
6381 rt2800_bbp_write(rt2x00dev, 81, 0x3A);
6382 rt2800_bbp_write(rt2x00dev, 82, 0xB6);
6383 rt2800_bbp_write(rt2x00dev, 83, 0x9A);
6384 rt2800_bbp_write(rt2x00dev, 84, 0x9A);
6385 rt2800_bbp_write(rt2x00dev, 86, 0x38);
6386 rt2800_bbp_write(rt2x00dev, 88, 0x90);
6387 rt2800_bbp_write(rt2x00dev, 91, 0x04);
6388 rt2800_bbp_write(rt2x00dev, 92, 0x02);
6389 rt2800_bbp_write(rt2x00dev, 95, 0x9A);
6390 rt2800_bbp_write(rt2x00dev, 96, 0x00);
6391 rt2800_bbp_write(rt2x00dev, 103, 0xC0);
6392 rt2800_bbp_write(rt2x00dev, 104, 0x92);
6393 /* FIXME BBP105 owerwrite */
6394 rt2800_bbp_write(rt2x00dev, 105, 0x3C);
6395 rt2800_bbp_write(rt2x00dev, 106, 0x12);
6396 rt2800_bbp_write(rt2x00dev, 109, 0x00);
6397 rt2800_bbp_write(rt2x00dev, 134, 0x10);
6398 rt2800_bbp_write(rt2x00dev, 135, 0xA6);
6399 rt2800_bbp_write(rt2x00dev, 137, 0x04);
6400 rt2800_bbp_write(rt2x00dev, 142, 0x30);
6401 rt2800_bbp_write(rt2x00dev, 143, 0xF7);
6402 rt2800_bbp_write(rt2x00dev, 160, 0xEC);
6403 rt2800_bbp_write(rt2x00dev, 161, 0xC4);
6404 rt2800_bbp_write(rt2x00dev, 162, 0x77);
6405 rt2800_bbp_write(rt2x00dev, 163, 0xF9);
6406 rt2800_bbp_write(rt2x00dev, 164, 0x00);
6407 rt2800_bbp_write(rt2x00dev, 165, 0x00);
6408 rt2800_bbp_write(rt2x00dev, 186, 0x00);
6409 rt2800_bbp_write(rt2x00dev, 187, 0x00);
6410 rt2800_bbp_write(rt2x00dev, 188, 0x00);
6411 rt2800_bbp_write(rt2x00dev, 186, 0x00);
6412 rt2800_bbp_write(rt2x00dev, 187, 0x01);
6413 rt2800_bbp_write(rt2x00dev, 188, 0x00);
6414 rt2800_bbp_write(rt2x00dev, 189, 0x00);
6415
6416 rt2800_bbp_write(rt2x00dev, 91, 0x06);
6417 rt2800_bbp_write(rt2x00dev, 92, 0x04);
6418 rt2800_bbp_write(rt2x00dev, 93, 0x54);
6419 rt2800_bbp_write(rt2x00dev, 99, 0x50);
6420 rt2800_bbp_write(rt2x00dev, 148, 0x84);
6421 rt2800_bbp_write(rt2x00dev, 167, 0x80);
6422 rt2800_bbp_write(rt2x00dev, 178, 0xFF);
6423 rt2800_bbp_write(rt2x00dev, 106, 0x13);
6424
6425 /* BBP for G band GLRT function (BBP_128 ~ BBP_221) */
6426 rt2800_bbp_glrt_write(rt2x00dev, 0, 0x00);
6427 rt2800_bbp_glrt_write(rt2x00dev, 1, 0x14);
6428 rt2800_bbp_glrt_write(rt2x00dev, 2, 0x20);
6429 rt2800_bbp_glrt_write(rt2x00dev, 3, 0x0A);
6430 rt2800_bbp_glrt_write(rt2x00dev, 10, 0x16);
6431 rt2800_bbp_glrt_write(rt2x00dev, 11, 0x06);
6432 rt2800_bbp_glrt_write(rt2x00dev, 12, 0x02);
6433 rt2800_bbp_glrt_write(rt2x00dev, 13, 0x07);
6434 rt2800_bbp_glrt_write(rt2x00dev, 14, 0x05);
6435 rt2800_bbp_glrt_write(rt2x00dev, 15, 0x09);
6436 rt2800_bbp_glrt_write(rt2x00dev, 16, 0x20);
6437 rt2800_bbp_glrt_write(rt2x00dev, 17, 0x08);
6438 rt2800_bbp_glrt_write(rt2x00dev, 18, 0x4A);
6439 rt2800_bbp_glrt_write(rt2x00dev, 19, 0x00);
6440 rt2800_bbp_glrt_write(rt2x00dev, 20, 0x00);
6441 rt2800_bbp_glrt_write(rt2x00dev, 128, 0xE0);
6442 rt2800_bbp_glrt_write(rt2x00dev, 129, 0x1F);
6443 rt2800_bbp_glrt_write(rt2x00dev, 130, 0x4F);
6444 rt2800_bbp_glrt_write(rt2x00dev, 131, 0x32);
6445 rt2800_bbp_glrt_write(rt2x00dev, 132, 0x08);
6446 rt2800_bbp_glrt_write(rt2x00dev, 133, 0x28);
6447 rt2800_bbp_glrt_write(rt2x00dev, 134, 0x19);
6448 rt2800_bbp_glrt_write(rt2x00dev, 135, 0x0A);
6449 rt2800_bbp_glrt_write(rt2x00dev, 138, 0x16);
6450 rt2800_bbp_glrt_write(rt2x00dev, 139, 0x10);
6451 rt2800_bbp_glrt_write(rt2x00dev, 140, 0x10);
6452 rt2800_bbp_glrt_write(rt2x00dev, 141, 0x1A);
6453 rt2800_bbp_glrt_write(rt2x00dev, 142, 0x36);
6454 rt2800_bbp_glrt_write(rt2x00dev, 143, 0x2C);
6455 rt2800_bbp_glrt_write(rt2x00dev, 144, 0x26);
6456 rt2800_bbp_glrt_write(rt2x00dev, 145, 0x24);
6457 rt2800_bbp_glrt_write(rt2x00dev, 146, 0x42);
6458 rt2800_bbp_glrt_write(rt2x00dev, 147, 0x40);
6459 rt2800_bbp_glrt_write(rt2x00dev, 148, 0x30);
6460 rt2800_bbp_glrt_write(rt2x00dev, 149, 0x29);
6461 rt2800_bbp_glrt_write(rt2x00dev, 150, 0x4C);
6462 rt2800_bbp_glrt_write(rt2x00dev, 151, 0x46);
6463 rt2800_bbp_glrt_write(rt2x00dev, 152, 0x3D);
6464 rt2800_bbp_glrt_write(rt2x00dev, 153, 0x40);
6465 rt2800_bbp_glrt_write(rt2x00dev, 154, 0x3E);
6466 rt2800_bbp_glrt_write(rt2x00dev, 155, 0x38);
6467 rt2800_bbp_glrt_write(rt2x00dev, 156, 0x3D);
6468 rt2800_bbp_glrt_write(rt2x00dev, 157, 0x2F);
6469 rt2800_bbp_glrt_write(rt2x00dev, 158, 0x3C);
6470 rt2800_bbp_glrt_write(rt2x00dev, 159, 0x34);
6471 rt2800_bbp_glrt_write(rt2x00dev, 160, 0x2C);
6472 rt2800_bbp_glrt_write(rt2x00dev, 161, 0x2F);
6473 rt2800_bbp_glrt_write(rt2x00dev, 162, 0x3C);
6474 rt2800_bbp_glrt_write(rt2x00dev, 163, 0x35);
6475 rt2800_bbp_glrt_write(rt2x00dev, 164, 0x2E);
6476 rt2800_bbp_glrt_write(rt2x00dev, 165, 0x2F);
6477 rt2800_bbp_glrt_write(rt2x00dev, 166, 0x49);
6478 rt2800_bbp_glrt_write(rt2x00dev, 167, 0x41);
6479 rt2800_bbp_glrt_write(rt2x00dev, 168, 0x36);
6480 rt2800_bbp_glrt_write(rt2x00dev, 169, 0x39);
6481 rt2800_bbp_glrt_write(rt2x00dev, 170, 0x30);
6482 rt2800_bbp_glrt_write(rt2x00dev, 171, 0x30);
6483 rt2800_bbp_glrt_write(rt2x00dev, 172, 0x0E);
6484 rt2800_bbp_glrt_write(rt2x00dev, 173, 0x0D);
6485 rt2800_bbp_glrt_write(rt2x00dev, 174, 0x28);
6486 rt2800_bbp_glrt_write(rt2x00dev, 175, 0x21);
6487 rt2800_bbp_glrt_write(rt2x00dev, 176, 0x1C);
6488 rt2800_bbp_glrt_write(rt2x00dev, 177, 0x16);
6489 rt2800_bbp_glrt_write(rt2x00dev, 178, 0x50);
6490 rt2800_bbp_glrt_write(rt2x00dev, 179, 0x4A);
6491 rt2800_bbp_glrt_write(rt2x00dev, 180, 0x43);
6492 rt2800_bbp_glrt_write(rt2x00dev, 181, 0x50);
6493 rt2800_bbp_glrt_write(rt2x00dev, 182, 0x10);
6494 rt2800_bbp_glrt_write(rt2x00dev, 183, 0x10);
6495 rt2800_bbp_glrt_write(rt2x00dev, 184, 0x10);
6496 rt2800_bbp_glrt_write(rt2x00dev, 185, 0x10);
6497 rt2800_bbp_glrt_write(rt2x00dev, 200, 0x7D);
6498 rt2800_bbp_glrt_write(rt2x00dev, 201, 0x14);
6499 rt2800_bbp_glrt_write(rt2x00dev, 202, 0x32);
6500 rt2800_bbp_glrt_write(rt2x00dev, 203, 0x2C);
6501 rt2800_bbp_glrt_write(rt2x00dev, 204, 0x36);
6502 rt2800_bbp_glrt_write(rt2x00dev, 205, 0x4C);
6503 rt2800_bbp_glrt_write(rt2x00dev, 206, 0x43);
6504 rt2800_bbp_glrt_write(rt2x00dev, 207, 0x2C);
6505 rt2800_bbp_glrt_write(rt2x00dev, 208, 0x2E);
6506 rt2800_bbp_glrt_write(rt2x00dev, 209, 0x36);
6507 rt2800_bbp_glrt_write(rt2x00dev, 210, 0x30);
6508 rt2800_bbp_glrt_write(rt2x00dev, 211, 0x6E);
6509
6510 /* BBP for G band DCOC function */
6511 rt2800_bbp_dcoc_write(rt2x00dev, 140, 0x0C);
6512 rt2800_bbp_dcoc_write(rt2x00dev, 141, 0x00);
6513 rt2800_bbp_dcoc_write(rt2x00dev, 142, 0x10);
6514 rt2800_bbp_dcoc_write(rt2x00dev, 143, 0x10);
6515 rt2800_bbp_dcoc_write(rt2x00dev, 144, 0x10);
6516 rt2800_bbp_dcoc_write(rt2x00dev, 145, 0x10);
6517 rt2800_bbp_dcoc_write(rt2x00dev, 146, 0x08);
6518 rt2800_bbp_dcoc_write(rt2x00dev, 147, 0x40);
6519 rt2800_bbp_dcoc_write(rt2x00dev, 148, 0x04);
6520 rt2800_bbp_dcoc_write(rt2x00dev, 149, 0x04);
6521 rt2800_bbp_dcoc_write(rt2x00dev, 150, 0x08);
6522 rt2800_bbp_dcoc_write(rt2x00dev, 151, 0x08);
6523 rt2800_bbp_dcoc_write(rt2x00dev, 152, 0x03);
6524 rt2800_bbp_dcoc_write(rt2x00dev, 153, 0x03);
6525 rt2800_bbp_dcoc_write(rt2x00dev, 154, 0x03);
6526 rt2800_bbp_dcoc_write(rt2x00dev, 155, 0x02);
6527 rt2800_bbp_dcoc_write(rt2x00dev, 156, 0x40);
6528 rt2800_bbp_dcoc_write(rt2x00dev, 157, 0x40);
6529 rt2800_bbp_dcoc_write(rt2x00dev, 158, 0x64);
6530 rt2800_bbp_dcoc_write(rt2x00dev, 159, 0x64);
6531
6532 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
6533}
6534
a1ef5039 6535static void rt2800_init_bbp(struct rt2x00_dev *rt2x00dev)
fcf51541
BZ		 6536{
6537 unsigned int i;
6538 u16 eeprom;
6539 u8 reg_id;
6540 u8 value;
6541
dae62957
SG		 6542 if (rt2800_is_305x_soc(rt2x00dev))
6543 rt2800_init_bbp_305x_soc(rt2x00dev);
6544
39ab3e8b
SG		 6545 switch (rt2x00dev->chip.rt) {
6546 case RT2860:
6547 case RT2872:
6548 case RT2883:
6549 rt2800_init_bbp_28xx(rt2x00dev);
6550 break;
6551 case RT3070:
6552 case RT3071:
6553 case RT3090:
6554 rt2800_init_bbp_30xx(rt2x00dev);
6555 break;
6556 case RT3290:
6557 rt2800_init_bbp_3290(rt2x00dev);
6558 break;
6559 case RT3352:
98e71f44 6560 case RT5350:
39ab3e8b
SG		 6561 rt2800_init_bbp_3352(rt2x00dev);
6562 break;
6563 case RT3390:
6564 rt2800_init_bbp_3390(rt2x00dev);
6565 break;
6566 case RT3572:
6567 rt2800_init_bbp_3572(rt2x00dev);
6568 break;
b189a181
GJ		 6569 case RT3593:
6570 rt2800_init_bbp_3593(rt2x00dev);
6571 return;
39ab3e8b
SG		 6572 case RT5390:
6573 case RT5392:
6574 rt2800_init_bbp_53xx(rt2x00dev);
6575 break;
6576 case RT5592:
a7bbbe5c 6577 rt2800_init_bbp_5592(rt2x00dev);
a1ef5039 6578 return;
41977e86
RY		 6579 case RT6352:
6580 rt2800_init_bbp_6352(rt2x00dev);
6581 break;
a7bbbe5c
SG		 6582 }
6583
fcf51541 6584 for (i = 0; i < EEPROM_BBP_SIZE; i++) {
5c6a2585
AB		 6585 eeprom = rt2800_eeprom_read_from_array(rt2x00dev,
6586 EEPROM_BBP_START, i);
fcf51541
BZ		 6587
6588 if (eeprom != 0xffff && eeprom != 0x0000) {
6589 reg_id = rt2x00_get_field16(eeprom, EEPROM_BBP_REG_ID);
6590 value = rt2x00_get_field16(eeprom, EEPROM_BBP_VALUE);
6591 rt2800_bbp_write(rt2x00dev, reg_id, value);
6592 }
6593 }
fcf51541 6594}
fcf51541 6595
d9517f2f
SG		 6596static void rt2800_led_open_drain_enable(struct rt2x00_dev *rt2x00dev)
6597{
6598 u32 reg;
6599
eebd68e7 6600 reg = rt2800_register_read(rt2x00dev, OPT_14_CSR);
d9517f2f
SG		 6601 rt2x00_set_field32(&reg, OPT_14_CSR_BIT0, 1);
6602 rt2800_register_write(rt2x00dev, OPT_14_CSR, reg);
6603}
6604
c5b3c350
SG		 6605static u8 rt2800_init_rx_filter(struct rt2x00_dev *rt2x00dev, bool bw40,
6606 u8 filter_target)
fcf51541
BZ		 6607{
6608 unsigned int i;
6609 u8 bbp;
6610 u8 rfcsr;
6611 u8 passband;
6612 u8 stopband;
6613 u8 overtuned = 0;
c5b3c350 6614 u8 rfcsr24 = (bw40) ? 0x27 : 0x07;
fcf51541
BZ		 6615
6616 rt2800_rfcsr_write(rt2x00dev, 24, rfcsr24);
6617
5fbbe378 6618 bbp = rt2800_bbp_read(rt2x00dev, 4);
fcf51541
BZ		 6619 rt2x00_set_field8(&bbp, BBP4_BANDWIDTH, 2 * bw40);
6620 rt2800_bbp_write(rt2x00dev, 4, bbp);
6621
16d571bb 6622 rfcsr = rt2800_rfcsr_read(rt2x00dev, 31);
80d184e6
RJH		 6623 rt2x00_set_field8(&rfcsr, RFCSR31_RX_H20M, bw40);
6624 rt2800_rfcsr_write(rt2x00dev, 31, rfcsr);
6625
16d571bb 6626 rfcsr = rt2800_rfcsr_read(rt2x00dev, 22);
fcf51541
BZ		 6627 rt2x00_set_field8(&rfcsr, RFCSR22_BASEBAND_LOOPBACK, 1);
6628 rt2800_rfcsr_write(rt2x00dev, 22, rfcsr);
6629
6630 /*
6631 * Set power & frequency of passband test tone
6632 */
6633 rt2800_bbp_write(rt2x00dev, 24, 0);
6634
6635 for (i = 0; i < 100; i++) {
6636 rt2800_bbp_write(rt2x00dev, 25, 0x90);
6637 msleep(1);
6638
5fbbe378 6639 passband = rt2800_bbp_read(rt2x00dev, 55);
fcf51541
BZ		 6640 if (passband)
6641 break;
6642 }
6643
6644 /*
6645 * Set power & frequency of stopband test tone
6646 */
6647 rt2800_bbp_write(rt2x00dev, 24, 0x06);
6648
6649 for (i = 0; i < 100; i++) {
6650 rt2800_bbp_write(rt2x00dev, 25, 0x90);
6651 msleep(1);
6652
5fbbe378 6653 stopband = rt2800_bbp_read(rt2x00dev, 55);
fcf51541
BZ		 6654
6655 if ((passband - stopband) <= filter_target) {
6656 rfcsr24++;
6657 overtuned += ((passband - stopband) == filter_target);
6658 } else
6659 break;
6660
6661 rt2800_rfcsr_write(rt2x00dev, 24, rfcsr24);
6662 }
6663
6664 rfcsr24 -= !!overtuned;
6665
6666 rt2800_rfcsr_write(rt2x00dev, 24, rfcsr24);
6667 return rfcsr24;
6668}
6669
ce94ede9
SG		 6670static void rt2800_rf_init_calibration(struct rt2x00_dev *rt2x00dev,
6671 const unsigned int rf_reg)
6672{
6673 u8 rfcsr;
6674
16d571bb 6675 rfcsr = rt2800_rfcsr_read(rt2x00dev, rf_reg);
ce94ede9
SG		 6676 rt2x00_set_field8(&rfcsr, FIELD8(0x80), 1);
6677 rt2800_rfcsr_write(rt2x00dev, rf_reg, rfcsr);
6678 msleep(1);
6679 rt2x00_set_field8(&rfcsr, FIELD8(0x80), 0);
6680 rt2800_rfcsr_write(rt2x00dev, rf_reg, rfcsr);
6681}
6682
c5b3c350
SG		 6683static void rt2800_rx_filter_calibration(struct rt2x00_dev *rt2x00dev)
6684{
6685 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
6686 u8 filter_tgt_bw20;
6687 u8 filter_tgt_bw40;
6688 u8 rfcsr, bbp;
6689
6690 /*
6691 * TODO: sync filter_tgt values with vendor driver
6692 */
6693 if (rt2x00_rt(rt2x00dev, RT3070)) {
6694 filter_tgt_bw20 = 0x16;
6695 filter_tgt_bw40 = 0x19;
6696 } else {
6697 filter_tgt_bw20 = 0x13;
6698 filter_tgt_bw40 = 0x15;
6699 }
6700
6701 drv_data->calibration_bw20 =
6702 rt2800_init_rx_filter(rt2x00dev, false, filter_tgt_bw20);
6703 drv_data->calibration_bw40 =
6704 rt2800_init_rx_filter(rt2x00dev, true, filter_tgt_bw40);
6705
6706 /*
6707 * Save BBP 25 & 26 values for later use in channel switching (for 3052)
6708 */
5fbbe378
AB		 6709 drv_data->bbp25 = rt2800_bbp_read(rt2x00dev, 25);
6710 drv_data->bbp26 = rt2800_bbp_read(rt2x00dev, 26);
c5b3c350
SG		 6711
6712 /*
6713 * Set back to initial state
6714 */
6715 rt2800_bbp_write(rt2x00dev, 24, 0);
6716
16d571bb 6717 rfcsr = rt2800_rfcsr_read(rt2x00dev, 22);
c5b3c350
SG		 6718 rt2x00_set_field8(&rfcsr, RFCSR22_BASEBAND_LOOPBACK, 0);
6719 rt2800_rfcsr_write(rt2x00dev, 22, rfcsr);
6720
6721 /*
6722 * Set BBP back to BW20
6723 */
5fbbe378 6724 bbp = rt2800_bbp_read(rt2x00dev, 4);
c5b3c350
SG		 6725 rt2x00_set_field8(&bbp, BBP4_BANDWIDTH, 0);
6726 rt2800_bbp_write(rt2x00dev, 4, bbp);
6727}
6728
da8064c2
SG		 6729static void rt2800_normal_mode_setup_3xxx(struct rt2x00_dev *rt2x00dev)
6730{
6731 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
6732 u8 min_gain, rfcsr, bbp;
6733 u16 eeprom;
6734
16d571bb 6735 rfcsr = rt2800_rfcsr_read(rt2x00dev, 17);
da8064c2
SG		 6736
6737 rt2x00_set_field8(&rfcsr, RFCSR17_TX_LO1_EN, 0);
6738 if (rt2x00_rt(rt2x00dev, RT3070) ||
6739 rt2x00_rt_rev_lt(rt2x00dev, RT3071, REV_RT3071E) ||
6740 rt2x00_rt_rev_lt(rt2x00dev, RT3090, REV_RT3090E) ||
6741 rt2x00_rt_rev_lt(rt2x00dev, RT3390, REV_RT3390E)) {
c429dfef 6742 if (!rt2x00_has_cap_external_lna_bg(rt2x00dev))
da8064c2
SG		 6743 rt2x00_set_field8(&rfcsr, RFCSR17_R, 1);
6744 }
6745
6746 min_gain = rt2x00_rt(rt2x00dev, RT3070) ? 1 : 2;
6747 if (drv_data->txmixer_gain_24g >= min_gain) {
6748 rt2x00_set_field8(&rfcsr, RFCSR17_TXMIXER_GAIN,
6749 drv_data->txmixer_gain_24g);
6750 }
6751
6752 rt2800_rfcsr_write(rt2x00dev, 17, rfcsr);
6753
6754 if (rt2x00_rt(rt2x00dev, RT3090)) {
6755 /* Turn off unused DAC1 and ADC1 to reduce power consumption */
5fbbe378 6756 bbp = rt2800_bbp_read(rt2x00dev, 138);
5c6a2585 6757 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF0);
da8064c2
SG		 6758 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_RXPATH) == 1)
6759 rt2x00_set_field8(&bbp, BBP138_RX_ADC1, 0);
6760 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_TXPATH) == 1)
6761 rt2x00_set_field8(&bbp, BBP138_TX_DAC1, 1);
6762 rt2800_bbp_write(rt2x00dev, 138, bbp);
6763 }
6764
6765 if (rt2x00_rt(rt2x00dev, RT3070)) {
16d571bb 6766 rfcsr = rt2800_rfcsr_read(rt2x00dev, 27);
da8064c2
SG		 6767 if (rt2x00_rt_rev_lt(rt2x00dev, RT3070, REV_RT3070F))
6768 rt2x00_set_field8(&rfcsr, RFCSR27_R1, 3);
6769 else
6770 rt2x00_set_field8(&rfcsr, RFCSR27_R1, 0);
6771 rt2x00_set_field8(&rfcsr, RFCSR27_R2, 0);
6772 rt2x00_set_field8(&rfcsr, RFCSR27_R3, 0);
6773 rt2x00_set_field8(&rfcsr, RFCSR27_R4, 0);
6774 rt2800_rfcsr_write(rt2x00dev, 27, rfcsr);
6775 } else if (rt2x00_rt(rt2x00dev, RT3071) ||
6776 rt2x00_rt(rt2x00dev, RT3090) ||
6777 rt2x00_rt(rt2x00dev, RT3390)) {
16d571bb 6778 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
da8064c2
SG		 6779 rt2x00_set_field8(&rfcsr, RFCSR1_RF_BLOCK_EN, 1);
6780 rt2x00_set_field8(&rfcsr, RFCSR1_RX0_PD, 0);
6781 rt2x00_set_field8(&rfcsr, RFCSR1_TX0_PD, 0);
6782 rt2x00_set_field8(&rfcsr, RFCSR1_RX1_PD, 1);
6783 rt2x00_set_field8(&rfcsr, RFCSR1_TX1_PD, 1);
6784 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
6785
16d571bb 6786 rfcsr = rt2800_rfcsr_read(rt2x00dev, 15);
da8064c2
SG		 6787 rt2x00_set_field8(&rfcsr, RFCSR15_TX_LO2_EN, 0);
6788 rt2800_rfcsr_write(rt2x00dev, 15, rfcsr);
6789
16d571bb 6790 rfcsr = rt2800_rfcsr_read(rt2x00dev, 20);
da8064c2
SG		 6791 rt2x00_set_field8(&rfcsr, RFCSR20_RX_LO1_EN, 0);
6792 rt2800_rfcsr_write(rt2x00dev, 20, rfcsr);
6793
16d571bb 6794 rfcsr = rt2800_rfcsr_read(rt2x00dev, 21);
da8064c2
SG		 6795 rt2x00_set_field8(&rfcsr, RFCSR21_RX_LO2_EN, 0);
6796 rt2800_rfcsr_write(rt2x00dev, 21, rfcsr);
6797 }
6798}
6799
ab7078ac
GJ		 6800static void rt2800_normal_mode_setup_3593(struct rt2x00_dev *rt2x00dev)
6801{
6802 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
6803 u8 rfcsr;
6804 u8 tx_gain;
6805
16d571bb 6806 rfcsr = rt2800_rfcsr_read(rt2x00dev, 50);
ab7078ac
GJ		 6807 rt2x00_set_field8(&rfcsr, RFCSR50_TX_LO2_EN, 0);
6808 rt2800_rfcsr_write(rt2x00dev, 50, rfcsr);
6809
16d571bb 6810 rfcsr = rt2800_rfcsr_read(rt2x00dev, 51);
ab7078ac
GJ		 6811 tx_gain = rt2x00_get_field8(drv_data->txmixer_gain_24g,
6812 RFCSR17_TXMIXER_GAIN);
6813 rt2x00_set_field8(&rfcsr, RFCSR51_BITS24, tx_gain);
6814 rt2800_rfcsr_write(rt2x00dev, 51, rfcsr);
6815
16d571bb 6816 rfcsr = rt2800_rfcsr_read(rt2x00dev, 38);
ab7078ac
GJ		 6817 rt2x00_set_field8(&rfcsr, RFCSR38_RX_LO1_EN, 0);
6818 rt2800_rfcsr_write(rt2x00dev, 38, rfcsr);
6819
16d571bb 6820 rfcsr = rt2800_rfcsr_read(rt2x00dev, 39);
ab7078ac
GJ		 6821 rt2x00_set_field8(&rfcsr, RFCSR39_RX_LO2_EN, 0);
6822 rt2800_rfcsr_write(rt2x00dev, 39, rfcsr);
6823
16d571bb 6824 rfcsr = rt2800_rfcsr_read(rt2x00dev, 1);
ab7078ac
GJ		 6825 rt2x00_set_field8(&rfcsr, RFCSR1_RF_BLOCK_EN, 1);
6826 rt2x00_set_field8(&rfcsr, RFCSR1_PLL_PD, 1);
6827 rt2800_rfcsr_write(rt2x00dev, 1, rfcsr);
6828
16d571bb 6829 rfcsr = rt2800_rfcsr_read(rt2x00dev, 30);
ab7078ac
GJ		 6830 rt2x00_set_field8(&rfcsr, RFCSR30_RX_VCM, 2);
6831 rt2800_rfcsr_write(rt2x00dev, 30, rfcsr);
6832
6833 /* TODO: enable stream mode */
6834}
6835
f7df8fe5
SG		 6836static void rt2800_normal_mode_setup_5xxx(struct rt2x00_dev *rt2x00dev)
6837{
6838 u8 reg;
6839 u16 eeprom;
6840
6841 /* Turn off unused DAC1 and ADC1 to reduce power consumption */
5fbbe378 6842 reg = rt2800_bbp_read(rt2x00dev, 138);
5c6a2585 6843 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF0);
f7df8fe5
SG		 6844 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_RXPATH) == 1)
6845 rt2x00_set_field8(&reg, BBP138_RX_ADC1, 0);
6846 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_TXPATH) == 1)
6847 rt2x00_set_field8(&reg, BBP138_TX_DAC1, 1);
6848 rt2800_bbp_write(rt2x00dev, 138, reg);
6849
16d571bb 6850 reg = rt2800_rfcsr_read(rt2x00dev, 38);
f7df8fe5
SG		 6851 rt2x00_set_field8(&reg, RFCSR38_RX_LO1_EN, 0);
6852 rt2800_rfcsr_write(rt2x00dev, 38, reg);
6853
16d571bb 6854 reg = rt2800_rfcsr_read(rt2x00dev, 39);
f7df8fe5
SG		 6855 rt2x00_set_field8(&reg, RFCSR39_RX_LO2_EN, 0);
6856 rt2800_rfcsr_write(rt2x00dev, 39, reg);
6857
6858 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
6859
16d571bb 6860 reg = rt2800_rfcsr_read(rt2x00dev, 30);
f7df8fe5
SG		 6861 rt2x00_set_field8(&reg, RFCSR30_RX_VCM, 2);
6862 rt2800_rfcsr_write(rt2x00dev, 30, reg);
6863}
6864
d5374ef1
SG		 6865static void rt2800_init_rfcsr_305x_soc(struct rt2x00_dev *rt2x00dev)
6866{
ce94ede9
SG		 6867 rt2800_rf_init_calibration(rt2x00dev, 30);
6868
d5374ef1
SG		 6869 rt2800_rfcsr_write(rt2x00dev, 0, 0x50);
6870 rt2800_rfcsr_write(rt2x00dev, 1, 0x01);
6871 rt2800_rfcsr_write(rt2x00dev, 2, 0xf7);
6872 rt2800_rfcsr_write(rt2x00dev, 3, 0x75);
6873 rt2800_rfcsr_write(rt2x00dev, 4, 0x40);
6874 rt2800_rfcsr_write(rt2x00dev, 5, 0x03);
6875 rt2800_rfcsr_write(rt2x00dev, 6, 0x02);
6876 rt2800_rfcsr_write(rt2x00dev, 7, 0x50);
6877 rt2800_rfcsr_write(rt2x00dev, 8, 0x39);
6878 rt2800_rfcsr_write(rt2x00dev, 9, 0x0f);
6879 rt2800_rfcsr_write(rt2x00dev, 10, 0x60);
6880 rt2800_rfcsr_write(rt2x00dev, 11, 0x21);
6881 rt2800_rfcsr_write(rt2x00dev, 12, 0x75);
6882 rt2800_rfcsr_write(rt2x00dev, 13, 0x75);
6883 rt2800_rfcsr_write(rt2x00dev, 14, 0x90);
6884 rt2800_rfcsr_write(rt2x00dev, 15, 0x58);
6885 rt2800_rfcsr_write(rt2x00dev, 16, 0xb3);
6886 rt2800_rfcsr_write(rt2x00dev, 17, 0x92);
6887 rt2800_rfcsr_write(rt2x00dev, 18, 0x2c);
6888 rt2800_rfcsr_write(rt2x00dev, 19, 0x02);
6889 rt2800_rfcsr_write(rt2x00dev, 20, 0xba);
6890 rt2800_rfcsr_write(rt2x00dev, 21, 0xdb);
6891 rt2800_rfcsr_write(rt2x00dev, 22, 0x00);
6892 rt2800_rfcsr_write(rt2x00dev, 23, 0x31);
6893 rt2800_rfcsr_write(rt2x00dev, 24, 0x08);
6894 rt2800_rfcsr_write(rt2x00dev, 25, 0x01);
6895 rt2800_rfcsr_write(rt2x00dev, 26, 0x25);
6896 rt2800_rfcsr_write(rt2x00dev, 27, 0x23);
6897 rt2800_rfcsr_write(rt2x00dev, 28, 0x13);
6898 rt2800_rfcsr_write(rt2x00dev, 29, 0x83);
6899 rt2800_rfcsr_write(rt2x00dev, 30, 0x00);
6900 rt2800_rfcsr_write(rt2x00dev, 31, 0x00);
6901}
6902
6903static void rt2800_init_rfcsr_30xx(struct rt2x00_dev *rt2x00dev)
6904{
c9a221b2
SG		 6905 u8 rfcsr;
6906 u16 eeprom;
6907 u32 reg;
6908
ce94ede9
SG		 6909 /* XXX vendor driver do this only for 3070 */
6910 rt2800_rf_init_calibration(rt2x00dev, 30);
6911
d5374ef1
SG		 6912 rt2800_rfcsr_write(rt2x00dev, 4, 0x40);
6913 rt2800_rfcsr_write(rt2x00dev, 5, 0x03);
6914 rt2800_rfcsr_write(rt2x00dev, 6, 0x02);
6915 rt2800_rfcsr_write(rt2x00dev, 7, 0x60);
6916 rt2800_rfcsr_write(rt2x00dev, 9, 0x0f);
6917 rt2800_rfcsr_write(rt2x00dev, 10, 0x41);
6918 rt2800_rfcsr_write(rt2x00dev, 11, 0x21);
6919 rt2800_rfcsr_write(rt2x00dev, 12, 0x7b);
6920 rt2800_rfcsr_write(rt2x00dev, 14, 0x90);
6921 rt2800_rfcsr_write(rt2x00dev, 15, 0x58);
6922 rt2800_rfcsr_write(rt2x00dev, 16, 0xb3);
6923 rt2800_rfcsr_write(rt2x00dev, 17, 0x92);
6924 rt2800_rfcsr_write(rt2x00dev, 18, 0x2c);
6925 rt2800_rfcsr_write(rt2x00dev, 19, 0x02);
6926 rt2800_rfcsr_write(rt2x00dev, 20, 0xba);
6927 rt2800_rfcsr_write(rt2x00dev, 21, 0xdb);
6928 rt2800_rfcsr_write(rt2x00dev, 24, 0x16);
772eb433 6929 rt2800_rfcsr_write(rt2x00dev, 25, 0x03);
d5374ef1 6930 rt2800_rfcsr_write(rt2x00dev, 29, 0x1f);
c9a221b2
SG		 6931
6932 if (rt2x00_rt_rev_lt(rt2x00dev, RT3070, REV_RT3070F)) {
eebd68e7 6933 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
c9a221b2
SG		 6934 rt2x00_set_field32(&reg, LDO_CFG0_BGSEL, 1);
6935 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 3);
6936 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
6937 } else if (rt2x00_rt(rt2x00dev, RT3071) ||
6938 rt2x00_rt(rt2x00dev, RT3090)) {
6939 rt2800_rfcsr_write(rt2x00dev, 31, 0x14);
6940
16d571bb 6941 rfcsr = rt2800_rfcsr_read(rt2x00dev, 6);
c9a221b2
SG		 6942 rt2x00_set_field8(&rfcsr, RFCSR6_R2, 1);
6943 rt2800_rfcsr_write(rt2x00dev, 6, rfcsr);
6944
eebd68e7 6945 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
c9a221b2
SG		 6946 rt2x00_set_field32(&reg, LDO_CFG0_BGSEL, 1);
6947 if (rt2x00_rt_rev_lt(rt2x00dev, RT3071, REV_RT3071E) ||
6948 rt2x00_rt_rev_lt(rt2x00dev, RT3090, REV_RT3090E)) {
5c6a2585 6949 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
c9a221b2
SG		 6950 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_DAC_TEST))
6951 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 3);
6952 else
6953 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 0);
6954 }
6955 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
6956
eebd68e7 6957 reg = rt2800_register_read(rt2x00dev, GPIO_SWITCH);
c9a221b2
SG		 6958 rt2x00_set_field32(&reg, GPIO_SWITCH_5, 0);
6959 rt2800_register_write(rt2x00dev, GPIO_SWITCH, reg);
6960 }
c5b3c350
SG		 6961
6962 rt2800_rx_filter_calibration(rt2x00dev);
5de5a1f4
SG		 6963
6964 if (rt2x00_rt_rev_lt(rt2x00dev, RT3070, REV_RT3070F) ||
6965 rt2x00_rt_rev_lt(rt2x00dev, RT3071, REV_RT3071E) ||
6966 rt2x00_rt_rev_lt(rt2x00dev, RT3090, REV_RT3090E))
6967 rt2800_rfcsr_write(rt2x00dev, 27, 0x03);
d9517f2f
SG		 6968
6969 rt2800_led_open_drain_enable(rt2x00dev);
da8064c2 6970 rt2800_normal_mode_setup_3xxx(rt2x00dev);
d5374ef1
SG		 6971}
6972
6973static void rt2800_init_rfcsr_3290(struct rt2x00_dev *rt2x00dev)
6974{
f9cdcbb1
SG		 6975 u8 rfcsr;
6976
ce94ede9
SG		 6977 rt2800_rf_init_calibration(rt2x00dev, 2);
6978
d5374ef1
SG		 6979 rt2800_rfcsr_write(rt2x00dev, 1, 0x0f);
6980 rt2800_rfcsr_write(rt2x00dev, 2, 0x80);
6981 rt2800_rfcsr_write(rt2x00dev, 3, 0x08);
6982 rt2800_rfcsr_write(rt2x00dev, 4, 0x00);
6983 rt2800_rfcsr_write(rt2x00dev, 6, 0xa0);
6984 rt2800_rfcsr_write(rt2x00dev, 8, 0xf3);
6985 rt2800_rfcsr_write(rt2x00dev, 9, 0x02);
6986 rt2800_rfcsr_write(rt2x00dev, 10, 0x53);
6987 rt2800_rfcsr_write(rt2x00dev, 11, 0x4a);
6988 rt2800_rfcsr_write(rt2x00dev, 12, 0x46);
6989 rt2800_rfcsr_write(rt2x00dev, 13, 0x9f);
6990 rt2800_rfcsr_write(rt2x00dev, 18, 0x02);
6991 rt2800_rfcsr_write(rt2x00dev, 22, 0x20);
6992 rt2800_rfcsr_write(rt2x00dev, 25, 0x83);
6993 rt2800_rfcsr_write(rt2x00dev, 26, 0x82);
6994 rt2800_rfcsr_write(rt2x00dev, 27, 0x09);
6995 rt2800_rfcsr_write(rt2x00dev, 29, 0x10);
6996 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
6997 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
6998 rt2800_rfcsr_write(rt2x00dev, 32, 0x80);
6999 rt2800_rfcsr_write(rt2x00dev, 33, 0x00);
7000 rt2800_rfcsr_write(rt2x00dev, 34, 0x05);
7001 rt2800_rfcsr_write(rt2x00dev, 35, 0x12);
7002 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
7003 rt2800_rfcsr_write(rt2x00dev, 38, 0x85);
7004 rt2800_rfcsr_write(rt2x00dev, 39, 0x1b);
7005 rt2800_rfcsr_write(rt2x00dev, 40, 0x0b);
7006 rt2800_rfcsr_write(rt2x00dev, 41, 0xbb);
7007 rt2800_rfcsr_write(rt2x00dev, 42, 0xd5);
7008 rt2800_rfcsr_write(rt2x00dev, 43, 0x7b);
7009 rt2800_rfcsr_write(rt2x00dev, 44, 0x0e);
7010 rt2800_rfcsr_write(rt2x00dev, 45, 0xa2);
7011 rt2800_rfcsr_write(rt2x00dev, 46, 0x73);
7012 rt2800_rfcsr_write(rt2x00dev, 47, 0x00);
7013 rt2800_rfcsr_write(rt2x00dev, 48, 0x10);
7014 rt2800_rfcsr_write(rt2x00dev, 49, 0x98);
7015 rt2800_rfcsr_write(rt2x00dev, 52, 0x38);
7016 rt2800_rfcsr_write(rt2x00dev, 53, 0x00);
7017 rt2800_rfcsr_write(rt2x00dev, 54, 0x78);
7018 rt2800_rfcsr_write(rt2x00dev, 55, 0x43);
7019 rt2800_rfcsr_write(rt2x00dev, 56, 0x02);
7020 rt2800_rfcsr_write(rt2x00dev, 57, 0x80);
7021 rt2800_rfcsr_write(rt2x00dev, 58, 0x7f);
7022 rt2800_rfcsr_write(rt2x00dev, 59, 0x09);
7023 rt2800_rfcsr_write(rt2x00dev, 60, 0x45);
7024 rt2800_rfcsr_write(rt2x00dev, 61, 0xc1);
f9cdcbb1 7025
16d571bb 7026 rfcsr = rt2800_rfcsr_read(rt2x00dev, 29);
f9cdcbb1
SG		 7027 rt2x00_set_field8(&rfcsr, RFCSR29_RSSI_GAIN, 3);
7028 rt2800_rfcsr_write(rt2x00dev, 29, rfcsr);
d9517f2f
SG		 7029
7030 rt2800_led_open_drain_enable(rt2x00dev);
da8064c2 7031 rt2800_normal_mode_setup_3xxx(rt2x00dev);
d5374ef1
SG		 7032}
7033
7034static void rt2800_init_rfcsr_3352(struct rt2x00_dev *rt2x00dev)
7035{
1f242a3d 7036 int tx0_ext_pa = test_bit(CAPABILITY_EXTERNAL_PA_TX0,
dab38e7d 7037 &rt2x00dev->cap_flags);
1f242a3d 7038 int tx1_ext_pa = test_bit(CAPABILITY_EXTERNAL_PA_TX1,
dab38e7d
DG		 7039 &rt2x00dev->cap_flags);
7040 u8 rfcsr;
7041
ce94ede9
SG		 7042 rt2800_rf_init_calibration(rt2x00dev, 30);
7043
d5374ef1
SG		 7044 rt2800_rfcsr_write(rt2x00dev, 0, 0xf0);
7045 rt2800_rfcsr_write(rt2x00dev, 1, 0x23);
7046 rt2800_rfcsr_write(rt2x00dev, 2, 0x50);
7047 rt2800_rfcsr_write(rt2x00dev, 3, 0x18);
7048 rt2800_rfcsr_write(rt2x00dev, 4, 0x00);
7049 rt2800_rfcsr_write(rt2x00dev, 5, 0x00);
7050 rt2800_rfcsr_write(rt2x00dev, 6, 0x33);
7051 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
7052 rt2800_rfcsr_write(rt2x00dev, 8, 0xf1);
7053 rt2800_rfcsr_write(rt2x00dev, 9, 0x02);
7054 rt2800_rfcsr_write(rt2x00dev, 10, 0xd2);
7055 rt2800_rfcsr_write(rt2x00dev, 11, 0x42);
7056 rt2800_rfcsr_write(rt2x00dev, 12, 0x1c);
7057 rt2800_rfcsr_write(rt2x00dev, 13, 0x00);
7058 rt2800_rfcsr_write(rt2x00dev, 14, 0x5a);
7059 rt2800_rfcsr_write(rt2x00dev, 15, 0x00);
7060 rt2800_rfcsr_write(rt2x00dev, 16, 0x01);
7061 rt2800_rfcsr_write(rt2x00dev, 18, 0x45);
7062 rt2800_rfcsr_write(rt2x00dev, 19, 0x02);
7063 rt2800_rfcsr_write(rt2x00dev, 20, 0x00);
7064 rt2800_rfcsr_write(rt2x00dev, 21, 0x00);
7065 rt2800_rfcsr_write(rt2x00dev, 22, 0x00);
7066 rt2800_rfcsr_write(rt2x00dev, 23, 0x00);
7067 rt2800_rfcsr_write(rt2x00dev, 24, 0x00);
7068 rt2800_rfcsr_write(rt2x00dev, 25, 0x80);
7069 rt2800_rfcsr_write(rt2x00dev, 26, 0x00);
7070 rt2800_rfcsr_write(rt2x00dev, 27, 0x03);
7071 rt2800_rfcsr_write(rt2x00dev, 28, 0x03);
7072 rt2800_rfcsr_write(rt2x00dev, 29, 0x00);
7073 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
7074 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
7075 rt2800_rfcsr_write(rt2x00dev, 32, 0x80);
7076 rt2800_rfcsr_write(rt2x00dev, 33, 0x00);
dab38e7d 7077 rfcsr = 0x01;
1f242a3d 7078 if (tx0_ext_pa)
dab38e7d 7079 rt2x00_set_field8(&rfcsr, RFCSR34_TX0_EXT_PA, 1);
1f242a3d 7080 if (tx1_ext_pa)
dab38e7d
DG		 7081 rt2x00_set_field8(&rfcsr, RFCSR34_TX1_EXT_PA, 1);
7082 rt2800_rfcsr_write(rt2x00dev, 34, rfcsr);
d5374ef1
SG		 7083 rt2800_rfcsr_write(rt2x00dev, 35, 0x03);
7084 rt2800_rfcsr_write(rt2x00dev, 36, 0xbd);
7085 rt2800_rfcsr_write(rt2x00dev, 37, 0x3c);
7086 rt2800_rfcsr_write(rt2x00dev, 38, 0x5f);
7087 rt2800_rfcsr_write(rt2x00dev, 39, 0xc5);
7088 rt2800_rfcsr_write(rt2x00dev, 40, 0x33);
dab38e7d 7089 rfcsr = 0x52;
1f242a3d 7090 if (!tx0_ext_pa) {
dab38e7d
DG		 7091 rt2x00_set_field8(&rfcsr, RFCSR41_BIT1, 1);
7092 rt2x00_set_field8(&rfcsr, RFCSR41_BIT4, 1);
7093 }
7094 rt2800_rfcsr_write(rt2x00dev, 41, rfcsr);
7095 rfcsr = 0x52;
1f242a3d 7096 if (!tx1_ext_pa) {
dab38e7d
DG		 7097 rt2x00_set_field8(&rfcsr, RFCSR42_BIT1, 1);
7098 rt2x00_set_field8(&rfcsr, RFCSR42_BIT4, 1);
7099 }
7100 rt2800_rfcsr_write(rt2x00dev, 42, rfcsr);
d5374ef1
SG		 7101 rt2800_rfcsr_write(rt2x00dev, 43, 0xdb);
7102 rt2800_rfcsr_write(rt2x00dev, 44, 0xdb);
7103 rt2800_rfcsr_write(rt2x00dev, 45, 0xdb);
7104 rt2800_rfcsr_write(rt2x00dev, 46, 0xdd);
7105 rt2800_rfcsr_write(rt2x00dev, 47, 0x0d);
7106 rt2800_rfcsr_write(rt2x00dev, 48, 0x14);
7107 rt2800_rfcsr_write(rt2x00dev, 49, 0x00);
dab38e7d 7108 rfcsr = 0x2d;
1f242a3d 7109 if (tx0_ext_pa)
dab38e7d 7110 rt2x00_set_field8(&rfcsr, RFCSR50_TX0_EXT_PA, 1);
1f242a3d 7111 if (tx1_ext_pa)
dab38e7d
DG		 7112 rt2x00_set_field8(&rfcsr, RFCSR50_TX1_EXT_PA, 1);
7113 rt2800_rfcsr_write(rt2x00dev, 50, rfcsr);
1f242a3d
DG		 7114 rt2800_rfcsr_write(rt2x00dev, 51, (tx0_ext_pa ? 0x52 : 0x7f));
7115 rt2800_rfcsr_write(rt2x00dev, 52, (tx0_ext_pa ? 0xc0 : 0x00));
7116 rt2800_rfcsr_write(rt2x00dev, 53, (tx0_ext_pa ? 0xd2 : 0x52));
7117 rt2800_rfcsr_write(rt2x00dev, 54, (tx0_ext_pa ? 0xc0 : 0x1b));
7118 rt2800_rfcsr_write(rt2x00dev, 55, (tx1_ext_pa ? 0x52 : 0x7f));
7119 rt2800_rfcsr_write(rt2x00dev, 56, (tx1_ext_pa ? 0xc0 : 0x00));
7120 rt2800_rfcsr_write(rt2x00dev, 57, (tx0_ext_pa ? 0x49 : 0x52));
7121 rt2800_rfcsr_write(rt2x00dev, 58, (tx1_ext_pa ? 0xc0 : 0x1b));
d5374ef1
SG		 7122 rt2800_rfcsr_write(rt2x00dev, 59, 0x00);
7123 rt2800_rfcsr_write(rt2x00dev, 60, 0x00);
7124 rt2800_rfcsr_write(rt2x00dev, 61, 0x00);
7125 rt2800_rfcsr_write(rt2x00dev, 62, 0x00);
7126 rt2800_rfcsr_write(rt2x00dev, 63, 0x00);
c5b3c350
SG		 7127
7128 rt2800_rx_filter_calibration(rt2x00dev);
d9517f2f 7129 rt2800_led_open_drain_enable(rt2x00dev);
da8064c2 7130 rt2800_normal_mode_setup_3xxx(rt2x00dev);
d5374ef1
SG		 7131}
7132
7133static void rt2800_init_rfcsr_3390(struct rt2x00_dev *rt2x00dev)
7134{
2971e66f
SG		 7135 u32 reg;
7136
ce94ede9
SG		 7137 rt2800_rf_init_calibration(rt2x00dev, 30);
7138
d5374ef1
SG		 7139 rt2800_rfcsr_write(rt2x00dev, 0, 0xa0);
7140 rt2800_rfcsr_write(rt2x00dev, 1, 0xe1);
7141 rt2800_rfcsr_write(rt2x00dev, 2, 0xf1);
7142 rt2800_rfcsr_write(rt2x00dev, 3, 0x62);
7143 rt2800_rfcsr_write(rt2x00dev, 4, 0x40);
7144 rt2800_rfcsr_write(rt2x00dev, 5, 0x8b);
7145 rt2800_rfcsr_write(rt2x00dev, 6, 0x42);
7146 rt2800_rfcsr_write(rt2x00dev, 7, 0x34);
7147 rt2800_rfcsr_write(rt2x00dev, 8, 0x00);
7148 rt2800_rfcsr_write(rt2x00dev, 9, 0xc0);
7149 rt2800_rfcsr_write(rt2x00dev, 10, 0x61);
7150 rt2800_rfcsr_write(rt2x00dev, 11, 0x21);
7151 rt2800_rfcsr_write(rt2x00dev, 12, 0x3b);
7152 rt2800_rfcsr_write(rt2x00dev, 13, 0xe0);
7153 rt2800_rfcsr_write(rt2x00dev, 14, 0x90);
7154 rt2800_rfcsr_write(rt2x00dev, 15, 0x53);
7155 rt2800_rfcsr_write(rt2x00dev, 16, 0xe0);
7156 rt2800_rfcsr_write(rt2x00dev, 17, 0x94);
7157 rt2800_rfcsr_write(rt2x00dev, 18, 0x5c);
7158 rt2800_rfcsr_write(rt2x00dev, 19, 0x4a);
7159 rt2800_rfcsr_write(rt2x00dev, 20, 0xb2);
7160 rt2800_rfcsr_write(rt2x00dev, 21, 0xf6);
7161 rt2800_rfcsr_write(rt2x00dev, 22, 0x00);
7162 rt2800_rfcsr_write(rt2x00dev, 23, 0x14);
7163 rt2800_rfcsr_write(rt2x00dev, 24, 0x08);
7164 rt2800_rfcsr_write(rt2x00dev, 25, 0x3d);
7165 rt2800_rfcsr_write(rt2x00dev, 26, 0x85);
7166 rt2800_rfcsr_write(rt2x00dev, 27, 0x00);
7167 rt2800_rfcsr_write(rt2x00dev, 28, 0x41);
7168 rt2800_rfcsr_write(rt2x00dev, 29, 0x8f);
7169 rt2800_rfcsr_write(rt2x00dev, 30, 0x20);
7170 rt2800_rfcsr_write(rt2x00dev, 31, 0x0f);
2971e66f 7171
eebd68e7 7172 reg = rt2800_register_read(rt2x00dev, GPIO_SWITCH);
2971e66f
SG		 7173 rt2x00_set_field32(&reg, GPIO_SWITCH_5, 0);
7174 rt2800_register_write(rt2x00dev, GPIO_SWITCH, reg);
c5b3c350
SG		 7175
7176 rt2800_rx_filter_calibration(rt2x00dev);
5de5a1f4
SG		 7177
7178 if (rt2x00_rt_rev_lt(rt2x00dev, RT3390, REV_RT3390E))
7179 rt2800_rfcsr_write(rt2x00dev, 27, 0x03);
d9517f2f
SG		 7180
7181 rt2800_led_open_drain_enable(rt2x00dev);
da8064c2 7182 rt2800_normal_mode_setup_3xxx(rt2x00dev);
d5374ef1
SG		 7183}
7184
7185static void rt2800_init_rfcsr_3572(struct rt2x00_dev *rt2x00dev)
7186{
87d91db9
SG		 7187 u8 rfcsr;
7188 u32 reg;
7189
ce94ede9
SG		 7190 rt2800_rf_init_calibration(rt2x00dev, 30);
7191
d5374ef1
SG		 7192 rt2800_rfcsr_write(rt2x00dev, 0, 0x70);
7193 rt2800_rfcsr_write(rt2x00dev, 1, 0x81);
7194 rt2800_rfcsr_write(rt2x00dev, 2, 0xf1);
7195 rt2800_rfcsr_write(rt2x00dev, 3, 0x02);
7196 rt2800_rfcsr_write(rt2x00dev, 4, 0x4c);
7197 rt2800_rfcsr_write(rt2x00dev, 5, 0x05);
7198 rt2800_rfcsr_write(rt2x00dev, 6, 0x4a);
7199 rt2800_rfcsr_write(rt2x00dev, 7, 0xd8);
7200 rt2800_rfcsr_write(rt2x00dev, 9, 0xc3);
7201 rt2800_rfcsr_write(rt2x00dev, 10, 0xf1);
7202 rt2800_rfcsr_write(rt2x00dev, 11, 0xb9);
7203 rt2800_rfcsr_write(rt2x00dev, 12, 0x70);
7204 rt2800_rfcsr_write(rt2x00dev, 13, 0x65);
7205 rt2800_rfcsr_write(rt2x00dev, 14, 0xa0);
7206 rt2800_rfcsr_write(rt2x00dev, 15, 0x53);
7207 rt2800_rfcsr_write(rt2x00dev, 16, 0x4c);
7208 rt2800_rfcsr_write(rt2x00dev, 17, 0x23);
7209 rt2800_rfcsr_write(rt2x00dev, 18, 0xac);
7210 rt2800_rfcsr_write(rt2x00dev, 19, 0x93);
7211 rt2800_rfcsr_write(rt2x00dev, 20, 0xb3);
7212 rt2800_rfcsr_write(rt2x00dev, 21, 0xd0);
7213 rt2800_rfcsr_write(rt2x00dev, 22, 0x00);
7214 rt2800_rfcsr_write(rt2x00dev, 23, 0x3c);
7215 rt2800_rfcsr_write(rt2x00dev, 24, 0x16);
7216 rt2800_rfcsr_write(rt2x00dev, 25, 0x15);
7217 rt2800_rfcsr_write(rt2x00dev, 26, 0x85);
7218 rt2800_rfcsr_write(rt2x00dev, 27, 0x00);
7219 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
7220 rt2800_rfcsr_write(rt2x00dev, 29, 0x9b);
7221 rt2800_rfcsr_write(rt2x00dev, 30, 0x09);
7222 rt2800_rfcsr_write(rt2x00dev, 31, 0x10);
87d91db9 7223
16d571bb 7224 rfcsr = rt2800_rfcsr_read(rt2x00dev, 6);
87d91db9
SG		 7225 rt2x00_set_field8(&rfcsr, RFCSR6_R2, 1);
7226 rt2800_rfcsr_write(rt2x00dev, 6, rfcsr);
7227
eebd68e7 7228 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
87d91db9
SG		 7229 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 3);
7230 rt2x00_set_field32(&reg, LDO_CFG0_BGSEL, 1);
7231 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
7232 msleep(1);
eebd68e7 7233 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
87d91db9
SG		 7234 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 0);
7235 rt2x00_set_field32(&reg, LDO_CFG0_BGSEL, 1);
7236 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
c5b3c350
SG		 7237
7238 rt2800_rx_filter_calibration(rt2x00dev);
d9517f2f 7239 rt2800_led_open_drain_enable(rt2x00dev);
da8064c2 7240 rt2800_normal_mode_setup_3xxx(rt2x00dev);
d5374ef1
SG		 7241}
7242
d63f7e8c
GJ		 7243static void rt3593_post_bbp_init(struct rt2x00_dev *rt2x00dev)
7244{
7245 u8 bbp;
7246 bool txbf_enabled = false; /* FIXME */
7247
5fbbe378 7248 bbp = rt2800_bbp_read(rt2x00dev, 105);
d63f7e8c
GJ		 7249 if (rt2x00dev->default_ant.rx_chain_num == 1)
7250 rt2x00_set_field8(&bbp, BBP105_MLD, 0);
7251 else
7252 rt2x00_set_field8(&bbp, BBP105_MLD, 1);
7253 rt2800_bbp_write(rt2x00dev, 105, bbp);
7254
7255 rt2800_bbp4_mac_if_ctrl(rt2x00dev);
7256
7257 rt2800_bbp_write(rt2x00dev, 92, 0x02);
7258 rt2800_bbp_write(rt2x00dev, 82, 0x82);
7259 rt2800_bbp_write(rt2x00dev, 106, 0x05);
7260 rt2800_bbp_write(rt2x00dev, 104, 0x92);
7261 rt2800_bbp_write(rt2x00dev, 88, 0x90);
7262 rt2800_bbp_write(rt2x00dev, 148, 0xc8);
7263 rt2800_bbp_write(rt2x00dev, 47, 0x48);
7264 rt2800_bbp_write(rt2x00dev, 120, 0x50);
7265
7266 if (txbf_enabled)
7267 rt2800_bbp_write(rt2x00dev, 163, 0xbd);
7268 else
7269 rt2800_bbp_write(rt2x00dev, 163, 0x9d);
7270
7271 /* SNR mapping */
7272 rt2800_bbp_write(rt2x00dev, 142, 6);
7273 rt2800_bbp_write(rt2x00dev, 143, 160);
7274 rt2800_bbp_write(rt2x00dev, 142, 7);
7275 rt2800_bbp_write(rt2x00dev, 143, 161);
7276 rt2800_bbp_write(rt2x00dev, 142, 8);
7277 rt2800_bbp_write(rt2x00dev, 143, 162);
7278
7279 /* ADC/DAC control */
7280 rt2800_bbp_write(rt2x00dev, 31, 0x08);
7281
7282 /* RX AGC energy lower bound in log2 */
7283 rt2800_bbp_write(rt2x00dev, 68, 0x0b);
7284
7285 /* FIXME: BBP 105 owerwrite? */
7286 rt2800_bbp_write(rt2x00dev, 105, 0x04);
f42b0465 7287
d63f7e8c
GJ		 7288}
7289
ab7078ac
GJ		 7290static void rt2800_init_rfcsr_3593(struct rt2x00_dev *rt2x00dev)
7291{
7292 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
7293 u32 reg;
7294 u8 rfcsr;
7295
7296 /* Disable GPIO #4 and #7 function for LAN PE control */
eebd68e7 7297 reg = rt2800_register_read(rt2x00dev, GPIO_SWITCH);
ab7078ac
GJ		 7298 rt2x00_set_field32(&reg, GPIO_SWITCH_4, 0);
7299 rt2x00_set_field32(&reg, GPIO_SWITCH_7, 0);
7300 rt2800_register_write(rt2x00dev, GPIO_SWITCH, reg);
7301
7302 /* Initialize default register values */
7303 rt2800_rfcsr_write(rt2x00dev, 1, 0x03);
7304 rt2800_rfcsr_write(rt2x00dev, 3, 0x80);
7305 rt2800_rfcsr_write(rt2x00dev, 5, 0x00);
7306 rt2800_rfcsr_write(rt2x00dev, 6, 0x40);
7307 rt2800_rfcsr_write(rt2x00dev, 8, 0xf1);
7308 rt2800_rfcsr_write(rt2x00dev, 9, 0x02);
7309 rt2800_rfcsr_write(rt2x00dev, 10, 0xd3);
7310 rt2800_rfcsr_write(rt2x00dev, 11, 0x40);
7311 rt2800_rfcsr_write(rt2x00dev, 12, 0x4e);
7312 rt2800_rfcsr_write(rt2x00dev, 13, 0x12);
7313 rt2800_rfcsr_write(rt2x00dev, 18, 0x40);
7314 rt2800_rfcsr_write(rt2x00dev, 22, 0x20);
7315 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
7316 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
7317 rt2800_rfcsr_write(rt2x00dev, 32, 0x78);
7318 rt2800_rfcsr_write(rt2x00dev, 33, 0x3b);
7319 rt2800_rfcsr_write(rt2x00dev, 34, 0x3c);
7320 rt2800_rfcsr_write(rt2x00dev, 35, 0xe0);
7321 rt2800_rfcsr_write(rt2x00dev, 38, 0x86);
7322 rt2800_rfcsr_write(rt2x00dev, 39, 0x23);
7323 rt2800_rfcsr_write(rt2x00dev, 44, 0xd3);
7324 rt2800_rfcsr_write(rt2x00dev, 45, 0xbb);
7325 rt2800_rfcsr_write(rt2x00dev, 46, 0x60);
7326 rt2800_rfcsr_write(rt2x00dev, 49, 0x8e);
7327 rt2800_rfcsr_write(rt2x00dev, 50, 0x86);
7328 rt2800_rfcsr_write(rt2x00dev, 51, 0x75);
7329 rt2800_rfcsr_write(rt2x00dev, 52, 0x45);
7330 rt2800_rfcsr_write(rt2x00dev, 53, 0x18);
7331 rt2800_rfcsr_write(rt2x00dev, 54, 0x18);
7332 rt2800_rfcsr_write(rt2x00dev, 55, 0x18);
7333 rt2800_rfcsr_write(rt2x00dev, 56, 0xdb);
7334 rt2800_rfcsr_write(rt2x00dev, 57, 0x6e);
7335
7336 /* Initiate calibration */
7337 /* TODO: use rt2800_rf_init_calibration ? */
16d571bb 7338 rfcsr = rt2800_rfcsr_read(rt2x00dev, 2);
ab7078ac
GJ		 7339 rt2x00_set_field8(&rfcsr, RFCSR2_RESCAL_EN, 1);
7340 rt2800_rfcsr_write(rt2x00dev, 2, rfcsr);
7341
88452541 7342 rt2800_freq_cal_mode1(rt2x00dev);
ab7078ac 7343
16d571bb 7344 rfcsr = rt2800_rfcsr_read(rt2x00dev, 18);
ab7078ac
GJ		 7345 rt2x00_set_field8(&rfcsr, RFCSR18_XO_TUNE_BYPASS, 1);
7346 rt2800_rfcsr_write(rt2x00dev, 18, rfcsr);
7347
eebd68e7 7348 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
ab7078ac
GJ		 7349 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 3);
7350 rt2x00_set_field32(&reg, LDO_CFG0_BGSEL, 1);
7351 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
7352 usleep_range(1000, 1500);
eebd68e7 7353 reg = rt2800_register_read(rt2x00dev, LDO_CFG0);
ab7078ac
GJ		 7354 rt2x00_set_field32(&reg, LDO_CFG0_LDO_CORE_VLEVEL, 0);
7355 rt2800_register_write(rt2x00dev, LDO_CFG0, reg);
7356
7357 /* Set initial values for RX filter calibration */
7358 drv_data->calibration_bw20 = 0x1f;
7359 drv_data->calibration_bw40 = 0x2f;
7360
7361 /* Save BBP 25 & 26 values for later use in channel switching */
5fbbe378
AB		 7362 drv_data->bbp25 = rt2800_bbp_read(rt2x00dev, 25);
7363 drv_data->bbp26 = rt2800_bbp_read(rt2x00dev, 26);
ab7078ac
GJ		 7364
7365 rt2800_led_open_drain_enable(rt2x00dev);
7366 rt2800_normal_mode_setup_3593(rt2x00dev);
7367
d63f7e8c 7368 rt3593_post_bbp_init(rt2x00dev);
ab7078ac
GJ		 7369
7370 /* TODO: enable stream mode support */
7371}
7372
98e71f44
SV		 7373static void rt2800_init_rfcsr_5350(struct rt2x00_dev *rt2x00dev)
7374{
7375 rt2800_rfcsr_write(rt2x00dev, 0, 0xf0);
7376 rt2800_rfcsr_write(rt2x00dev, 1, 0x23);
7377 rt2800_rfcsr_write(rt2x00dev, 2, 0x50);
7378 rt2800_rfcsr_write(rt2x00dev, 3, 0x08);
7379 rt2800_rfcsr_write(rt2x00dev, 4, 0x49);
7380 rt2800_rfcsr_write(rt2x00dev, 5, 0x10);
7381 rt2800_rfcsr_write(rt2x00dev, 6, 0xe0);
7382 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
7383 rt2800_rfcsr_write(rt2x00dev, 8, 0xf1);
7384 rt2800_rfcsr_write(rt2x00dev, 9, 0x02);
7385 rt2800_rfcsr_write(rt2x00dev, 10, 0x53);
7386 rt2800_rfcsr_write(rt2x00dev, 11, 0x4a);
7387 rt2800_rfcsr_write(rt2x00dev, 12, 0x46);
7388 if (rt2800_clk_is_20mhz(rt2x00dev))
7389 rt2800_rfcsr_write(rt2x00dev, 13, 0x1f);
7390 else
7391 rt2800_rfcsr_write(rt2x00dev, 13, 0x9f);
7392 rt2800_rfcsr_write(rt2x00dev, 14, 0x00);
7393 rt2800_rfcsr_write(rt2x00dev, 15, 0x00);
7394 rt2800_rfcsr_write(rt2x00dev, 16, 0xc0);
7395 rt2800_rfcsr_write(rt2x00dev, 18, 0x03);
7396 rt2800_rfcsr_write(rt2x00dev, 19, 0x00);
7397 rt2800_rfcsr_write(rt2x00dev, 20, 0x00);
7398 rt2800_rfcsr_write(rt2x00dev, 21, 0x00);
7399 rt2800_rfcsr_write(rt2x00dev, 22, 0x20);
7400 rt2800_rfcsr_write(rt2x00dev, 23, 0x00);
7401 rt2800_rfcsr_write(rt2x00dev, 24, 0x00);
7402 rt2800_rfcsr_write(rt2x00dev, 25, 0x80);
7403 rt2800_rfcsr_write(rt2x00dev, 26, 0x00);
7404 rt2800_rfcsr_write(rt2x00dev, 27, 0x03);
7405 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
7406 rt2800_rfcsr_write(rt2x00dev, 29, 0xd0);
7407 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
7408 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
7409 rt2800_rfcsr_write(rt2x00dev, 32, 0x80);
7410 rt2800_rfcsr_write(rt2x00dev, 33, 0x00);
7411 rt2800_rfcsr_write(rt2x00dev, 34, 0x07);
7412 rt2800_rfcsr_write(rt2x00dev, 35, 0x12);
7413 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
7414 rt2800_rfcsr_write(rt2x00dev, 37, 0x08);
7415 rt2800_rfcsr_write(rt2x00dev, 38, 0x85);
7416 rt2800_rfcsr_write(rt2x00dev, 39, 0x1b);
7417 rt2800_rfcsr_write(rt2x00dev, 40, 0x0b);
7418 rt2800_rfcsr_write(rt2x00dev, 41, 0xbb);
7419 rt2800_rfcsr_write(rt2x00dev, 42, 0xd5);
7420 rt2800_rfcsr_write(rt2x00dev, 43, 0x9b);
7421 rt2800_rfcsr_write(rt2x00dev, 44, 0x0c);
7422 rt2800_rfcsr_write(rt2x00dev, 45, 0xa6);
7423 rt2800_rfcsr_write(rt2x00dev, 46, 0x73);
7424 rt2800_rfcsr_write(rt2x00dev, 47, 0x00);
7425 rt2800_rfcsr_write(rt2x00dev, 48, 0x10);
7426 rt2800_rfcsr_write(rt2x00dev, 49, 0x80);
7427 rt2800_rfcsr_write(rt2x00dev, 50, 0x00);
7428 rt2800_rfcsr_write(rt2x00dev, 51, 0x00);
7429 rt2800_rfcsr_write(rt2x00dev, 52, 0x38);
7430 rt2800_rfcsr_write(rt2x00dev, 53, 0x00);
7431 rt2800_rfcsr_write(rt2x00dev, 54, 0x38);
7432 rt2800_rfcsr_write(rt2x00dev, 55, 0x43);
7433 rt2800_rfcsr_write(rt2x00dev, 56, 0x82);
7434 rt2800_rfcsr_write(rt2x00dev, 57, 0x00);
7435 rt2800_rfcsr_write(rt2x00dev, 58, 0x39);
7436 rt2800_rfcsr_write(rt2x00dev, 59, 0x0b);
7437 rt2800_rfcsr_write(rt2x00dev, 60, 0x45);
7438 rt2800_rfcsr_write(rt2x00dev, 61, 0xd1);
7439 rt2800_rfcsr_write(rt2x00dev, 62, 0x00);
7440 rt2800_rfcsr_write(rt2x00dev, 63, 0x00);
7441}
7442
d5374ef1
SG		 7443static void rt2800_init_rfcsr_5390(struct rt2x00_dev *rt2x00dev)
7444{
ce94ede9
SG		 7445 rt2800_rf_init_calibration(rt2x00dev, 2);
7446
d5374ef1
SG		 7447 rt2800_rfcsr_write(rt2x00dev, 1, 0x0f);
7448 rt2800_rfcsr_write(rt2x00dev, 2, 0x80);
7449 rt2800_rfcsr_write(rt2x00dev, 3, 0x88);
7450 rt2800_rfcsr_write(rt2x00dev, 5, 0x10);
7451 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F))
7452 rt2800_rfcsr_write(rt2x00dev, 6, 0xe0);
7453 else
7454 rt2800_rfcsr_write(rt2x00dev, 6, 0xa0);
7455 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
7456 rt2800_rfcsr_write(rt2x00dev, 10, 0x53);
7457 rt2800_rfcsr_write(rt2x00dev, 11, 0x4a);
c8520bcb 7458 rt2800_rfcsr_write(rt2x00dev, 12, 0x46);
d5374ef1
SG		 7459 rt2800_rfcsr_write(rt2x00dev, 13, 0x9f);
7460 rt2800_rfcsr_write(rt2x00dev, 14, 0x00);
7461 rt2800_rfcsr_write(rt2x00dev, 15, 0x00);
7462 rt2800_rfcsr_write(rt2x00dev, 16, 0x00);
7463 rt2800_rfcsr_write(rt2x00dev, 18, 0x03);
7464 rt2800_rfcsr_write(rt2x00dev, 19, 0x00);
7465
7466 rt2800_rfcsr_write(rt2x00dev, 20, 0x00);
7467 rt2800_rfcsr_write(rt2x00dev, 21, 0x00);
7468 rt2800_rfcsr_write(rt2x00dev, 22, 0x20);
7469 rt2800_rfcsr_write(rt2x00dev, 23, 0x00);
7470 rt2800_rfcsr_write(rt2x00dev, 24, 0x00);
c8520bcb
KL		 7471 if (rt2x00_is_usb(rt2x00dev) &&
7472 rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F))
d5374ef1
SG		 7473 rt2800_rfcsr_write(rt2x00dev, 25, 0x80);
7474 else
7475 rt2800_rfcsr_write(rt2x00dev, 25, 0xc0);
7476 rt2800_rfcsr_write(rt2x00dev, 26, 0x00);
7477 rt2800_rfcsr_write(rt2x00dev, 27, 0x09);
7478 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
7479 rt2800_rfcsr_write(rt2x00dev, 29, 0x10);
7480
7122e660 7481 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
d5374ef1
SG		 7482 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
7483 rt2800_rfcsr_write(rt2x00dev, 32, 0x80);
7484 rt2800_rfcsr_write(rt2x00dev, 33, 0x00);
7485 rt2800_rfcsr_write(rt2x00dev, 34, 0x07);
7486 rt2800_rfcsr_write(rt2x00dev, 35, 0x12);
7487 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
7488 rt2800_rfcsr_write(rt2x00dev, 37, 0x08);
7489 rt2800_rfcsr_write(rt2x00dev, 38, 0x85);
7490 rt2800_rfcsr_write(rt2x00dev, 39, 0x1b);
7491
c8520bcb 7492 rt2800_rfcsr_write(rt2x00dev, 40, 0x0b);
d5374ef1
SG		 7493 rt2800_rfcsr_write(rt2x00dev, 41, 0xbb);
7494 rt2800_rfcsr_write(rt2x00dev, 42, 0xd2);
7495 rt2800_rfcsr_write(rt2x00dev, 43, 0x9a);
7496 rt2800_rfcsr_write(rt2x00dev, 44, 0x0e);
7497 rt2800_rfcsr_write(rt2x00dev, 45, 0xa2);
7498 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F))
7499 rt2800_rfcsr_write(rt2x00dev, 46, 0x73);
7500 else
7501 rt2800_rfcsr_write(rt2x00dev, 46, 0x7b);
7502 rt2800_rfcsr_write(rt2x00dev, 47, 0x00);
7503 rt2800_rfcsr_write(rt2x00dev, 48, 0x10);
7504 rt2800_rfcsr_write(rt2x00dev, 49, 0x94);
7505
7506 rt2800_rfcsr_write(rt2x00dev, 52, 0x38);
7507 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F))
7508 rt2800_rfcsr_write(rt2x00dev, 53, 0x00);
7509 else
7510 rt2800_rfcsr_write(rt2x00dev, 53, 0x84);
7511 rt2800_rfcsr_write(rt2x00dev, 54, 0x78);
7512 rt2800_rfcsr_write(rt2x00dev, 55, 0x44);
c8520bcb
KL		 7513 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F))
7514 rt2800_rfcsr_write(rt2x00dev, 56, 0x42);
7515 else
7516 rt2800_rfcsr_write(rt2x00dev, 56, 0x22);
d5374ef1
SG		 7517 rt2800_rfcsr_write(rt2x00dev, 57, 0x80);
7518 rt2800_rfcsr_write(rt2x00dev, 58, 0x7f);
7122e660 7519 rt2800_rfcsr_write(rt2x00dev, 59, 0x8f);
d5374ef1
SG		 7520
7521 rt2800_rfcsr_write(rt2x00dev, 60, 0x45);
c8520bcb
KL		 7522 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390F)) {
7523 if (rt2x00_is_usb(rt2x00dev))
7524 rt2800_rfcsr_write(rt2x00dev, 61, 0xd1);
7525 else
7526 rt2800_rfcsr_write(rt2x00dev, 61, 0xd5);
7527 } else {
7528 if (rt2x00_is_usb(rt2x00dev))
7529 rt2800_rfcsr_write(rt2x00dev, 61, 0xdd);
7530 else
7531 rt2800_rfcsr_write(rt2x00dev, 61, 0xb5);
7532 }
d5374ef1
SG		 7533 rt2800_rfcsr_write(rt2x00dev, 62, 0x00);
7534 rt2800_rfcsr_write(rt2x00dev, 63, 0x00);
f7df8fe5
SG		 7535
7536 rt2800_normal_mode_setup_5xxx(rt2x00dev);
d9517f2f
SG		 7537
7538 rt2800_led_open_drain_enable(rt2x00dev);
d5374ef1
SG		 7539}
7540
7541static void rt2800_init_rfcsr_5392(struct rt2x00_dev *rt2x00dev)
7542{
ce94ede9
SG		 7543 rt2800_rf_init_calibration(rt2x00dev, 2);
7544
d5374ef1 7545 rt2800_rfcsr_write(rt2x00dev, 1, 0x17);
d5374ef1
SG		 7546 rt2800_rfcsr_write(rt2x00dev, 3, 0x88);
7547 rt2800_rfcsr_write(rt2x00dev, 5, 0x10);
7548 rt2800_rfcsr_write(rt2x00dev, 6, 0xe0);
7549 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
7550 rt2800_rfcsr_write(rt2x00dev, 10, 0x53);
7551 rt2800_rfcsr_write(rt2x00dev, 11, 0x4a);
7552 rt2800_rfcsr_write(rt2x00dev, 12, 0x46);
7553 rt2800_rfcsr_write(rt2x00dev, 13, 0x9f);
7554 rt2800_rfcsr_write(rt2x00dev, 14, 0x00);
7555 rt2800_rfcsr_write(rt2x00dev, 15, 0x00);
7556 rt2800_rfcsr_write(rt2x00dev, 16, 0x00);
7557 rt2800_rfcsr_write(rt2x00dev, 18, 0x03);
7558 rt2800_rfcsr_write(rt2x00dev, 19, 0x4d);
7559 rt2800_rfcsr_write(rt2x00dev, 20, 0x00);
7560 rt2800_rfcsr_write(rt2x00dev, 21, 0x8d);
7561 rt2800_rfcsr_write(rt2x00dev, 22, 0x20);
7562 rt2800_rfcsr_write(rt2x00dev, 23, 0x0b);
7563 rt2800_rfcsr_write(rt2x00dev, 24, 0x44);
7564 rt2800_rfcsr_write(rt2x00dev, 25, 0x80);
7565 rt2800_rfcsr_write(rt2x00dev, 26, 0x82);
7566 rt2800_rfcsr_write(rt2x00dev, 27, 0x09);
7567 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
7568 rt2800_rfcsr_write(rt2x00dev, 29, 0x10);
7569 rt2800_rfcsr_write(rt2x00dev, 30, 0x10);
7570 rt2800_rfcsr_write(rt2x00dev, 31, 0x80);
7571 rt2800_rfcsr_write(rt2x00dev, 32, 0x20);
7572 rt2800_rfcsr_write(rt2x00dev, 33, 0xC0);
7573 rt2800_rfcsr_write(rt2x00dev, 34, 0x07);
7574 rt2800_rfcsr_write(rt2x00dev, 35, 0x12);
7575 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
7576 rt2800_rfcsr_write(rt2x00dev, 37, 0x08);
7577 rt2800_rfcsr_write(rt2x00dev, 38, 0x89);
7578 rt2800_rfcsr_write(rt2x00dev, 39, 0x1b);
7579 rt2800_rfcsr_write(rt2x00dev, 40, 0x0f);
7580 rt2800_rfcsr_write(rt2x00dev, 41, 0xbb);
7581 rt2800_rfcsr_write(rt2x00dev, 42, 0xd5);
7582 rt2800_rfcsr_write(rt2x00dev, 43, 0x9b);
7583 rt2800_rfcsr_write(rt2x00dev, 44, 0x0e);
7584 rt2800_rfcsr_write(rt2x00dev, 45, 0xa2);
7585 rt2800_rfcsr_write(rt2x00dev, 46, 0x73);
7586 rt2800_rfcsr_write(rt2x00dev, 47, 0x0c);
7587 rt2800_rfcsr_write(rt2x00dev, 48, 0x10);
7588 rt2800_rfcsr_write(rt2x00dev, 49, 0x94);
7589 rt2800_rfcsr_write(rt2x00dev, 50, 0x94);
7590 rt2800_rfcsr_write(rt2x00dev, 51, 0x3a);
7591 rt2800_rfcsr_write(rt2x00dev, 52, 0x48);
7592 rt2800_rfcsr_write(rt2x00dev, 53, 0x44);
7593 rt2800_rfcsr_write(rt2x00dev, 54, 0x38);
7594 rt2800_rfcsr_write(rt2x00dev, 55, 0x43);
7595 rt2800_rfcsr_write(rt2x00dev, 56, 0xa1);
7596 rt2800_rfcsr_write(rt2x00dev, 57, 0x00);
7597 rt2800_rfcsr_write(rt2x00dev, 58, 0x39);
7598 rt2800_rfcsr_write(rt2x00dev, 59, 0x07);
7599 rt2800_rfcsr_write(rt2x00dev, 60, 0x45);
7600 rt2800_rfcsr_write(rt2x00dev, 61, 0x91);
7601 rt2800_rfcsr_write(rt2x00dev, 62, 0x39);
7602 rt2800_rfcsr_write(rt2x00dev, 63, 0x07);
f7df8fe5
SG		 7603
7604 rt2800_normal_mode_setup_5xxx(rt2x00dev);
d9517f2f
SG		 7605
7606 rt2800_led_open_drain_enable(rt2x00dev);
d5374ef1
SG		 7607}
7608
0c9e5fb9
SG		 7609static void rt2800_init_rfcsr_5592(struct rt2x00_dev *rt2x00dev)
7610{
ce94ede9
SG		 7611 rt2800_rf_init_calibration(rt2x00dev, 30);
7612
0c9e5fb9
SG		 7613 rt2800_rfcsr_write(rt2x00dev, 1, 0x3F);
7614 rt2800_rfcsr_write(rt2x00dev, 3, 0x08);
0c9e5fb9
SG		 7615 rt2800_rfcsr_write(rt2x00dev, 5, 0x10);
7616 rt2800_rfcsr_write(rt2x00dev, 6, 0xE4);
7617 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
7618 rt2800_rfcsr_write(rt2x00dev, 14, 0x00);
7619 rt2800_rfcsr_write(rt2x00dev, 15, 0x00);
7620 rt2800_rfcsr_write(rt2x00dev, 16, 0x00);
7621 rt2800_rfcsr_write(rt2x00dev, 18, 0x03);
7622 rt2800_rfcsr_write(rt2x00dev, 19, 0x4D);
7623 rt2800_rfcsr_write(rt2x00dev, 20, 0x10);
7624 rt2800_rfcsr_write(rt2x00dev, 21, 0x8D);
7625 rt2800_rfcsr_write(rt2x00dev, 26, 0x82);
7626 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
7627 rt2800_rfcsr_write(rt2x00dev, 29, 0x10);
7628 rt2800_rfcsr_write(rt2x00dev, 33, 0xC0);
7629 rt2800_rfcsr_write(rt2x00dev, 34, 0x07);
7630 rt2800_rfcsr_write(rt2x00dev, 35, 0x12);
7631 rt2800_rfcsr_write(rt2x00dev, 47, 0x0C);
7632 rt2800_rfcsr_write(rt2x00dev, 53, 0x22);
7633 rt2800_rfcsr_write(rt2x00dev, 63, 0x07);
7634
7635 rt2800_rfcsr_write(rt2x00dev, 2, 0x80);
7636 msleep(1);
7637
88452541 7638 rt2800_freq_cal_mode1(rt2x00dev);
c630ccf1 7639
c630ccf1
SG		 7640 /* Enable DC filter */
7641 if (rt2x00_rt_rev_gte(rt2x00dev, RT5592, REV_RT5592C))
7642 rt2800_bbp_write(rt2x00dev, 103, 0xc0);
7643
f7df8fe5 7644 rt2800_normal_mode_setup_5xxx(rt2x00dev);
5de5a1f4
SG		 7645
7646 if (rt2x00_rt_rev_lt(rt2x00dev, RT5592, REV_RT5592C))
7647 rt2800_rfcsr_write(rt2x00dev, 27, 0x03);
d9517f2f
SG		 7648
7649 rt2800_led_open_drain_enable(rt2x00dev);
0c9e5fb9
SG		 7650}
7651
41977e86
RY		 7652static void rt2800_bbp_core_soft_reset(struct rt2x00_dev *rt2x00dev,
7653 bool set_bw, bool is_ht40)
7654{
7655 u8 bbp_val;
7656
5fbbe378 7657 bbp_val = rt2800_bbp_read(rt2x00dev, 21);
41977e86
RY		 7658 bbp_val |= 0x1;
7659 rt2800_bbp_write(rt2x00dev, 21, bbp_val);
7660 usleep_range(100, 200);
7661
7662 if (set_bw) {
5fbbe378 7663 bbp_val = rt2800_bbp_read(rt2x00dev, 4);
41977e86
RY		 7664 rt2x00_set_field8(&bbp_val, BBP4_BANDWIDTH, 2 * is_ht40);
7665 rt2800_bbp_write(rt2x00dev, 4, bbp_val);
7666 usleep_range(100, 200);
7667 }
7668
5fbbe378 7669 bbp_val = rt2800_bbp_read(rt2x00dev, 21);
41977e86
RY		 7670 bbp_val &= (~0x1);
7671 rt2800_bbp_write(rt2x00dev, 21, bbp_val);
7672 usleep_range(100, 200);
7673}
7674
7675static int rt2800_rf_lp_config(struct rt2x00_dev *rt2x00dev, bool btxcal)
7676{
7677 u8 rf_val;
7678
7679 if (btxcal)
7680 rt2800_register_write(rt2x00dev, RF_CONTROL0, 0x04);
7681 else
7682 rt2800_register_write(rt2x00dev, RF_CONTROL0, 0x02);
7683
7684 rt2800_register_write(rt2x00dev, RF_BYPASS0, 0x06);
7685
16d571bb 7686 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 17);
41977e86
RY		 7687 rf_val |= 0x80;
7688 rt2800_rfcsr_write_bank(rt2x00dev, 5, 17, rf_val);
7689
7690 if (btxcal) {
7691 rt2800_rfcsr_write_bank(rt2x00dev, 5, 18, 0xC1);
7692 rt2800_rfcsr_write_bank(rt2x00dev, 5, 19, 0x20);
7693 rt2800_rfcsr_write_bank(rt2x00dev, 5, 20, 0x02);
16d571bb 7694 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 3);
41977e86
RY		 7695 rf_val &= (~0x3F);
7696 rf_val |= 0x3F;
7697 rt2800_rfcsr_write_bank(rt2x00dev, 5, 3, rf_val);
16d571bb 7698 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 4);
41977e86
RY		 7699 rf_val &= (~0x3F);
7700 rf_val |= 0x3F;
7701 rt2800_rfcsr_write_bank(rt2x00dev, 5, 4, rf_val);
7702 rt2800_rfcsr_write_bank(rt2x00dev, 5, 5, 0x31);
7703 } else {
7704 rt2800_rfcsr_write_bank(rt2x00dev, 5, 18, 0xF1);
7705 rt2800_rfcsr_write_bank(rt2x00dev, 5, 19, 0x18);
7706 rt2800_rfcsr_write_bank(rt2x00dev, 5, 20, 0x02);
16d571bb 7707 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 3);
41977e86
RY		 7708 rf_val &= (~0x3F);
7709 rf_val |= 0x34;
7710 rt2800_rfcsr_write_bank(rt2x00dev, 5, 3, rf_val);
16d571bb 7711 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 4);
41977e86
RY		 7712 rf_val &= (~0x3F);
7713 rf_val |= 0x34;
7714 rt2800_rfcsr_write_bank(rt2x00dev, 5, 4, rf_val);
7715 }
7716
7717 return 0;
7718}
7719
7720static char rt2800_lp_tx_filter_bw_cal(struct rt2x00_dev *rt2x00dev)
7721{
7722 unsigned int cnt;
7723 u8 bbp_val;
7724 char cal_val;
7725
7726 rt2800_bbp_dcoc_write(rt2x00dev, 0, 0x82);
7727
7728 cnt = 0;
7729 do {
7730 usleep_range(500, 2000);
5fbbe378 7731 bbp_val = rt2800_bbp_read(rt2x00dev, 159);
41977e86
RY		 7732 if (bbp_val == 0x02 || cnt == 20)
7733 break;
7734
7735 cnt++;
7736 } while (cnt < 20);
7737
5fbbe378 7738 bbp_val = rt2800_bbp_dcoc_read(rt2x00dev, 0x39);
41977e86
RY		 7739 cal_val = bbp_val & 0x7F;
7740 if (cal_val >= 0x40)
7741 cal_val -= 128;
7742
7743 return cal_val;
7744}
7745
7746static void rt2800_bw_filter_calibration(struct rt2x00_dev *rt2x00dev,
7747 bool btxcal)
7748{
7749 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
7750 u8 tx_agc_fc = 0, rx_agc_fc = 0, cmm_agc_fc;
7751 u8 filter_target;
7752 u8 tx_filter_target_20m = 0x09, tx_filter_target_40m = 0x02;
7753 u8 rx_filter_target_20m = 0x27, rx_filter_target_40m = 0x31;
7754 int loop = 0, is_ht40, cnt;
7755 u8 bbp_val, rf_val;
7756 char cal_r32_init, cal_r32_val, cal_diff;
7757 u8 saverfb5r00, saverfb5r01, saverfb5r03, saverfb5r04, saverfb5r05;
7758 u8 saverfb5r06, saverfb5r07;
7759 u8 saverfb5r08, saverfb5r17, saverfb5r18, saverfb5r19, saverfb5r20;
7760 u8 saverfb5r37, saverfb5r38, saverfb5r39, saverfb5r40, saverfb5r41;
7761 u8 saverfb5r42, saverfb5r43, saverfb5r44, saverfb5r45, saverfb5r46;
7762 u8 saverfb5r58, saverfb5r59;
7763 u8 savebbp159r0, savebbp159r2, savebbpr23;
7764 u32 MAC_RF_CONTROL0, MAC_RF_BYPASS0;
7765
7766 /* Save MAC registers */
eebd68e7
AB		 7767 MAC_RF_CONTROL0 = rt2800_register_read(rt2x00dev, RF_CONTROL0);
7768 MAC_RF_BYPASS0 = rt2800_register_read(rt2x00dev, RF_BYPASS0);
41977e86
RY		 7769
7770 /* save BBP registers */
5fbbe378 7771 savebbpr23 = rt2800_bbp_read(rt2x00dev, 23);
41977e86 7772
5fbbe378
AB		 7773 savebbp159r0 = rt2800_bbp_dcoc_read(rt2x00dev, 0);
7774 savebbp159r2 = rt2800_bbp_dcoc_read(rt2x00dev, 2);
41977e86
RY		 7775
7776 /* Save RF registers */
16d571bb
AB		 7777 saverfb5r00 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 0);
7778 saverfb5r01 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 1);
7779 saverfb5r03 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 3);
7780 saverfb5r04 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 4);
7781 saverfb5r05 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 5);
7782 saverfb5r06 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 6);
7783 saverfb5r07 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 7);
7784 saverfb5r08 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 8);
7785 saverfb5r17 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 17);
7786 saverfb5r18 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 18);
7787 saverfb5r19 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 19);
7788 saverfb5r20 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 20);
7789
7790 saverfb5r37 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 37);
7791 saverfb5r38 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 38);
7792 saverfb5r39 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 39);
7793 saverfb5r40 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 40);
7794 saverfb5r41 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 41);
7795 saverfb5r42 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 42);
7796 saverfb5r43 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 43);
7797 saverfb5r44 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 44);
7798 saverfb5r45 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 45);
7799 saverfb5r46 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 46);
7800
7801 saverfb5r58 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 58);
7802 saverfb5r59 = rt2800_rfcsr_read_bank(rt2x00dev, 5, 59);
7803
7804 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 0);
41977e86
RY		 7805 rf_val |= 0x3;
7806 rt2800_rfcsr_write_bank(rt2x00dev, 5, 0, rf_val);
7807
16d571bb 7808 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 1);
41977e86
RY		 7809 rf_val |= 0x1;
7810 rt2800_rfcsr_write_bank(rt2x00dev, 5, 1, rf_val);
7811
7812 cnt = 0;
7813 do {
7814 usleep_range(500, 2000);
16d571bb 7815 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 1);
41977e86
RY		 7816 if (((rf_val & 0x1) == 0x00) || (cnt == 40))
7817 break;
7818 cnt++;
7819 } while (cnt < 40);
7820
16d571bb 7821 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 0);
41977e86
RY		 7822 rf_val &= (~0x3);
7823 rf_val |= 0x1;
7824 rt2800_rfcsr_write_bank(rt2x00dev, 5, 0, rf_val);
7825
7826 /* I-3 */
5fbbe378 7827 bbp_val = rt2800_bbp_read(rt2x00dev, 23);
41977e86
RY		 7828 bbp_val &= (~0x1F);
7829 bbp_val |= 0x10;
7830 rt2800_bbp_write(rt2x00dev, 23, bbp_val);
7831
7832 do {
7833 /* I-4,5,6,7,8,9 */
7834 if (loop == 0) {
7835 is_ht40 = false;
7836
7837 if (btxcal)
7838 filter_target = tx_filter_target_20m;
7839 else
7840 filter_target = rx_filter_target_20m;
7841 } else {
7842 is_ht40 = true;
7843
7844 if (btxcal)
7845 filter_target = tx_filter_target_40m;
7846 else
7847 filter_target = rx_filter_target_40m;
7848 }
7849
16d571bb 7850 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 8);
41977e86
RY		 7851 rf_val &= (~0x04);
7852 if (loop == 1)
7853 rf_val |= 0x4;
7854
7855 rt2800_rfcsr_write_bank(rt2x00dev, 5, 8, rf_val);
7856
7857 rt2800_bbp_core_soft_reset(rt2x00dev, true, is_ht40);
7858
7859 rt2800_rf_lp_config(rt2x00dev, btxcal);
7860 if (btxcal) {
7861 tx_agc_fc = 0;
16d571bb 7862 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 58);
41977e86
RY		 7863 rf_val &= (~0x7F);
7864 rt2800_rfcsr_write_bank(rt2x00dev, 5, 58, rf_val);
16d571bb 7865 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 59);
41977e86
RY		 7866 rf_val &= (~0x7F);
7867 rt2800_rfcsr_write_bank(rt2x00dev, 5, 59, rf_val);
7868 } else {
7869 rx_agc_fc = 0;
16d571bb 7870 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 6);
41977e86
RY		 7871 rf_val &= (~0x7F);
7872 rt2800_rfcsr_write_bank(rt2x00dev, 5, 6, rf_val);
16d571bb 7873 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 7);
41977e86
RY		 7874 rf_val &= (~0x7F);
7875 rt2800_rfcsr_write_bank(rt2x00dev, 5, 7, rf_val);
7876 }
7877
7878 usleep_range(1000, 2000);
7879
5fbbe378 7880 bbp_val = rt2800_bbp_dcoc_read(rt2x00dev, 2);
41977e86
RY		 7881 bbp_val &= (~0x6);
7882 rt2800_bbp_dcoc_write(rt2x00dev, 2, bbp_val);
7883
7884 rt2800_bbp_core_soft_reset(rt2x00dev, false, is_ht40);
7885
7886 cal_r32_init = rt2800_lp_tx_filter_bw_cal(rt2x00dev);
7887
5fbbe378 7888 bbp_val = rt2800_bbp_dcoc_read(rt2x00dev, 2);
41977e86
RY		 7889 bbp_val |= 0x6;
7890 rt2800_bbp_dcoc_write(rt2x00dev, 2, bbp_val);
7891do_cal:
7892 if (btxcal) {
16d571bb 7893 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 58);
41977e86
RY		 7894 rf_val &= (~0x7F);
7895 rf_val |= tx_agc_fc;
7896 rt2800_rfcsr_write_bank(rt2x00dev, 5, 58, rf_val);
16d571bb 7897 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 59);
41977e86
RY		 7898 rf_val &= (~0x7F);
7899 rf_val |= tx_agc_fc;
7900 rt2800_rfcsr_write_bank(rt2x00dev, 5, 59, rf_val);
7901 } else {
16d571bb 7902 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 6);
41977e86
RY		 7903 rf_val &= (~0x7F);
7904 rf_val |= rx_agc_fc;
7905 rt2800_rfcsr_write_bank(rt2x00dev, 5, 6, rf_val);
16d571bb 7906 rf_val = rt2800_rfcsr_read_bank(rt2x00dev, 5, 7);
41977e86
RY		 7907 rf_val &= (~0x7F);
7908 rf_val |= rx_agc_fc;
7909 rt2800_rfcsr_write_bank(rt2x00dev, 5, 7, rf_val);
7910 }
7911
7912 usleep_range(500, 1000);
7913
7914 rt2800_bbp_core_soft_reset(rt2x00dev, false, is_ht40);
7915
7916 cal_r32_val = rt2800_lp_tx_filter_bw_cal(rt2x00dev);
7917
7918 cal_diff = cal_r32_init - cal_r32_val;
7919
7920 if (btxcal)
7921 cmm_agc_fc = tx_agc_fc;
7922 else
7923 cmm_agc_fc = rx_agc_fc;
7924
7925 if (((cal_diff > filter_target) && (cmm_agc_fc == 0)) ||
7926 ((cal_diff < filter_target) && (cmm_agc_fc == 0x3f))) {
7927 if (btxcal)
7928 tx_agc_fc = 0;
7929 else
7930 rx_agc_fc = 0;
7931 } else if ((cal_diff <= filter_target) && (cmm_agc_fc < 0x3f)) {
7932 if (btxcal)
7933 tx_agc_fc++;
7934 else
7935 rx_agc_fc++;
7936 goto do_cal;
7937 }
7938
7939 if (btxcal) {
7940 if (loop == 0)
7941 drv_data->tx_calibration_bw20 = tx_agc_fc;
7942 else
7943 drv_data->tx_calibration_bw40 = tx_agc_fc;
7944 } else {
7945 if (loop == 0)
7946 drv_data->rx_calibration_bw20 = rx_agc_fc;
7947 else
7948 drv_data->rx_calibration_bw40 = rx_agc_fc;
7949 }
7950
7951 loop++;
7952 } while (loop <= 1);
7953
7954 rt2800_rfcsr_write_bank(rt2x00dev, 5, 0, saverfb5r00);
7955 rt2800_rfcsr_write_bank(rt2x00dev, 5, 1, saverfb5r01);
7956 rt2800_rfcsr_write_bank(rt2x00dev, 5, 3, saverfb5r03);
7957 rt2800_rfcsr_write_bank(rt2x00dev, 5, 4, saverfb5r04);
7958 rt2800_rfcsr_write_bank(rt2x00dev, 5, 5, saverfb5r05);
7959 rt2800_rfcsr_write_bank(rt2x00dev, 5, 6, saverfb5r06);
7960 rt2800_rfcsr_write_bank(rt2x00dev, 5, 7, saverfb5r07);
7961 rt2800_rfcsr_write_bank(rt2x00dev, 5, 8, saverfb5r08);
7962 rt2800_rfcsr_write_bank(rt2x00dev, 5, 17, saverfb5r17);
7963 rt2800_rfcsr_write_bank(rt2x00dev, 5, 18, saverfb5r18);
7964 rt2800_rfcsr_write_bank(rt2x00dev, 5, 19, saverfb5r19);
7965 rt2800_rfcsr_write_bank(rt2x00dev, 5, 20, saverfb5r20);
7966
7967 rt2800_rfcsr_write_bank(rt2x00dev, 5, 37, saverfb5r37);
7968 rt2800_rfcsr_write_bank(rt2x00dev, 5, 38, saverfb5r38);
7969 rt2800_rfcsr_write_bank(rt2x00dev, 5, 39, saverfb5r39);
7970 rt2800_rfcsr_write_bank(rt2x00dev, 5, 40, saverfb5r40);
7971 rt2800_rfcsr_write_bank(rt2x00dev, 5, 41, saverfb5r41);
7972 rt2800_rfcsr_write_bank(rt2x00dev, 5, 42, saverfb5r42);
7973 rt2800_rfcsr_write_bank(rt2x00dev, 5, 43, saverfb5r43);
7974 rt2800_rfcsr_write_bank(rt2x00dev, 5, 44, saverfb5r44);
7975 rt2800_rfcsr_write_bank(rt2x00dev, 5, 45, saverfb5r45);
7976 rt2800_rfcsr_write_bank(rt2x00dev, 5, 46, saverfb5r46);
7977
7978 rt2800_rfcsr_write_bank(rt2x00dev, 5, 58, saverfb5r58);
7979 rt2800_rfcsr_write_bank(rt2x00dev, 5, 59, saverfb5r59);
7980
7981 rt2800_bbp_write(rt2x00dev, 23, savebbpr23);
7982
7983 rt2800_bbp_dcoc_write(rt2x00dev, 0, savebbp159r0);
7984 rt2800_bbp_dcoc_write(rt2x00dev, 2, savebbp159r2);
7985
5fbbe378 7986 bbp_val = rt2800_bbp_read(rt2x00dev, 4);
41977e86
RY		 7987 rt2x00_set_field8(&bbp_val, BBP4_BANDWIDTH,
7988 2 * test_bit(CONFIG_CHANNEL_HT40, &rt2x00dev->flags));
7989 rt2800_bbp_write(rt2x00dev, 4, bbp_val);
7990
7991 rt2800_register_write(rt2x00dev, RF_CONTROL0, MAC_RF_CONTROL0);
7992 rt2800_register_write(rt2x00dev, RF_BYPASS0, MAC_RF_BYPASS0);
7993}
7994
7995static void rt2800_init_rfcsr_6352(struct rt2x00_dev *rt2x00dev)
7996{
7997 /* Initialize RF central register to default value */
7998 rt2800_rfcsr_write(rt2x00dev, 0, 0x02);
7999 rt2800_rfcsr_write(rt2x00dev, 1, 0x03);
8000 rt2800_rfcsr_write(rt2x00dev, 2, 0x33);
8001 rt2800_rfcsr_write(rt2x00dev, 3, 0xFF);
8002 rt2800_rfcsr_write(rt2x00dev, 4, 0x0C);
8003 rt2800_rfcsr_write(rt2x00dev, 5, 0x40);
8004 rt2800_rfcsr_write(rt2x00dev, 6, 0x00);
8005 rt2800_rfcsr_write(rt2x00dev, 7, 0x00);
8006 rt2800_rfcsr_write(rt2x00dev, 8, 0x00);
8007 rt2800_rfcsr_write(rt2x00dev, 9, 0x00);
8008 rt2800_rfcsr_write(rt2x00dev, 10, 0x00);
8009 rt2800_rfcsr_write(rt2x00dev, 11, 0x00);
8010 rt2800_rfcsr_write(rt2x00dev, 12, rt2x00dev->freq_offset);
8011 rt2800_rfcsr_write(rt2x00dev, 13, 0x00);
8012 rt2800_rfcsr_write(rt2x00dev, 14, 0x40);
8013 rt2800_rfcsr_write(rt2x00dev, 15, 0x22);
8014 rt2800_rfcsr_write(rt2x00dev, 16, 0x4C);
8015 rt2800_rfcsr_write(rt2x00dev, 17, 0x00);
8016 rt2800_rfcsr_write(rt2x00dev, 18, 0x00);
8017 rt2800_rfcsr_write(rt2x00dev, 19, 0x00);
8018 rt2800_rfcsr_write(rt2x00dev, 20, 0xA0);
8019 rt2800_rfcsr_write(rt2x00dev, 21, 0x12);
8020 rt2800_rfcsr_write(rt2x00dev, 22, 0x07);
8021 rt2800_rfcsr_write(rt2x00dev, 23, 0x13);
8022 rt2800_rfcsr_write(rt2x00dev, 24, 0xFE);
8023 rt2800_rfcsr_write(rt2x00dev, 25, 0x24);
8024 rt2800_rfcsr_write(rt2x00dev, 26, 0x7A);
8025 rt2800_rfcsr_write(rt2x00dev, 27, 0x00);
8026 rt2800_rfcsr_write(rt2x00dev, 28, 0x00);
8027 rt2800_rfcsr_write(rt2x00dev, 29, 0x05);
8028 rt2800_rfcsr_write(rt2x00dev, 30, 0x00);
8029 rt2800_rfcsr_write(rt2x00dev, 31, 0x00);
8030 rt2800_rfcsr_write(rt2x00dev, 32, 0x00);
8031 rt2800_rfcsr_write(rt2x00dev, 33, 0x00);
8032 rt2800_rfcsr_write(rt2x00dev, 34, 0x00);
8033 rt2800_rfcsr_write(rt2x00dev, 35, 0x00);
8034 rt2800_rfcsr_write(rt2x00dev, 36, 0x00);
8035 rt2800_rfcsr_write(rt2x00dev, 37, 0x00);
8036 rt2800_rfcsr_write(rt2x00dev, 38, 0x00);
8037 rt2800_rfcsr_write(rt2x00dev, 39, 0x00);
8038 rt2800_rfcsr_write(rt2x00dev, 40, 0x00);
8039 rt2800_rfcsr_write(rt2x00dev, 41, 0xD0);
8040 rt2800_rfcsr_write(rt2x00dev, 42, 0x5B);
8041 rt2800_rfcsr_write(rt2x00dev, 43, 0x00);
8042
8043 rt2800_rfcsr_write(rt2x00dev, 11, 0x21);
8044 if (rt2800_clk_is_20mhz(rt2x00dev))
8045 rt2800_rfcsr_write(rt2x00dev, 13, 0x03);
8046 else
8047 rt2800_rfcsr_write(rt2x00dev, 13, 0x00);
8048 rt2800_rfcsr_write(rt2x00dev, 14, 0x7C);
8049 rt2800_rfcsr_write(rt2x00dev, 16, 0x80);
8050 rt2800_rfcsr_write(rt2x00dev, 17, 0x99);
8051 rt2800_rfcsr_write(rt2x00dev, 18, 0x99);
8052 rt2800_rfcsr_write(rt2x00dev, 19, 0x09);
8053 rt2800_rfcsr_write(rt2x00dev, 20, 0x50);
8054 rt2800_rfcsr_write(rt2x00dev, 21, 0xB0);
8055 rt2800_rfcsr_write(rt2x00dev, 22, 0x00);
8056 rt2800_rfcsr_write(rt2x00dev, 23, 0x06);
8057 rt2800_rfcsr_write(rt2x00dev, 24, 0x00);
8058 rt2800_rfcsr_write(rt2x00dev, 25, 0x00);
8059 rt2800_rfcsr_write(rt2x00dev, 26, 0x5D);
8060 rt2800_rfcsr_write(rt2x00dev, 27, 0x00);
8061 rt2800_rfcsr_write(rt2x00dev, 28, 0x61);
8062 rt2800_rfcsr_write(rt2x00dev, 29, 0xB5);
8063 rt2800_rfcsr_write(rt2x00dev, 43, 0x02);
8064
8065 rt2800_rfcsr_write(rt2x00dev, 28, 0x62);
8066 rt2800_rfcsr_write(rt2x00dev, 29, 0xAD);
8067 rt2800_rfcsr_write(rt2x00dev, 39, 0x80);
8068
8069 /* Initialize RF channel register to default value */
8070 rt2800_rfcsr_write_chanreg(rt2x00dev, 0, 0x03);
8071 rt2800_rfcsr_write_chanreg(rt2x00dev, 1, 0x00);
8072 rt2800_rfcsr_write_chanreg(rt2x00dev, 2, 0x00);
8073 rt2800_rfcsr_write_chanreg(rt2x00dev, 3, 0x00);
8074 rt2800_rfcsr_write_chanreg(rt2x00dev, 4, 0x00);
8075 rt2800_rfcsr_write_chanreg(rt2x00dev, 5, 0x08);
8076 rt2800_rfcsr_write_chanreg(rt2x00dev, 6, 0x00);
8077 rt2800_rfcsr_write_chanreg(rt2x00dev, 7, 0x51);
8078 rt2800_rfcsr_write_chanreg(rt2x00dev, 8, 0x53);
8079 rt2800_rfcsr_write_chanreg(rt2x00dev, 9, 0x16);
8080 rt2800_rfcsr_write_chanreg(rt2x00dev, 10, 0x61);
8081 rt2800_rfcsr_write_chanreg(rt2x00dev, 11, 0x53);
8082 rt2800_rfcsr_write_chanreg(rt2x00dev, 12, 0x22);
8083 rt2800_rfcsr_write_chanreg(rt2x00dev, 13, 0x3D);
8084 rt2800_rfcsr_write_chanreg(rt2x00dev, 14, 0x06);
8085 rt2800_rfcsr_write_chanreg(rt2x00dev, 15, 0x13);
8086 rt2800_rfcsr_write_chanreg(rt2x00dev, 16, 0x22);
8087 rt2800_rfcsr_write_chanreg(rt2x00dev, 17, 0x27);
8088 rt2800_rfcsr_write_chanreg(rt2x00dev, 18, 0x02);
8089 rt2800_rfcsr_write_chanreg(rt2x00dev, 19, 0xA7);
8090 rt2800_rfcsr_write_chanreg(rt2x00dev, 20, 0x01);
8091 rt2800_rfcsr_write_chanreg(rt2x00dev, 21, 0x52);
8092 rt2800_rfcsr_write_chanreg(rt2x00dev, 22, 0x80);
8093 rt2800_rfcsr_write_chanreg(rt2x00dev, 23, 0xB3);
8094 rt2800_rfcsr_write_chanreg(rt2x00dev, 24, 0x00);
8095 rt2800_rfcsr_write_chanreg(rt2x00dev, 25, 0x00);
8096 rt2800_rfcsr_write_chanreg(rt2x00dev, 26, 0x00);
8097 rt2800_rfcsr_write_chanreg(rt2x00dev, 27, 0x00);
8098 rt2800_rfcsr_write_chanreg(rt2x00dev, 28, 0x5C);
8099 rt2800_rfcsr_write_chanreg(rt2x00dev, 29, 0x6B);
8100 rt2800_rfcsr_write_chanreg(rt2x00dev, 30, 0x6B);
8101 rt2800_rfcsr_write_chanreg(rt2x00dev, 31, 0x31);
8102 rt2800_rfcsr_write_chanreg(rt2x00dev, 32, 0x5D);
8103 rt2800_rfcsr_write_chanreg(rt2x00dev, 33, 0x00);
8104 rt2800_rfcsr_write_chanreg(rt2x00dev, 34, 0xE6);
8105 rt2800_rfcsr_write_chanreg(rt2x00dev, 35, 0x55);
8106 rt2800_rfcsr_write_chanreg(rt2x00dev, 36, 0x00);
8107 rt2800_rfcsr_write_chanreg(rt2x00dev, 37, 0xBB);
8108 rt2800_rfcsr_write_chanreg(rt2x00dev, 38, 0xB3);
8109 rt2800_rfcsr_write_chanreg(rt2x00dev, 39, 0xB3);
8110 rt2800_rfcsr_write_chanreg(rt2x00dev, 40, 0x03);
8111 rt2800_rfcsr_write_chanreg(rt2x00dev, 41, 0x00);
8112 rt2800_rfcsr_write_chanreg(rt2x00dev, 42, 0x00);
8113 rt2800_rfcsr_write_chanreg(rt2x00dev, 43, 0xB3);
8114 rt2800_rfcsr_write_chanreg(rt2x00dev, 44, 0xD3);
8115 rt2800_rfcsr_write_chanreg(rt2x00dev, 45, 0xD5);
8116 rt2800_rfcsr_write_chanreg(rt2x00dev, 46, 0x07);
8117 rt2800_rfcsr_write_chanreg(rt2x00dev, 47, 0x68);
8118 rt2800_rfcsr_write_chanreg(rt2x00dev, 48, 0xEF);
8119 rt2800_rfcsr_write_chanreg(rt2x00dev, 49, 0x1C);
8120 rt2800_rfcsr_write_chanreg(rt2x00dev, 54, 0x07);
8121 rt2800_rfcsr_write_chanreg(rt2x00dev, 55, 0xA8);
8122 rt2800_rfcsr_write_chanreg(rt2x00dev, 56, 0x85);
8123 rt2800_rfcsr_write_chanreg(rt2x00dev, 57, 0x10);
8124 rt2800_rfcsr_write_chanreg(rt2x00dev, 58, 0x07);
8125 rt2800_rfcsr_write_chanreg(rt2x00dev, 59, 0x6A);
8126 rt2800_rfcsr_write_chanreg(rt2x00dev, 60, 0x85);
8127 rt2800_rfcsr_write_chanreg(rt2x00dev, 61, 0x10);
8128 rt2800_rfcsr_write_chanreg(rt2x00dev, 62, 0x1C);
8129 rt2800_rfcsr_write_chanreg(rt2x00dev, 63, 0x00);
8130
8131 rt2800_rfcsr_write_bank(rt2x00dev, 6, 45, 0xC5);
8132
8133 rt2800_rfcsr_write_chanreg(rt2x00dev, 9, 0x47);
8134 rt2800_rfcsr_write_chanreg(rt2x00dev, 10, 0x71);
8135 rt2800_rfcsr_write_chanreg(rt2x00dev, 11, 0x33);
8136 rt2800_rfcsr_write_chanreg(rt2x00dev, 14, 0x0E);
8137 rt2800_rfcsr_write_chanreg(rt2x00dev, 17, 0x23);
8138 rt2800_rfcsr_write_chanreg(rt2x00dev, 19, 0xA4);
8139 rt2800_rfcsr_write_chanreg(rt2x00dev, 20, 0x02);
8140 rt2800_rfcsr_write_chanreg(rt2x00dev, 21, 0x12);
8141 rt2800_rfcsr_write_chanreg(rt2x00dev, 28, 0x1C);
8142 rt2800_rfcsr_write_chanreg(rt2x00dev, 29, 0xEB);
8143 rt2800_rfcsr_write_chanreg(rt2x00dev, 32, 0x7D);
8144 rt2800_rfcsr_write_chanreg(rt2x00dev, 34, 0xD6);
8145 rt2800_rfcsr_write_chanreg(rt2x00dev, 36, 0x08);
8146 rt2800_rfcsr_write_chanreg(rt2x00dev, 38, 0xB4);
8147 rt2800_rfcsr_write_chanreg(rt2x00dev, 43, 0xD3);
8148 rt2800_rfcsr_write_chanreg(rt2x00dev, 44, 0xB3);
8149 rt2800_rfcsr_write_chanreg(rt2x00dev, 45, 0xD5);
8150 rt2800_rfcsr_write_chanreg(rt2x00dev, 46, 0x27);
a0597834
TP		 8151 rt2800_rfcsr_write_bank(rt2x00dev, 4, 47, 0x67);
8152 rt2800_rfcsr_write_bank(rt2x00dev, 6, 47, 0x69);
41977e86 8153 rt2800_rfcsr_write_chanreg(rt2x00dev, 48, 0xFF);
a0597834
TP		 8154 rt2800_rfcsr_write_bank(rt2x00dev, 4, 54, 0x27);
8155 rt2800_rfcsr_write_bank(rt2x00dev, 6, 54, 0x20);
41977e86
RY		 8156 rt2800_rfcsr_write_chanreg(rt2x00dev, 55, 0x66);
8157 rt2800_rfcsr_write_chanreg(rt2x00dev, 56, 0xFF);
8158 rt2800_rfcsr_write_chanreg(rt2x00dev, 57, 0x1C);
8159 rt2800_rfcsr_write_chanreg(rt2x00dev, 58, 0x20);
8160 rt2800_rfcsr_write_chanreg(rt2x00dev, 59, 0x6B);
8161 rt2800_rfcsr_write_chanreg(rt2x00dev, 60, 0xF7);
8162 rt2800_rfcsr_write_chanreg(rt2x00dev, 61, 0x09);
8163
8164 rt2800_rfcsr_write_chanreg(rt2x00dev, 10, 0x51);
8165 rt2800_rfcsr_write_chanreg(rt2x00dev, 14, 0x06);
8166 rt2800_rfcsr_write_chanreg(rt2x00dev, 19, 0xA7);
8167 rt2800_rfcsr_write_chanreg(rt2x00dev, 28, 0x2C);
8168 rt2800_rfcsr_write_chanreg(rt2x00dev, 55, 0x64);
8169 rt2800_rfcsr_write_chanreg(rt2x00dev, 8, 0x51);
8170 rt2800_rfcsr_write_chanreg(rt2x00dev, 9, 0x36);
8171 rt2800_rfcsr_write_chanreg(rt2x00dev, 11, 0x53);
8172 rt2800_rfcsr_write_chanreg(rt2x00dev, 14, 0x16);
8173
8174 rt2800_rfcsr_write_chanreg(rt2x00dev, 47, 0x6C);
8175 rt2800_rfcsr_write_chanreg(rt2x00dev, 48, 0xFC);
8176 rt2800_rfcsr_write_chanreg(rt2x00dev, 49, 0x1F);
8177 rt2800_rfcsr_write_chanreg(rt2x00dev, 54, 0x27);
8178 rt2800_rfcsr_write_chanreg(rt2x00dev, 55, 0x66);
8179 rt2800_rfcsr_write_chanreg(rt2x00dev, 59, 0x6B);
8180
8181 /* Initialize RF channel register for DRQFN */
8182 rt2800_rfcsr_write_chanreg(rt2x00dev, 43, 0xD3);
8183 rt2800_rfcsr_write_chanreg(rt2x00dev, 44, 0xE3);
8184 rt2800_rfcsr_write_chanreg(rt2x00dev, 45, 0xE5);
8185 rt2800_rfcsr_write_chanreg(rt2x00dev, 47, 0x28);
8186 rt2800_rfcsr_write_chanreg(rt2x00dev, 55, 0x68);
8187 rt2800_rfcsr_write_chanreg(rt2x00dev, 56, 0xF7);
8188 rt2800_rfcsr_write_chanreg(rt2x00dev, 58, 0x02);
8189 rt2800_rfcsr_write_chanreg(rt2x00dev, 60, 0xC7);
8190
8191 /* Initialize RF DC calibration register to default value */
8192 rt2800_rfcsr_write_dccal(rt2x00dev, 0, 0x47);
8193 rt2800_rfcsr_write_dccal(rt2x00dev, 1, 0x00);
8194 rt2800_rfcsr_write_dccal(rt2x00dev, 2, 0x00);
8195 rt2800_rfcsr_write_dccal(rt2x00dev, 3, 0x00);
8196 rt2800_rfcsr_write_dccal(rt2x00dev, 4, 0x00);
8197 rt2800_rfcsr_write_dccal(rt2x00dev, 5, 0x00);
8198 rt2800_rfcsr_write_dccal(rt2x00dev, 6, 0x10);
8199 rt2800_rfcsr_write_dccal(rt2x00dev, 7, 0x10);
8200 rt2800_rfcsr_write_dccal(rt2x00dev, 8, 0x04);
8201 rt2800_rfcsr_write_dccal(rt2x00dev, 9, 0x00);
8202 rt2800_rfcsr_write_dccal(rt2x00dev, 10, 0x07);
8203 rt2800_rfcsr_write_dccal(rt2x00dev, 11, 0x01);
8204 rt2800_rfcsr_write_dccal(rt2x00dev, 12, 0x07);
8205 rt2800_rfcsr_write_dccal(rt2x00dev, 13, 0x07);
8206 rt2800_rfcsr_write_dccal(rt2x00dev, 14, 0x07);
8207 rt2800_rfcsr_write_dccal(rt2x00dev, 15, 0x20);
8208 rt2800_rfcsr_write_dccal(rt2x00dev, 16, 0x22);
8209 rt2800_rfcsr_write_dccal(rt2x00dev, 17, 0x00);
8210 rt2800_rfcsr_write_dccal(rt2x00dev, 18, 0x00);
8211 rt2800_rfcsr_write_dccal(rt2x00dev, 19, 0x00);
8212 rt2800_rfcsr_write_dccal(rt2x00dev, 20, 0x00);
8213 rt2800_rfcsr_write_dccal(rt2x00dev, 21, 0xF1);
8214 rt2800_rfcsr_write_dccal(rt2x00dev, 22, 0x11);
8215 rt2800_rfcsr_write_dccal(rt2x00dev, 23, 0x02);
8216 rt2800_rfcsr_write_dccal(rt2x00dev, 24, 0x41);
8217 rt2800_rfcsr_write_dccal(rt2x00dev, 25, 0x20);
8218 rt2800_rfcsr_write_dccal(rt2x00dev, 26, 0x00);
8219 rt2800_rfcsr_write_dccal(rt2x00dev, 27, 0xD7);
8220 rt2800_rfcsr_write_dccal(rt2x00dev, 28, 0xA2);
8221 rt2800_rfcsr_write_dccal(rt2x00dev, 29, 0x20);
8222 rt2800_rfcsr_write_dccal(rt2x00dev, 30, 0x49);
8223 rt2800_rfcsr_write_dccal(rt2x00dev, 31, 0x20);
8224 rt2800_rfcsr_write_dccal(rt2x00dev, 32, 0x04);
8225 rt2800_rfcsr_write_dccal(rt2x00dev, 33, 0xF1);
8226 rt2800_rfcsr_write_dccal(rt2x00dev, 34, 0xA1);
8227 rt2800_rfcsr_write_dccal(rt2x00dev, 35, 0x01);
8228 rt2800_rfcsr_write_dccal(rt2x00dev, 41, 0x00);
8229 rt2800_rfcsr_write_dccal(rt2x00dev, 42, 0x00);
8230 rt2800_rfcsr_write_dccal(rt2x00dev, 43, 0x00);
8231 rt2800_rfcsr_write_dccal(rt2x00dev, 44, 0x00);
8232 rt2800_rfcsr_write_dccal(rt2x00dev, 45, 0x00);
8233 rt2800_rfcsr_write_dccal(rt2x00dev, 46, 0x00);
8234 rt2800_rfcsr_write_dccal(rt2x00dev, 47, 0x3E);
8235 rt2800_rfcsr_write_dccal(rt2x00dev, 48, 0x3D);
8236 rt2800_rfcsr_write_dccal(rt2x00dev, 49, 0x3E);
8237 rt2800_rfcsr_write_dccal(rt2x00dev, 50, 0x3D);
8238 rt2800_rfcsr_write_dccal(rt2x00dev, 51, 0x3E);
8239 rt2800_rfcsr_write_dccal(rt2x00dev, 52, 0x3D);
8240 rt2800_rfcsr_write_dccal(rt2x00dev, 53, 0x00);
8241 rt2800_rfcsr_write_dccal(rt2x00dev, 54, 0x00);
8242 rt2800_rfcsr_write_dccal(rt2x00dev, 55, 0x00);
8243 rt2800_rfcsr_write_dccal(rt2x00dev, 56, 0x00);
8244 rt2800_rfcsr_write_dccal(rt2x00dev, 57, 0x00);
8245 rt2800_rfcsr_write_dccal(rt2x00dev, 58, 0x10);
8246 rt2800_rfcsr_write_dccal(rt2x00dev, 59, 0x10);
8247 rt2800_rfcsr_write_dccal(rt2x00dev, 60, 0x0A);
8248 rt2800_rfcsr_write_dccal(rt2x00dev, 61, 0x00);
8249 rt2800_rfcsr_write_dccal(rt2x00dev, 62, 0x00);
8250 rt2800_rfcsr_write_dccal(rt2x00dev, 63, 0x00);
8251
8252 rt2800_rfcsr_write_dccal(rt2x00dev, 3, 0x08);
8253 rt2800_rfcsr_write_dccal(rt2x00dev, 4, 0x04);
8254 rt2800_rfcsr_write_dccal(rt2x00dev, 5, 0x20);
8255
8256 rt2800_rfcsr_write_dccal(rt2x00dev, 5, 0x00);
8257 rt2800_rfcsr_write_dccal(rt2x00dev, 17, 0x7C);
8258
8259 rt2800_bw_filter_calibration(rt2x00dev, true);
8260 rt2800_bw_filter_calibration(rt2x00dev, false);
8261}
8262
074f2529 8263static void rt2800_init_rfcsr(struct rt2x00_dev *rt2x00dev)
fcf51541 8264{
d5374ef1
SG		 8265 if (rt2800_is_305x_soc(rt2x00dev)) {
8266 rt2800_init_rfcsr_305x_soc(rt2x00dev);
074f2529 8267 return;
d5374ef1
SG		 8268 }
8269
8270 switch (rt2x00dev->chip.rt) {
8271 case RT3070:
8272 case RT3071:
8273 case RT3090:
8274 rt2800_init_rfcsr_30xx(rt2x00dev);
8275 break;
8276 case RT3290:
8277 rt2800_init_rfcsr_3290(rt2x00dev);
8278 break;
8279 case RT3352:
8280 rt2800_init_rfcsr_3352(rt2x00dev);
8281 break;
8282 case RT3390:
8283 rt2800_init_rfcsr_3390(rt2x00dev);
8284 break;
8285 case RT3572:
8286 rt2800_init_rfcsr_3572(rt2x00dev);
8287 break;
ab7078ac
GJ		 8288 case RT3593:
8289 rt2800_init_rfcsr_3593(rt2x00dev);
8290 break;
98e71f44
SV		 8291 case RT5350:
8292 rt2800_init_rfcsr_5350(rt2x00dev);
8293 break;
d5374ef1
SG		 8294 case RT5390:
8295 rt2800_init_rfcsr_5390(rt2x00dev);
8296 break;
8297 case RT5392:
8298 rt2800_init_rfcsr_5392(rt2x00dev);
8299 break;
0c9e5fb9
SG		 8300 case RT5592:
8301 rt2800_init_rfcsr_5592(rt2x00dev);
074f2529 8302 break;
41977e86
RY		 8303 case RT6352:
8304 rt2800_init_rfcsr_6352(rt2x00dev);
8305 break;
8cdd15e0 8306 }
fcf51541 8307}
b9a07ae9
ID		 8308
8309int rt2800_enable_radio(struct rt2x00_dev *rt2x00dev)
8310{
8311 u32 reg;
8312 u16 word;
8313
8314 /*
61edc7fa 8315 * Initialize MAC registers.
b9a07ae9
ID		 8316 */
8317 if (unlikely(rt2800_wait_wpdma_ready(rt2x00dev) ||
c630ccf1 8318 rt2800_init_registers(rt2x00dev)))
b9a07ae9
ID		 8319 return -EIO;
8320
61edc7fa
SG		 8321 /*
8322 * Wait BBP/RF to wake up.
8323 */
f4e1a4d3
SG		 8324 if (unlikely(rt2800_wait_bbp_rf_ready(rt2x00dev)))
8325 return -EIO;
8326
b9a07ae9 8327 /*
61edc7fa 8328 * Send signal during boot time to initialize firmware.
b9a07ae9 8329 */
c630ccf1
SG		 8330 rt2800_register_write(rt2x00dev, H2M_BBP_AGENT, 0);
8331 rt2800_register_write(rt2x00dev, H2M_MAILBOX_CSR, 0);
f4e1a4d3 8332 if (rt2x00_is_usb(rt2x00dev))
c630ccf1 8333 rt2800_register_write(rt2x00dev, H2M_INT_SRC, 0);
f4e1a4d3 8334 rt2800_mcu_request(rt2x00dev, MCU_BOOT_SIGNAL, 0, 0, 0);
c630ccf1
SG		 8335 msleep(1);
8336
61edc7fa
SG		 8337 /*
8338 * Make sure BBP is up and running.
8339 */
f4e1a4d3 8340 if (unlikely(rt2800_wait_bbp_ready(rt2x00dev)))
c630ccf1 8341 return -EIO;
b9a07ae9 8342
61edc7fa
SG		 8343 /*
8344 * Initialize BBP/RF registers.
8345 */
a1ef5039 8346 rt2800_init_bbp(rt2x00dev);
074f2529
SG		 8347 rt2800_init_rfcsr(rt2x00dev);
8348
b9a07ae9
ID		 8349 if (rt2x00_is_usb(rt2x00dev) &&
8350 (rt2x00_rt(rt2x00dev, RT3070) ||
8351 rt2x00_rt(rt2x00dev, RT3071) ||
8352 rt2x00_rt(rt2x00dev, RT3572))) {
8353 udelay(200);
8354 rt2800_mcu_request(rt2x00dev, MCU_CURRENT, 0, 0, 0);
8355 udelay(10);
8356 }
8357
8358 /*
8359 * Enable RX.
8360 */
eebd68e7 8361 reg = rt2800_register_read(rt2x00dev, MAC_SYS_CTRL);
b9a07ae9
ID		 8362 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_TX, 1);
8363 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_RX, 0);
8364 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, reg);
8365
8366 udelay(50);
8367
eebd68e7 8368 reg = rt2800_register_read(rt2x00dev, WPDMA_GLO_CFG);
b9a07ae9
ID		 8369 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_TX_DMA, 1);
8370 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_ENABLE_RX_DMA, 1);
b9a07ae9
ID		 8371 rt2x00_set_field32(&reg, WPDMA_GLO_CFG_TX_WRITEBACK_DONE, 1);
8372 rt2800_register_write(rt2x00dev, WPDMA_GLO_CFG, reg);
8373
eebd68e7 8374 reg = rt2800_register_read(rt2x00dev, MAC_SYS_CTRL);
b9a07ae9
ID		 8375 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_TX, 1);
8376 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_RX, 1);
8377 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, reg);
8378
8379 /*
8380 * Initialize LED control
8381 */
5c6a2585 8382 word = rt2800_eeprom_read(rt2x00dev, EEPROM_LED_AG_CONF);
38c8a566 8383 rt2800_mcu_request(rt2x00dev, MCU_LED_AG_CONF, 0xff,
b9a07ae9
ID		 8384 word & 0xff, (word >> 8) & 0xff);
8385
5c6a2585 8386 word = rt2800_eeprom_read(rt2x00dev, EEPROM_LED_ACT_CONF);
38c8a566 8387 rt2800_mcu_request(rt2x00dev, MCU_LED_ACT_CONF, 0xff,
b9a07ae9
ID		 8388 word & 0xff, (word >> 8) & 0xff);
8389
5c6a2585 8390 word = rt2800_eeprom_read(rt2x00dev, EEPROM_LED_POLARITY);
38c8a566 8391 rt2800_mcu_request(rt2x00dev, MCU_LED_LED_POLARITY, 0xff,
b9a07ae9
ID		 8392 word & 0xff, (word >> 8) & 0xff);
8393
8394 return 0;
8395}
8396EXPORT_SYMBOL_GPL(rt2800_enable_radio);
8397
8398void rt2800_disable_radio(struct rt2x00_dev *rt2x00dev)
8399{
8400 u32 reg;
8401
f7b395e9 8402 rt2800_disable_wpdma(rt2x00dev);
b9a07ae9
ID		 8403
8404 /* Wait for DMA, ignore error */
8405 rt2800_wait_wpdma_ready(rt2x00dev);
8406
eebd68e7 8407 reg = rt2800_register_read(rt2x00dev, MAC_SYS_CTRL);
b9a07ae9
ID		 8408 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_TX, 0);
8409 rt2x00_set_field32(&reg, MAC_SYS_CTRL_ENABLE_RX, 0);
8410 rt2800_register_write(rt2x00dev, MAC_SYS_CTRL, reg);
b9a07ae9
ID		 8411}
8412EXPORT_SYMBOL_GPL(rt2800_disable_radio);
2ce33995 8413
30e84034
BZ		 8414int rt2800_efuse_detect(struct rt2x00_dev *rt2x00dev)
8415{
8416 u32 reg;
a89534ed 8417 u16 efuse_ctrl_reg;
30e84034 8418
a89534ed
WH		 8419 if (rt2x00_rt(rt2x00dev, RT3290))
8420 efuse_ctrl_reg = EFUSE_CTRL_3290;
8421 else
8422 efuse_ctrl_reg = EFUSE_CTRL;
30e84034 8423
eebd68e7 8424 reg = rt2800_register_read(rt2x00dev, efuse_ctrl_reg);
30e84034
BZ		 8425 return rt2x00_get_field32(reg, EFUSE_CTRL_PRESENT);
8426}
8427EXPORT_SYMBOL_GPL(rt2800_efuse_detect);
8428
8429static void rt2800_efuse_read(struct rt2x00_dev *rt2x00dev, unsigned int i)
8430{
8431 u32 reg;
a89534ed
WH		 8432 u16 efuse_ctrl_reg;
8433 u16 efuse_data0_reg;
8434 u16 efuse_data1_reg;
8435 u16 efuse_data2_reg;
8436 u16 efuse_data3_reg;
8437
8438 if (rt2x00_rt(rt2x00dev, RT3290)) {
8439 efuse_ctrl_reg = EFUSE_CTRL_3290;
8440 efuse_data0_reg = EFUSE_DATA0_3290;
8441 efuse_data1_reg = EFUSE_DATA1_3290;
8442 efuse_data2_reg = EFUSE_DATA2_3290;
8443 efuse_data3_reg = EFUSE_DATA3_3290;
8444 } else {
8445 efuse_ctrl_reg = EFUSE_CTRL;
8446 efuse_data0_reg = EFUSE_DATA0;
8447 efuse_data1_reg = EFUSE_DATA1;
8448 efuse_data2_reg = EFUSE_DATA2;
8449 efuse_data3_reg = EFUSE_DATA3;
8450 }
31a4cf1f
GW		 8451 mutex_lock(&rt2x00dev->csr_mutex);
8452
eebd68e7 8453 reg = rt2800_register_read_lock(rt2x00dev, efuse_ctrl_reg);
30e84034
BZ		 8454 rt2x00_set_field32(&reg, EFUSE_CTRL_ADDRESS_IN, i);
8455 rt2x00_set_field32(&reg, EFUSE_CTRL_MODE, 0);
8456 rt2x00_set_field32(&reg, EFUSE_CTRL_KICK, 1);
a89534ed 8457 rt2800_register_write_lock(rt2x00dev, efuse_ctrl_reg, reg);
30e84034
BZ		 8458
8459 /* Wait until the EEPROM has been loaded */
a89534ed 8460 rt2800_regbusy_read(rt2x00dev, efuse_ctrl_reg, EFUSE_CTRL_KICK, &reg);
30e84034 8461 /* Apparently the data is read from end to start */
eebd68e7 8462 reg = rt2800_register_read_lock(rt2x00dev, efuse_data3_reg);
daabead1 8463 /* The returned value is in CPU order, but eeprom is le */
68fa64ef 8464 *(u32 *)&rt2x00dev->eeprom[i] = cpu_to_le32(reg);
eebd68e7 8465 reg = rt2800_register_read_lock(rt2x00dev, efuse_data2_reg);
daabead1 8466 *(u32 *)&rt2x00dev->eeprom[i + 2] = cpu_to_le32(reg);
eebd68e7 8467 reg = rt2800_register_read_lock(rt2x00dev, efuse_data1_reg);
daabead1 8468 *(u32 *)&rt2x00dev->eeprom[i + 4] = cpu_to_le32(reg);
eebd68e7 8469 reg = rt2800_register_read_lock(rt2x00dev, efuse_data0_reg);
daabead1 8470 *(u32 *)&rt2x00dev->eeprom[i + 6] = cpu_to_le32(reg);
31a4cf1f
GW		 8471
8472 mutex_unlock(&rt2x00dev->csr_mutex);
30e84034
BZ		 8473}
8474
a02308e9 8475int rt2800_read_eeprom_efuse(struct rt2x00_dev *rt2x00dev)
30e84034
BZ		 8476{
8477 unsigned int i;
8478
8479 for (i = 0; i < EEPROM_SIZE / sizeof(u16); i += 8)
8480 rt2800_efuse_read(rt2x00dev, i);
a02308e9
GJ		 8481
8482 return 0;
30e84034
BZ		 8483}
8484EXPORT_SYMBOL_GPL(rt2800_read_eeprom_efuse);
8485
a3f1625d
GJ		 8486static u8 rt2800_get_txmixer_gain_24g(struct rt2x00_dev *rt2x00dev)
8487{
8488 u16 word;
8489
6316c786
GJ		 8490 if (rt2x00_rt(rt2x00dev, RT3593))
8491 return 0;
8492
5c6a2585 8493 word = rt2800_eeprom_read(rt2x00dev, EEPROM_TXMIXER_GAIN_BG);
a3f1625d
GJ		 8494 if ((word & 0x00ff) != 0x00ff)
8495 return rt2x00_get_field16(word, EEPROM_TXMIXER_GAIN_BG_VAL);
8496
8497 return 0;
8498}
8499
8500static u8 rt2800_get_txmixer_gain_5g(struct rt2x00_dev *rt2x00dev)
8501{
8502 u16 word;
8503
6316c786
GJ		 8504 if (rt2x00_rt(rt2x00dev, RT3593))
8505 return 0;
8506
5c6a2585 8507 word = rt2800_eeprom_read(rt2x00dev, EEPROM_TXMIXER_GAIN_A);
a3f1625d
GJ		 8508 if ((word & 0x00ff) != 0x00ff)
8509 return rt2x00_get_field16(word, EEPROM_TXMIXER_GAIN_A_VAL);
8510
8511 return 0;
8512}
8513
ad417a53 8514static int rt2800_validate_eeprom(struct rt2x00_dev *rt2x00dev)
38bd7b8a 8515{
77c06c2c 8516 struct rt2800_drv_data *drv_data = rt2x00dev->drv_data;
38bd7b8a
BZ		 8517 u16 word;
8518 u8 *mac;
8519 u8 default_lna_gain;
a02308e9 8520 int retval;
38bd7b8a 8521
ad417a53
GW		 8522 /*
8523 * Read the EEPROM.
8524 */
a02308e9
GJ		 8525 retval = rt2800_read_eeprom(rt2x00dev);
8526 if (retval)
8527 return retval;
ad417a53 8528
38bd7b8a
BZ		 8529 /*
8530 * Start validation of the data that has been read.
8531 */
3e38d3da 8532 mac = rt2800_eeprom_addr(rt2x00dev, EEPROM_MAC_ADDR_0);
9766cb70 8533 rt2x00lib_set_mac_address(rt2x00dev, mac);
38bd7b8a 8534
5c6a2585 8535 word = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF0);
38bd7b8a 8536 if (word == 0xffff) {
38c8a566
RJH		 8537 rt2x00_set_field16(&word, EEPROM_NIC_CONF0_RXPATH, 2);
8538 rt2x00_set_field16(&word, EEPROM_NIC_CONF0_TXPATH, 1);
8539 rt2x00_set_field16(&word, EEPROM_NIC_CONF0_RF_TYPE, RF2820);
3e38d3da 8540 rt2800_eeprom_write(rt2x00dev, EEPROM_NIC_CONF0, word);
ec9c4989 8541 rt2x00_eeprom_dbg(rt2x00dev, "Antenna: 0x%04x\n", word);
49e721ec 8542 } else if (rt2x00_rt(rt2x00dev, RT2860) ||
e148b4c8 8543 rt2x00_rt(rt2x00dev, RT2872)) {
38bd7b8a
BZ		 8544 /*
8545 * There is a max of 2 RX streams for RT28x0 series
8546 */
38c8a566
RJH		 8547 if (rt2x00_get_field16(word, EEPROM_NIC_CONF0_RXPATH) > 2)
8548 rt2x00_set_field16(&word, EEPROM_NIC_CONF0_RXPATH, 2);
3e38d3da 8549 rt2800_eeprom_write(rt2x00dev, EEPROM_NIC_CONF0, word);
38bd7b8a
BZ		 8550 }
8551
5c6a2585 8552 word = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
38bd7b8a 8553 if (word == 0xffff) {
38c8a566
RJH		 8554 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_HW_RADIO, 0);
8555 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_EXTERNAL_TX_ALC, 0);
8556 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_EXTERNAL_LNA_2G, 0);
8557 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_EXTERNAL_LNA_5G, 0);
8558 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_CARDBUS_ACCEL, 0);
8559 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BW40M_SB_2G, 0);
8560 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BW40M_SB_5G, 0);
8561 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_WPS_PBC, 0);
8562 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BW40M_2G, 0);
8563 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BW40M_5G, 0);
8564 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BROADBAND_EXT_LNA, 0);
8565 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_ANT_DIVERSITY, 0);
8566 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_INTERNAL_TX_ALC, 0);
8567 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_BT_COEXIST, 0);
8568 rt2x00_set_field16(&word, EEPROM_NIC_CONF1_DAC_TEST, 0);
3e38d3da 8569 rt2800_eeprom_write(rt2x00dev, EEPROM_NIC_CONF1, word);
ec9c4989 8570 rt2x00_eeprom_dbg(rt2x00dev, "NIC: 0x%04x\n", word);
38bd7b8a
BZ		 8571 }
8572
5c6a2585 8573 word = rt2800_eeprom_read(rt2x00dev, EEPROM_FREQ);
38bd7b8a
BZ		 8574 if ((word & 0x00ff) == 0x00ff) {
8575 rt2x00_set_field16(&word, EEPROM_FREQ_OFFSET, 0);
3e38d3da 8576 rt2800_eeprom_write(rt2x00dev, EEPROM_FREQ, word);
ec9c4989 8577 rt2x00_eeprom_dbg(rt2x00dev, "Freq: 0x%04x\n", word);
ec2d1791
GW		 8578 }
8579 if ((word & 0xff00) == 0xff00) {
38bd7b8a
BZ		 8580 rt2x00_set_field16(&word, EEPROM_FREQ_LED_MODE,
8581 LED_MODE_TXRX_ACTIVITY);
8582 rt2x00_set_field16(&word, EEPROM_FREQ_LED_POLARITY, 0);
3e38d3da
GJ		 8583 rt2800_eeprom_write(rt2x00dev, EEPROM_FREQ, word);
8584 rt2800_eeprom_write(rt2x00dev, EEPROM_LED_AG_CONF, 0x5555);
8585 rt2800_eeprom_write(rt2x00dev, EEPROM_LED_ACT_CONF, 0x2221);
8586 rt2800_eeprom_write(rt2x00dev, EEPROM_LED_POLARITY, 0xa9f8);
ec9c4989 8587 rt2x00_eeprom_dbg(rt2x00dev, "Led Mode: 0x%04x\n", word);
38bd7b8a
BZ		 8588 }
8589
8590 /*
8591 * During the LNA validation we are going to use
8592 * lna0 as correct value. Note that EEPROM_LNA
8593 * is never validated.
8594 */
5c6a2585 8595 word = rt2800_eeprom_read(rt2x00dev, EEPROM_LNA);
38bd7b8a
BZ		 8596 default_lna_gain = rt2x00_get_field16(word, EEPROM_LNA_A0);
8597
5c6a2585 8598 word = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_BG);
38bd7b8a
BZ		 8599 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_BG_OFFSET0)) > 10)
8600 rt2x00_set_field16(&word, EEPROM_RSSI_BG_OFFSET0, 0);
8601 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_BG_OFFSET1)) > 10)
8602 rt2x00_set_field16(&word, EEPROM_RSSI_BG_OFFSET1, 0);
3e38d3da 8603 rt2800_eeprom_write(rt2x00dev, EEPROM_RSSI_BG, word);
38bd7b8a 8604
a3f1625d 8605 drv_data->txmixer_gain_24g = rt2800_get_txmixer_gain_24g(rt2x00dev);
77c06c2c 8606
5c6a2585 8607 word = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_BG2);
38bd7b8a
BZ		 8608 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_BG2_OFFSET2)) > 10)
8609 rt2x00_set_field16(&word, EEPROM_RSSI_BG2_OFFSET2, 0);
f36bb0ca
GJ		 8610 if (!rt2x00_rt(rt2x00dev, RT3593)) {
8611 if (rt2x00_get_field16(word, EEPROM_RSSI_BG2_LNA_A1) == 0x00 ||
8612 rt2x00_get_field16(word, EEPROM_RSSI_BG2_LNA_A1) == 0xff)
8613 rt2x00_set_field16(&word, EEPROM_RSSI_BG2_LNA_A1,
8614 default_lna_gain);
8615 }
3e38d3da 8616 rt2800_eeprom_write(rt2x00dev, EEPROM_RSSI_BG2, word);
38bd7b8a 8617
a3f1625d 8618 drv_data->txmixer_gain_5g = rt2800_get_txmixer_gain_5g(rt2x00dev);
77c06c2c 8619
5c6a2585 8620 word = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_A);
38bd7b8a
BZ		 8621 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_A_OFFSET0)) > 10)
8622 rt2x00_set_field16(&word, EEPROM_RSSI_A_OFFSET0, 0);
8623 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_A_OFFSET1)) > 10)
8624 rt2x00_set_field16(&word, EEPROM_RSSI_A_OFFSET1, 0);
3e38d3da 8625 rt2800_eeprom_write(rt2x00dev, EEPROM_RSSI_A, word);
38bd7b8a 8626
5c6a2585 8627 word = rt2800_eeprom_read(rt2x00dev, EEPROM_RSSI_A2);
38bd7b8a
BZ		 8628 if (abs(rt2x00_get_field16(word, EEPROM_RSSI_A2_OFFSET2)) > 10)
8629 rt2x00_set_field16(&word, EEPROM_RSSI_A2_OFFSET2, 0);
f36bb0ca
GJ		 8630 if (!rt2x00_rt(rt2x00dev, RT3593)) {
8631 if (rt2x00_get_field16(word, EEPROM_RSSI_A2_LNA_A2) == 0x00 ||
8632 rt2x00_get_field16(word, EEPROM_RSSI_A2_LNA_A2) == 0xff)
8633 rt2x00_set_field16(&word, EEPROM_RSSI_A2_LNA_A2,
8634 default_lna_gain);
8635 }
3e38d3da 8636 rt2800_eeprom_write(rt2x00dev, EEPROM_RSSI_A2, word);
38bd7b8a 8637
f36bb0ca 8638 if (rt2x00_rt(rt2x00dev, RT3593)) {
5c6a2585 8639 word = rt2800_eeprom_read(rt2x00dev, EEPROM_EXT_LNA2);
f36bb0ca
GJ		 8640 if (rt2x00_get_field16(word, EEPROM_EXT_LNA2_A1) == 0x00 ||
8641 rt2x00_get_field16(word, EEPROM_EXT_LNA2_A1) == 0xff)
8642 rt2x00_set_field16(&word, EEPROM_EXT_LNA2_A1,
8643 default_lna_gain);
8644 if (rt2x00_get_field16(word, EEPROM_EXT_LNA2_A2) == 0x00 ||
8645 rt2x00_get_field16(word, EEPROM_EXT_LNA2_A2) == 0xff)
8646 rt2x00_set_field16(&word, EEPROM_EXT_LNA2_A1,
8647 default_lna_gain);
8648 rt2800_eeprom_write(rt2x00dev, EEPROM_EXT_LNA2, word);
8649 }
8650
38bd7b8a
BZ		 8651 return 0;
8652}
38bd7b8a 8653
ad417a53 8654static int rt2800_init_eeprom(struct rt2x00_dev *rt2x00dev)
38bd7b8a 8655{
38bd7b8a
BZ		 8656 u16 value;
8657 u16 eeprom;
86868b26 8658 u16 rf;
38bd7b8a 8659
86868b26
GJ		 8660 /*
8661 * Read EEPROM word for configuration.
8662 */
5c6a2585 8663 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF0);
86868b26
GJ		 8664
8665 /*
8666 * Identify RF chipset by EEPROM value
8667 * RT28xx/RT30xx: defined in "EEPROM_NIC_CONF0_RF_TYPE" field
8668 * RT53xx: defined in "EEPROM_CHIP_ID" field
8669 */
8670 if (rt2x00_rt(rt2x00dev, RT3290) ||
8671 rt2x00_rt(rt2x00dev, RT5390) ||
41977e86
RY		 8672 rt2x00_rt(rt2x00dev, RT5392) ||
8673 rt2x00_rt(rt2x00dev, RT6352))
5c6a2585 8674 rf = rt2800_eeprom_read(rt2x00dev, EEPROM_CHIP_ID);
b8c2db58
FF		 8675 else if (rt2x00_rt(rt2x00dev, RT3352))
8676 rf = RF3322;
98e71f44
SV		 8677 else if (rt2x00_rt(rt2x00dev, RT5350))
8678 rf = RF5350;
86868b26
GJ		 8679 else
8680 rf = rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_RF_TYPE);
8681
8682 switch (rf) {
d331eb51
LF		 8683 case RF2820:
8684 case RF2850:
8685 case RF2720:
8686 case RF2750:
8687 case RF3020:
8688 case RF2020:
8689 case RF3021:
8690 case RF3022:
8691 case RF3052:
0f5af26a 8692 case RF3053:
3b9b74ba 8693 case RF3070:
a89534ed 8694 case RF3290:
d331eb51 8695 case RF3320:
03839951 8696 case RF3322:
98e71f44 8697 case RF5350:
ccf91bd6 8698 case RF5360:
ac0372ab 8699 case RF5362:
d331eb51 8700 case RF5370:
2ed71884 8701 case RF5372:
d331eb51 8702 case RF5390:
cff3d1f0 8703 case RF5392:
b8863f8b 8704 case RF5592:
41977e86 8705 case RF7620:
d331eb51
LF		 8706 break;
8707 default:
ec9c4989
JP		 8708 rt2x00_err(rt2x00dev, "Invalid RF chipset 0x%04x detected\n",
8709 rf);
38bd7b8a
BZ		 8710 return -ENODEV;
8711 }
8712
86868b26
GJ		 8713 rt2x00_set_rf(rt2x00dev, rf);
8714
38bd7b8a
BZ		 8715 /*
8716 * Identify default antenna configuration.
8717 */
d96aa640 8718 rt2x00dev->default_ant.tx_chain_num =
38c8a566 8719 rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_TXPATH);
d96aa640 8720 rt2x00dev->default_ant.rx_chain_num =
38c8a566 8721 rt2x00_get_field16(eeprom, EEPROM_NIC_CONF0_RXPATH);
38bd7b8a 8722
5c6a2585 8723 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
d96aa640
RJH		 8724
8725 if (rt2x00_rt(rt2x00dev, RT3070) ||
8726 rt2x00_rt(rt2x00dev, RT3090) ||
03839951 8727 rt2x00_rt(rt2x00dev, RT3352) ||
d96aa640
RJH		 8728 rt2x00_rt(rt2x00dev, RT3390)) {
8729 value = rt2x00_get_field16(eeprom,
8730 EEPROM_NIC_CONF1_ANT_DIVERSITY);
8731 switch (value) {
8732 case 0:
8733 case 1:
8734 case 2:
8735 rt2x00dev->default_ant.tx = ANTENNA_A;
8736 rt2x00dev->default_ant.rx = ANTENNA_A;
8737 break;
8738 case 3:
8739 rt2x00dev->default_ant.tx = ANTENNA_A;
8740 rt2x00dev->default_ant.rx = ANTENNA_B;
8741 break;
8742 }
8743 } else {
8744 rt2x00dev->default_ant.tx = ANTENNA_A;
8745 rt2x00dev->default_ant.rx = ANTENNA_A;
8746 }
8747
0586a11b
AA		 8748 if (rt2x00_rt_rev_gte(rt2x00dev, RT5390, REV_RT5390R)) {
8749 rt2x00dev->default_ant.tx = ANTENNA_HW_DIVERSITY; /* Unused */
8750 rt2x00dev->default_ant.rx = ANTENNA_HW_DIVERSITY; /* Unused */
8751 }
8752
38bd7b8a 8753 /*
9328fdac 8754 * Determine external LNA informations.
38bd7b8a 8755 */
38c8a566 8756 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_EXTERNAL_LNA_5G))
7dab73b3 8757 __set_bit(CAPABILITY_EXTERNAL_LNA_A, &rt2x00dev->cap_flags);
38c8a566 8758 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_EXTERNAL_LNA_2G))
7dab73b3 8759 __set_bit(CAPABILITY_EXTERNAL_LNA_BG, &rt2x00dev->cap_flags);
38bd7b8a
BZ		 8760
8761 /*
8762 * Detect if this device has an hardware controlled radio.
8763 */
38c8a566 8764 if (rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_HW_RADIO))
7dab73b3 8765 __set_bit(CAPABILITY_HW_BUTTON, &rt2x00dev->cap_flags);
38bd7b8a 8766
fdbc7b0a
GW		 8767 /*
8768 * Detect if this device has Bluetooth co-existence.
8769 */
dab38e7d
DG		 8770 if (!rt2x00_rt(rt2x00dev, RT3352) &&
8771 rt2x00_get_field16(eeprom, EEPROM_NIC_CONF1_BT_COEXIST))
fdbc7b0a
GW		 8772 __set_bit(CAPABILITY_BT_COEXIST, &rt2x00dev->cap_flags);
8773
9328fdac
GW		 8774 /*
8775 * Read frequency offset and RF programming sequence.
8776 */
5c6a2585 8777 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_FREQ);
9328fdac
GW		 8778 rt2x00dev->freq_offset = rt2x00_get_field16(eeprom, EEPROM_FREQ_OFFSET);
8779
38bd7b8a
BZ		 8780 /*
8781 * Store led settings, for correct led behaviour.
8782 */
8783#ifdef CONFIG_RT2X00_LIB_LEDS
8784 rt2800_init_led(rt2x00dev, &rt2x00dev->led_radio, LED_TYPE_RADIO);
8785 rt2800_init_led(rt2x00dev, &rt2x00dev->led_assoc, LED_TYPE_ASSOC);
8786 rt2800_init_led(rt2x00dev, &rt2x00dev->led_qual, LED_TYPE_QUALITY);
8787
9328fdac 8788 rt2x00dev->led_mcu_reg = eeprom;
38bd7b8a
BZ		 8789#endif /* CONFIG_RT2X00_LIB_LEDS */
8790
e90c54b2
RJH		 8791 /*
8792 * Check if support EIRP tx power limit feature.
8793 */
5c6a2585 8794 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_EIRP_MAX_TX_POWER);
e90c54b2
RJH		 8795
8796 if (rt2x00_get_field16(eeprom, EEPROM_EIRP_MAX_TX_POWER_2GHZ) <
8797 EIRP_MAX_TX_POWER_LIMIT)
7dab73b3 8798 __set_bit(CAPABILITY_POWER_LIMIT, &rt2x00dev->cap_flags);
e90c54b2 8799
dab38e7d
DG		 8800 /*
8801 * Detect if device uses internal or external PA
8802 */
5c6a2585 8803 eeprom = rt2800_eeprom_read(rt2x00dev, EEPROM_NIC_CONF1);
dab38e7d
DG		 8804
8805 if (rt2x00_rt(rt2x00dev, RT3352)) {
1f242a3d 8806 if (rt2x00_get_field16(eeprom,
dab38e7d 8807 EEPROM_NIC_CONF1_EXTERNAL_TX0_PA_3352))
1f242a3d 8808 __set_bit(CAPABILITY_EXTERNAL_PA_TX0,
dab38e7d 8809 &rt2x00dev->cap_flags);
1f242a3d 8810 if (rt2x00_get_field16(eeprom,
dab38e7d 8811 EEPROM_NIC_CONF1_EXTERNAL_TX1_PA_3352))
1f242a3d 8812 __set_bit(CAPABILITY_EXTERNAL_PA_TX1,
dab38e7d
DG		 8813 &rt2x00dev->cap_flags);
8814 }
8815
38bd7b8a
BZ		 8816 return 0;
8817}
38bd7b8a 8818
4da2933f 8819/*
55f9321a 8820 * RF value list for rt28xx
4da2933f
BZ		 8821 * Supports: 2.4 GHz (all) & 5.2 GHz (RF2850 & RF2750)
8822 */
8823static const struct rf_channel rf_vals[] = {
8824 { 1, 0x18402ecc, 0x184c0786, 0x1816b455, 0x1800510b },
8825 { 2, 0x18402ecc, 0x184c0786, 0x18168a55, 0x1800519f },
8826 { 3, 0x18402ecc, 0x184c078a, 0x18168a55, 0x1800518b },
8827 { 4, 0x18402ecc, 0x184c078a, 0x18168a55, 0x1800519f },
8828 { 5, 0x18402ecc, 0x184c078e, 0x18168a55, 0x1800518b },
8829 { 6, 0x18402ecc, 0x184c078e, 0x18168a55, 0x1800519f },
8830 { 7, 0x18402ecc, 0x184c0792, 0x18168a55, 0x1800518b },
8831 { 8, 0x18402ecc, 0x184c0792, 0x18168a55, 0x1800519f },
8832 { 9, 0x18402ecc, 0x184c0796, 0x18168a55, 0x1800518b },
8833 { 10, 0x18402ecc, 0x184c0796, 0x18168a55, 0x1800519f },
8834 { 11, 0x18402ecc, 0x184c079a, 0x18168a55, 0x1800518b },
8835 { 12, 0x18402ecc, 0x184c079a, 0x18168a55, 0x1800519f },
8836 { 13, 0x18402ecc, 0x184c079e, 0x18168a55, 0x1800518b },
8837 { 14, 0x18402ecc, 0x184c07a2, 0x18168a55, 0x18005193 },
8838
8839 /* 802.11 UNI / HyperLan 2 */
8840 { 36, 0x18402ecc, 0x184c099a, 0x18158a55, 0x180ed1a3 },
8841 { 38, 0x18402ecc, 0x184c099e, 0x18158a55, 0x180ed193 },
8842 { 40, 0x18402ec8, 0x184c0682, 0x18158a55, 0x180ed183 },
8843 { 44, 0x18402ec8, 0x184c0682, 0x18158a55, 0x180ed1a3 },
8844 { 46, 0x18402ec8, 0x184c0686, 0x18158a55, 0x180ed18b },
8845 { 48, 0x18402ec8, 0x184c0686, 0x18158a55, 0x180ed19b },
8846 { 52, 0x18402ec8, 0x184c068a, 0x18158a55, 0x180ed193 },
8847 { 54, 0x18402ec8, 0x184c068a, 0x18158a55, 0x180ed1a3 },
8848 { 56, 0x18402ec8, 0x184c068e, 0x18158a55, 0x180ed18b },
8849 { 60, 0x18402ec8, 0x184c0692, 0x18158a55, 0x180ed183 },
8850 { 62, 0x18402ec8, 0x184c0692, 0x18158a55, 0x180ed193 },
8851 { 64, 0x18402ec8, 0x184c0692, 0x18158a55, 0x180ed1a3 },
8852
8853 /* 802.11 HyperLan 2 */
8854 { 100, 0x18402ec8, 0x184c06b2, 0x18178a55, 0x180ed783 },
8855 { 102, 0x18402ec8, 0x184c06b2, 0x18578a55, 0x180ed793 },
8856 { 104, 0x18402ec8, 0x185c06b2, 0x18578a55, 0x180ed1a3 },
8857 { 108, 0x18402ecc, 0x185c0a32, 0x18578a55, 0x180ed193 },
8858 { 110, 0x18402ecc, 0x184c0a36, 0x18178a55, 0x180ed183 },
8859 { 112, 0x18402ecc, 0x184c0a36, 0x18178a55, 0x180ed19b },
8860 { 116, 0x18402ecc, 0x184c0a3a, 0x18178a55, 0x180ed1a3 },
8861 { 118, 0x18402ecc, 0x184c0a3e, 0x18178a55, 0x180ed193 },
8862 { 120, 0x18402ec4, 0x184c0382, 0x18178a55, 0x180ed183 },
8863 { 124, 0x18402ec4, 0x184c0382, 0x18178a55, 0x180ed193 },
8864 { 126, 0x18402ec4, 0x184c0382, 0x18178a55, 0x180ed15b },
8865 { 128, 0x18402ec4, 0x184c0382, 0x18178a55, 0x180ed1a3 },
8866 { 132, 0x18402ec4, 0x184c0386, 0x18178a55, 0x180ed18b },
8867 { 134, 0x18402ec4, 0x184c0386, 0x18178a55, 0x180ed193 },
8868 { 136, 0x18402ec4, 0x184c0386, 0x18178a55, 0x180ed19b },
8869 { 140, 0x18402ec4, 0x184c038a, 0x18178a55, 0x180ed183 },
8870
8871 /* 802.11 UNII */
8872 { 149, 0x18402ec4, 0x184c038a, 0x18178a55, 0x180ed1a7 },
8873 { 151, 0x18402ec4, 0x184c038e, 0x18178a55, 0x180ed187 },
8874 { 153, 0x18402ec4, 0x184c038e, 0x18178a55, 0x180ed18f },
8875 { 157, 0x18402ec4, 0x184c038e, 0x18178a55, 0x180ed19f },
8876 { 159, 0x18402ec4, 0x184c038e, 0x18178a55, 0x180ed1a7 },
8877 { 161, 0x18402ec4, 0x184c0392, 0x18178a55, 0x180ed187 },
8878 { 165, 0x18402ec4, 0x184c0392, 0x18178a55, 0x180ed197 },
8879 { 167, 0x18402ec4, 0x184c03d2, 0x18179855, 0x1815531f },
8880 { 169, 0x18402ec4, 0x184c03d2, 0x18179855, 0x18155327 },
8881 { 171, 0x18402ec4, 0x184c03d6, 0x18179855, 0x18155307 },
8882 { 173, 0x18402ec4, 0x184c03d6, 0x18179855, 0x1815530f },
8883
8884 /* 802.11 Japan */
8885 { 184, 0x15002ccc, 0x1500491e, 0x1509be55, 0x150c0a0b },
8886 { 188, 0x15002ccc, 0x15004922, 0x1509be55, 0x150c0a13 },
8887 { 192, 0x15002ccc, 0x15004926, 0x1509be55, 0x150c0a1b },
8888 { 196, 0x15002ccc, 0x1500492a, 0x1509be55, 0x150c0a23 },
8889 { 208, 0x15002ccc, 0x1500493a, 0x1509be55, 0x150c0a13 },
8890 { 212, 0x15002ccc, 0x1500493e, 0x1509be55, 0x150c0a1b },
8891 { 216, 0x15002ccc, 0x15004982, 0x1509be55, 0x150c0a23 },
8892};
8893
8894/*
55f9321a 8895 * RF value list for rt3xxx
b6b561c3 8896 * Supports: 2.4 GHz (all) & 5.2 GHz (RF3052 & RF3053)
4da2933f 8897 */
55f9321a 8898static const struct rf_channel rf_vals_3x[] = {
4da2933f
BZ		 8899 {1, 241, 2, 2 },
8900 {2, 241, 2, 7 },
8901 {3, 242, 2, 2 },
8902 {4, 242, 2, 7 },
8903 {5, 243, 2, 2 },
8904 {6, 243, 2, 7 },
8905 {7, 244, 2, 2 },
8906 {8, 244, 2, 7 },
8907 {9, 245, 2, 2 },
8908 {10, 245, 2, 7 },
8909 {11, 246, 2, 2 },
8910 {12, 246, 2, 7 },
8911 {13, 247, 2, 2 },
8912 {14, 248, 2, 4 },
55f9321a
ID		 8913
8914 /* 802.11 UNI / HyperLan 2 */
8915 {36, 0x56, 0, 4},
8916 {38, 0x56, 0, 6},
8917 {40, 0x56, 0, 8},
8918 {44, 0x57, 0, 0},
8919 {46, 0x57, 0, 2},
8920 {48, 0x57, 0, 4},
8921 {52, 0x57, 0, 8},
8922 {54, 0x57, 0, 10},
8923 {56, 0x58, 0, 0},
8924 {60, 0x58, 0, 4},
8925 {62, 0x58, 0, 6},
8926 {64, 0x58, 0, 8},
8927
8928 /* 802.11 HyperLan 2 */
8929 {100, 0x5b, 0, 8},
8930 {102, 0x5b, 0, 10},
8931 {104, 0x5c, 0, 0},
8932 {108, 0x5c, 0, 4},
8933 {110, 0x5c, 0, 6},
8934 {112, 0x5c, 0, 8},
8935 {116, 0x5d, 0, 0},
8936 {118, 0x5d, 0, 2},
8937 {120, 0x5d, 0, 4},
8938 {124, 0x5d, 0, 8},
8939 {126, 0x5d, 0, 10},
8940 {128, 0x5e, 0, 0},
8941 {132, 0x5e, 0, 4},
8942 {134, 0x5e, 0, 6},
8943 {136, 0x5e, 0, 8},
8944 {140, 0x5f, 0, 0},
8945
8946 /* 802.11 UNII */
8947 {149, 0x5f, 0, 9},
8948 {151, 0x5f, 0, 11},
8949 {153, 0x60, 0, 1},
8950 {157, 0x60, 0, 5},
8951 {159, 0x60, 0, 7},
8952 {161, 0x60, 0, 9},
8953 {165, 0x61, 0, 1},
8954 {167, 0x61, 0, 3},
8955 {169, 0x61, 0, 5},
8956 {171, 0x61, 0, 7},
8957 {173, 0x61, 0, 9},
4da2933f
BZ		 8958};
8959
5c4412e0
DG		 8960/*
8961 * RF value list for rt3xxx with Xtal20MHz
8962 * Supports: 2.4 GHz (all) (RF3322)
8963 */
8964static const struct rf_channel rf_vals_3x_xtal20[] = {
8965 {1, 0xE2, 2, 0x14},
8966 {2, 0xE3, 2, 0x14},
8967 {3, 0xE4, 2, 0x14},
8968 {4, 0xE5, 2, 0x14},
8969 {5, 0xE6, 2, 0x14},
8970 {6, 0xE7, 2, 0x14},
8971 {7, 0xE8, 2, 0x14},
8972 {8, 0xE9, 2, 0x14},
8973 {9, 0xEA, 2, 0x14},
8974 {10, 0xEB, 2, 0x14},
8975 {11, 0xEC, 2, 0x14},
8976 {12, 0xED, 2, 0x14},
8977 {13, 0xEE, 2, 0x14},
8978 {14, 0xF0, 2, 0x18},
8979};
8980
7848b231
SG		 8981static const struct rf_channel rf_vals_5592_xtal20[] = {
8982 /* Channel, N, K, mod, R */
8983 {1, 482, 4, 10, 3},
8984 {2, 483, 4, 10, 3},
8985 {3, 484, 4, 10, 3},
8986 {4, 485, 4, 10, 3},
8987 {5, 486, 4, 10, 3},
8988 {6, 487, 4, 10, 3},
8989 {7, 488, 4, 10, 3},
8990 {8, 489, 4, 10, 3},
8991 {9, 490, 4, 10, 3},
8992 {10, 491, 4, 10, 3},
8993 {11, 492, 4, 10, 3},
8994 {12, 493, 4, 10, 3},
8995 {13, 494, 4, 10, 3},
8996 {14, 496, 8, 10, 3},
8997 {36, 172, 8, 12, 1},
8998 {38, 173, 0, 12, 1},
8999 {40, 173, 4, 12, 1},
9000 {42, 173, 8, 12, 1},
9001 {44, 174, 0, 12, 1},
9002 {46, 174, 4, 12, 1},
9003 {48, 174, 8, 12, 1},
9004 {50, 175, 0, 12, 1},
9005 {52, 175, 4, 12, 1},
9006 {54, 175, 8, 12, 1},
9007 {56, 176, 0, 12, 1},
9008 {58, 176, 4, 12, 1},
9009 {60, 176, 8, 12, 1},
9010 {62, 177, 0, 12, 1},
9011 {64, 177, 4, 12, 1},
9012 {100, 183, 4, 12, 1},
9013 {102, 183, 8, 12, 1},
9014 {104, 184, 0, 12, 1},
9015 {106, 184, 4, 12, 1},
9016 {108, 184, 8, 12, 1},
9017 {110, 185, 0, 12, 1},
9018 {112, 185, 4, 12, 1},
9019 {114, 185, 8, 12, 1},
9020 {116, 186, 0, 12, 1},
9021 {118, 186, 4, 12, 1},
9022 {120, 186, 8, 12, 1},
9023 {122, 187, 0, 12, 1},
9024 {124, 187, 4, 12, 1},
9025 {126, 187, 8, 12, 1},
9026 {128, 188, 0, 12, 1},
9027 {130, 188, 4, 12, 1},
9028 {132, 188, 8, 12, 1},
9029 {134, 189, 0, 12, 1},
9030 {136, 189, 4, 12, 1},
9031 {138, 189, 8, 12, 1},
9032 {140, 190, 0, 12, 1},
9033 {149, 191, 6, 12, 1},
9034 {151, 191, 10, 12, 1},
9035 {153, 192, 2, 12, 1},
9036 {155, 192, 6, 12, 1},
9037 {157, 192, 10, 12, 1},
9038 {159, 193, 2, 12, 1},
9039 {161, 193, 6, 12, 1},
9040 {165, 194, 2, 12, 1},
9041 {184, 164, 0, 12, 1},
9042 {188, 164, 4, 12, 1},
9043 {192, 165, 8, 12, 1},
9044 {196, 166, 0, 12, 1},
9045};
9046
9047static const struct rf_channel rf_vals_5592_xtal40[] = {
9048 /* Channel, N, K, mod, R */
9049 {1, 241, 2, 10, 3},
9050 {2, 241, 7, 10, 3},
9051 {3, 242, 2, 10, 3},
9052 {4, 242, 7, 10, 3},
9053 {5, 243, 2, 10, 3},
9054 {6, 243, 7, 10, 3},
9055 {7, 244, 2, 10, 3},
9056 {8, 244, 7, 10, 3},
9057 {9, 245, 2, 10, 3},
9058 {10, 245, 7, 10, 3},
9059 {11, 246, 2, 10, 3},
9060 {12, 246, 7, 10, 3},
9061 {13, 247, 2, 10, 3},
9062 {14, 248, 4, 10, 3},
9063 {36, 86, 4, 12, 1},
9064 {38, 86, 6, 12, 1},
9065 {40, 86, 8, 12, 1},
9066 {42, 86, 10, 12, 1},
9067 {44, 87, 0, 12, 1},
9068 {46, 87, 2, 12, 1},
9069 {48, 87, 4, 12, 1},
9070 {50, 87, 6, 12, 1},
9071 {52, 87, 8, 12, 1},
9072 {54, 87, 10, 12, 1},
9073 {56, 88, 0, 12, 1},
9074 {58, 88, 2, 12, 1},
9075 {60, 88, 4, 12, 1},
9076 {62, 88, 6, 12, 1},
9077 {64, 88, 8, 12, 1},
9078 {100, 91, 8, 12, 1},
9079 {102, 91, 10, 12, 1},
9080 {104, 92, 0, 12, 1},
9081 {106, 92, 2, 12, 1},
9082 {108, 92, 4, 12, 1},
9083 {110, 92, 6, 12, 1},
9084 {112, 92, 8, 12, 1},
9085 {114, 92, 10, 12, 1},
9086 {116, 93, 0, 12, 1},
9087 {118, 93, 2, 12, 1},
9088 {120, 93, 4, 12, 1},
9089 {122, 93, 6, 12, 1},
9090 {124, 93, 8, 12, 1},
9091 {126, 93, 10, 12, 1},
9092 {128, 94, 0, 12, 1},
9093 {130, 94, 2, 12, 1},
9094 {132, 94, 4, 12, 1},
9095 {134, 94, 6, 12, 1},
9096 {136, 94, 8, 12, 1},
9097 {138, 94, 10, 12, 1},
9098 {140, 95, 0, 12, 1},
9099 {149, 95, 9, 12, 1},
9100 {151, 95, 11, 12, 1},
9101 {153, 96, 1, 12, 1},
9102 {155, 96, 3, 12, 1},
9103 {157, 96, 5, 12, 1},
9104 {159, 96, 7, 12, 1},
9105 {161, 96, 9, 12, 1},
9106 {165, 97, 1, 12, 1},
9107 {184, 82, 0, 12, 1},
9108 {188, 82, 4, 12, 1},
9109 {192, 82, 8, 12, 1},
9110 {196, 83, 0, 12, 1},
9111};
9112
41977e86
RY		 9113static const struct rf_channel rf_vals_7620[] = {
9114 {1, 0x50, 0x99, 0x99, 1},
9115 {2, 0x50, 0x44, 0x44, 2},
9116 {3, 0x50, 0xEE, 0xEE, 2},
9117 {4, 0x50, 0x99, 0x99, 3},
9118 {5, 0x51, 0x44, 0x44, 0},
9119 {6, 0x51, 0xEE, 0xEE, 0},
9120 {7, 0x51, 0x99, 0x99, 1},
9121 {8, 0x51, 0x44, 0x44, 2},
9122 {9, 0x51, 0xEE, 0xEE, 2},
9123 {10, 0x51, 0x99, 0x99, 3},
9124 {11, 0x52, 0x44, 0x44, 0},
9125 {12, 0x52, 0xEE, 0xEE, 0},
9126 {13, 0x52, 0x99, 0x99, 1},
9127 {14, 0x52, 0x33, 0x33, 3},
9128};
9129
ad417a53 9130static int rt2800_probe_hw_mode(struct rt2x00_dev *rt2x00dev)
4da2933f 9131{
4da2933f
BZ		 9132 struct hw_mode_spec *spec = &rt2x00dev->spec;
9133 struct channel_info *info;
8d1331b3
ID		 9134 char *default_power1;
9135 char *default_power2;
c0a14369 9136 char *default_power3;
cea5b03d 9137 unsigned int i, tx_chains, rx_chains;
7848b231 9138 u32 reg;
4da2933f 9139
93b6bd26 9140 /*
58e33a21 9141 * Disable powersaving as default.
93b6bd26 9142 */
58e33a21 9143 rt2x00dev->hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
93b6bd26 9144
01d97ef4
SG		 9145 /*
9146 * Change default retry settings to values corresponding more closely
9147 * to rate[0].count setting of minstrel rate control algorithm.
9148 */
9149 rt2x00dev->hw->wiphy->retry_short = 2;
9150 rt2x00dev->hw->wiphy->retry_long = 2;
9151
4da2933f
BZ		 9152 /*
9153 * Initialize all hw fields.
9154 */
30686bf7
JB		 9155 ieee80211_hw_set(rt2x00dev->hw, REPORTS_TX_ACK_STATUS);
9156 ieee80211_hw_set(rt2x00dev->hw, AMPDU_AGGREGATION);
9157 ieee80211_hw_set(rt2x00dev->hw, PS_NULLFUNC_STACK);
9158 ieee80211_hw_set(rt2x00dev->hw, SIGNAL_DBM);
9159 ieee80211_hw_set(rt2x00dev->hw, SUPPORTS_PS);
9d4f09b8 9160
5a5b6ed6
HS		 9161 /*
9162 * Don't set IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING for USB devices
9163 * unless we are capable of sending the buffered frames out after the
9164 * DTIM transmission using rt2x00lib_beacondone. This will send out
9165 * multicast and broadcast traffic immediately instead of buffering it
9166 * infinitly and thus dropping it after some time.
9167 */
9168 if (!rt2x00_is_usb(rt2x00dev))
30686bf7 9169 ieee80211_hw_set(rt2x00dev->hw, HOST_BROADCAST_PS_BUFFERING);
4da2933f 9170
2557654d
CYY		 9171 /* Set MFP if HW crypto is disabled. */
9172 if (rt2800_hwcrypt_disabled(rt2x00dev))
9173 ieee80211_hw_set(rt2x00dev->hw, MFP_CAPABLE);
9174
4da2933f
BZ		 9175 SET_IEEE80211_DEV(rt2x00dev->hw, rt2x00dev->dev);
9176 SET_IEEE80211_PERM_ADDR(rt2x00dev->hw,
3e38d3da 9177 rt2800_eeprom_addr(rt2x00dev,
4da2933f
BZ		 9178 EEPROM_MAC_ADDR_0));
9179
3f2bee24
HS		 9180 /*
9181 * As rt2800 has a global fallback table we cannot specify
9182 * more then one tx rate per frame but since the hw will
9183 * try several rates (based on the fallback table) we should
ba3b9e5e 9184 * initialize max_report_rates to the maximum number of rates
3f2bee24
HS		 9185 * we are going to try. Otherwise mac80211 will truncate our
9186 * reported tx rates and the rc algortihm will end up with
9187 * incorrect data.
9188 */
ba3b9e5e
HS		 9189 rt2x00dev->hw->max_rates = 1;
9190 rt2x00dev->hw->max_report_rates = 7;
3f2bee24
HS		 9191 rt2x00dev->hw->max_rate_tries = 1;
9192
4da2933f
BZ		 9193 /*
9194 * Initialize hw_mode information.
9195 */
4da2933f
BZ		 9196 spec->supported_rates = SUPPORT_RATE_CCK | SUPPORT_RATE_OFDM;
9197
4a32c36d
GJ		 9198 switch (rt2x00dev->chip.rf) {
9199 case RF2720:
9200 case RF2820:
4da2933f
BZ		 9201 spec->num_channels = 14;
9202 spec->channels = rf_vals;
4a32c36d
GJ		 9203 break;
9204
9205 case RF2750:
9206 case RF2850:
4da2933f
BZ		 9207 spec->num_channels = ARRAY_SIZE(rf_vals);
9208 spec->channels = rf_vals;
4a32c36d
GJ		 9209 break;
9210
9211 case RF2020:
9212 case RF3020:
9213 case RF3021:
9214 case RF3022:
9215 case RF3070:
9216 case RF3290:
9217 case RF3320:
9218 case RF3322:
98e71f44 9219 case RF5350:
4a32c36d 9220 case RF5360:
ac0372ab 9221 case RF5362:
4a32c36d
GJ		 9222 case RF5370:
9223 case RF5372:
9224 case RF5390:
9225 case RF5392:
55f9321a 9226 spec->num_channels = 14;
5c4412e0
DG		 9227 if (rt2800_clk_is_20mhz(rt2x00dev))
9228 spec->channels = rf_vals_3x_xtal20;
9229 else
9230 spec->channels = rf_vals_3x;
4a32c36d
GJ		 9231 break;
9232
41977e86
RY		 9233 case RF7620:
9234 spec->num_channels = ARRAY_SIZE(rf_vals_7620);
9235 spec->channels = rf_vals_7620;
9236 break;
9237
4a32c36d
GJ		 9238 case RF3052:
9239 case RF3053:
55f9321a
ID		 9240 spec->num_channels = ARRAY_SIZE(rf_vals_3x);
9241 spec->channels = rf_vals_3x;
4a32c36d 9242 break;
7848b231 9243
4a32c36d 9244 case RF5592:
eebd68e7 9245 reg = rt2800_register_read(rt2x00dev, MAC_DEBUG_INDEX);
7848b231
SG		 9246 if (rt2x00_get_field32(reg, MAC_DEBUG_INDEX_XTAL)) {
9247 spec->num_channels = ARRAY_SIZE(rf_vals_5592_xtal40);
9248 spec->channels = rf_vals_5592_xtal40;
9249 } else {
9250 spec->num_channels = ARRAY_SIZE(rf_vals_5592_xtal20);
9251 spec->channels = rf_vals_5592_xtal20;
9252 }
4a32c36d 9253 break;
4da2933f
BZ		 9254 }
9255
53216d6a
SG		 9256 if (WARN_ON_ONCE(!spec->channels))
9257 return -ENODEV;
9258
53c5a099
GJ		 9259 spec->supported_bands = SUPPORT_BAND_2GHZ;
9260 if (spec->num_channels > 14)
9261 spec->supported_bands |= SUPPORT_BAND_5GHZ;
9262
4da2933f
BZ		 9263 /*
9264 * Initialize HT information.
9265 */
5122d898 9266 if (!rt2x00_rf(rt2x00dev, RF2020))
38a522e6
GW		 9267 spec->ht.ht_supported = true;
9268 else
9269 spec->ht.ht_supported = false;
9270
4da2933f 9271 spec->ht.cap =
06443e46 9272 IEEE80211_HT_CAP_SUP_WIDTH_20_40 |
4da2933f
BZ		 9273 IEEE80211_HT_CAP_GRN_FLD |
9274 IEEE80211_HT_CAP_SGI_20 |
aa674631 9275 IEEE80211_HT_CAP_SGI_40;
22cabaa6 9276
cea5b03d
SG		 9277 tx_chains = rt2x00dev->default_ant.tx_chain_num;
9278 rx_chains = rt2x00dev->default_ant.rx_chain_num;
9279
9280 if (tx_chains >= 2)
22cabaa6
HS		 9281 spec->ht.cap |= IEEE80211_HT_CAP_TX_STBC;
9282
cea5b03d 9283 spec->ht.cap |= rx_chains << IEEE80211_HT_CAP_RX_STBC_SHIFT;
aa674631 9284
a08b9819 9285 spec->ht.ampdu_factor = (rx_chains > 1) ? 3 : 2;
4da2933f 9286 spec->ht.ampdu_density = 4;
cea5b03d
SG		 9287 spec->ht.mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
9288 if (tx_chains != rx_chains) {
9289 spec->ht.mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
9290 spec->ht.mcs.tx_params |=
9291 (tx_chains - 1) << IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
9292 }
4da2933f 9293
cea5b03d 9294 switch (rx_chains) {
4da2933f
BZ		 9295 case 3:
9296 spec->ht.mcs.rx_mask[2] = 0xff;
9297 case 2:
9298 spec->ht.mcs.rx_mask[1] = 0xff;
9299 case 1:
9300 spec->ht.mcs.rx_mask[0] = 0xff;
9301 spec->ht.mcs.rx_mask[4] = 0x1; /* MCS32 */
9302 break;
9303 }
9304
9305 /*
9306 * Create channel information array
9307 */
baeb2ffa 9308 info = kcalloc(spec->num_channels, sizeof(*info), GFP_KERNEL);
4da2933f
BZ		 9309 if (!info)
9310 return -ENOMEM;
9311
9312 spec->channels_info = info;
9313
3e38d3da
GJ		 9314 default_power1 = rt2800_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_BG1);
9315 default_power2 = rt2800_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_BG2);
4da2933f 9316
c0a14369
GJ		 9317 if (rt2x00dev->default_ant.tx_chain_num > 2)
9318 default_power3 = rt2800_eeprom_addr(rt2x00dev,
9319 EEPROM_EXT_TXPOWER_BG3);
9320 else
9321 default_power3 = NULL;
9322
4da2933f 9323 for (i = 0; i < 14; i++) {
e90c54b2
RJH		 9324 info[i].default_power1 = default_power1[i];
9325 info[i].default_power2 = default_power2[i];
c0a14369
GJ		 9326 if (default_power3)
9327 info[i].default_power3 = default_power3[i];
4da2933f
BZ		 9328 }
9329
9330 if (spec->num_channels > 14) {
3e38d3da
GJ		 9331 default_power1 = rt2800_eeprom_addr(rt2x00dev,
9332 EEPROM_TXPOWER_A1);
9333 default_power2 = rt2800_eeprom_addr(rt2x00dev,
9334 EEPROM_TXPOWER_A2);
4da2933f 9335
c0a14369
GJ		 9336 if (rt2x00dev->default_ant.tx_chain_num > 2)
9337 default_power3 =
9338 rt2800_eeprom_addr(rt2x00dev,
9339 EEPROM_EXT_TXPOWER_A3);
9340 else
9341 default_power3 = NULL;
9342
4da2933f 9343 for (i = 14; i < spec->num_channels; i++) {
0a6f3a8e
GJ		 9344 info[i].default_power1 = default_power1[i - 14];
9345 info[i].default_power2 = default_power2[i - 14];
c0a14369
GJ		 9346 if (default_power3)
9347 info[i].default_power3 = default_power3[i - 14];
4da2933f
BZ		 9348 }
9349 }
9350
2e9c43dd
JL		 9351 switch (rt2x00dev->chip.rf) {
9352 case RF2020:
9353 case RF3020:
9354 case RF3021:
9355 case RF3022:
9356 case RF3320:
9357 case RF3052:
1095df07 9358 case RF3053:
3b9b74ba 9359 case RF3070:
a89534ed 9360 case RF3290:
98e71f44 9361 case RF5350:
ccf91bd6 9362 case RF5360:
ac0372ab 9363 case RF5362:
2e9c43dd
JL		 9364 case RF5370:
9365 case RF5372:
9366 case RF5390:
cff3d1f0 9367 case RF5392:
24d42ef3 9368 case RF5592:
41977e86 9369 case RF7620:
2e9c43dd
JL		 9370 __set_bit(CAPABILITY_VCO_RECALIBRATION, &rt2x00dev->cap_flags);
9371 break;
9372 }
9373
4da2933f
BZ		 9374 return 0;
9375}
ad417a53 9376
cbafb601
GJ		 9377static int rt2800_probe_rt(struct rt2x00_dev *rt2x00dev)
9378{
9379 u32 reg;
9380 u32 rt;
9381 u32 rev;
9382
9383 if (rt2x00_rt(rt2x00dev, RT3290))
eebd68e7 9384 reg = rt2800_register_read(rt2x00dev, MAC_CSR0_3290);
cbafb601 9385 else
eebd68e7 9386 reg = rt2800_register_read(rt2x00dev, MAC_CSR0);
cbafb601
GJ		 9387
9388 rt = rt2x00_get_field32(reg, MAC_CSR0_CHIPSET);
9389 rev = rt2x00_get_field32(reg, MAC_CSR0_REVISION);
9390
9391 switch (rt) {
9392 case RT2860:
9393 case RT2872:
9394 case RT2883:
9395 case RT3070:
9396 case RT3071:
9397 case RT3090:
9398 case RT3290:
9399 case RT3352:
9400 case RT3390:
9401 case RT3572:
2dc2bd2f 9402 case RT3593:
98e71f44 9403 case RT5350:
cbafb601
GJ		 9404 case RT5390:
9405 case RT5392:
9406 case RT5592:
9407 break;
9408 default:
ec9c4989
JP		 9409 rt2x00_err(rt2x00dev, "Invalid RT chipset 0x%04x, rev %04x detected\n",
9410 rt, rev);
cbafb601
GJ		 9411 return -ENODEV;
9412 }
9413
41977e86
RY		 9414 if (rt == RT5390 && rt2x00_is_soc(rt2x00dev))
9415 rt = RT6352;
9416
cbafb601
GJ		 9417 rt2x00_set_rt(rt2x00dev, rt, rev);
9418
9419 return 0;
9420}
9421
ad417a53
GW		 9422int rt2800_probe_hw(struct rt2x00_dev *rt2x00dev)
9423{
9424 int retval;
9425 u32 reg;
9426
cbafb601
GJ		 9427 retval = rt2800_probe_rt(rt2x00dev);
9428 if (retval)
9429 return retval;
9430
ad417a53
GW		 9431 /*
9432 * Allocate eeprom data.
9433 */
9434 retval = rt2800_validate_eeprom(rt2x00dev);
9435 if (retval)
9436 return retval;
9437
9438 retval = rt2800_init_eeprom(rt2x00dev);
9439 if (retval)
9440 return retval;
9441
9442 /*
9443 * Enable rfkill polling by setting GPIO direction of the
9444 * rfkill switch GPIO pin correctly.
9445 */
eebd68e7 9446 reg = rt2800_register_read(rt2x00dev, GPIO_CTRL);
ad417a53
GW		 9447 rt2x00_set_field32(&reg, GPIO_CTRL_DIR2, 1);
9448 rt2800_register_write(rt2x00dev, GPIO_CTRL, reg);
9449
9450 /*
9451 * Initialize hw specifications.
9452 */
9453 retval = rt2800_probe_hw_mode(rt2x00dev);
9454 if (retval)
9455 return retval;
9456
9457 /*
9458 * Set device capabilities.
9459 */
9460 __set_bit(CAPABILITY_CONTROL_FILTERS, &rt2x00dev->cap_flags);
9461 __set_bit(CAPABILITY_CONTROL_FILTER_PSPOLL, &rt2x00dev->cap_flags);
9462 if (!rt2x00_is_usb(rt2x00dev))
9463 __set_bit(CAPABILITY_PRE_TBTT_INTERRUPT, &rt2x00dev->cap_flags);
9464
9465 /*
9466 * Set device requirements.
9467 */
9468 if (!rt2x00_is_soc(rt2x00dev))
9469 __set_bit(REQUIRE_FIRMWARE, &rt2x00dev->cap_flags);
9470 __set_bit(REQUIRE_L2PAD, &rt2x00dev->cap_flags);
9471 __set_bit(REQUIRE_TXSTATUS_FIFO, &rt2x00dev->cap_flags);
9472 if (!rt2800_hwcrypt_disabled(rt2x00dev))
9473 __set_bit(CAPABILITY_HW_CRYPTO, &rt2x00dev->cap_flags);
9474 __set_bit(CAPABILITY_LINK_TUNING, &rt2x00dev->cap_flags);
9475 __set_bit(REQUIRE_HT_TX_DESC, &rt2x00dev->cap_flags);
9476 if (rt2x00_is_usb(rt2x00dev))
9477 __set_bit(REQUIRE_PS_AUTOWAKE, &rt2x00dev->cap_flags);
9478 else {
9479 __set_bit(REQUIRE_DMA, &rt2x00dev->cap_flags);
9480 __set_bit(REQUIRE_TASKLET_CONTEXT, &rt2x00dev->cap_flags);
9481 }
9482
9483 /*
9484 * Set the rssi offset.
9485 */
9486 rt2x00dev->rssi_offset = DEFAULT_RSSI_OFFSET;
9487
9488 return 0;
9489}
9490EXPORT_SYMBOL_GPL(rt2800_probe_hw);
4da2933f 9491
2ce33995
BZ		 9492/*
9493 * IEEE80211 stack callback functions.
9494 */
9352c19f
JB		 9495void rt2800_get_key_seq(struct ieee80211_hw *hw,
9496 struct ieee80211_key_conf *key,
9497 struct ieee80211_key_seq *seq)
2ce33995
BZ		 9498{
9499 struct rt2x00_dev *rt2x00dev = hw->priv;
9500 struct mac_iveiv_entry iveiv_entry;
9501 u32 offset;
9502
9352c19f
JB		 9503 if (key->cipher != WLAN_CIPHER_SUITE_TKIP)
9504 return;
9505
9506 offset = MAC_IVEIV_ENTRY(key->hw_key_idx);
2ce33995
BZ		 9507 rt2800_register_multiread(rt2x00dev, offset,
9508 &iveiv_entry, sizeof(iveiv_entry));
9509
9352c19f
JB		 9510 memcpy(&seq->tkip.iv16, &iveiv_entry.iv[0], 2);
9511 memcpy(&seq->tkip.iv32, &iveiv_entry.iv[4], 4);
2ce33995 9512}
9352c19f 9513EXPORT_SYMBOL_GPL(rt2800_get_key_seq);
2ce33995 9514
e783619e 9515int rt2800_set_rts_threshold(struct ieee80211_hw *hw, u32 value)
2ce33995
BZ		 9516{
9517 struct rt2x00_dev *rt2x00dev = hw->priv;
9518 u32 reg;
9519 bool enabled = (value < IEEE80211_MAX_RTS_THRESHOLD);
9520
eebd68e7 9521 reg = rt2800_register_read(rt2x00dev, TX_RTS_CFG);
2ce33995
BZ		 9522 rt2x00_set_field32(&reg, TX_RTS_CFG_RTS_THRES, value);
9523 rt2800_register_write(rt2x00dev, TX_RTS_CFG, reg);
9524
eebd68e7 9525 reg = rt2800_register_read(rt2x00dev, CCK_PROT_CFG);
2ce33995
BZ		 9526 rt2x00_set_field32(&reg, CCK_PROT_CFG_RTS_TH_EN, enabled);
9527 rt2800_register_write(rt2x00dev, CCK_PROT_CFG, reg);
9528
eebd68e7 9529 reg = rt2800_register_read(rt2x00dev, OFDM_PROT_CFG);
2ce33995
BZ		 9530 rt2x00_set_field32(&reg, OFDM_PROT_CFG_RTS_TH_EN, enabled);
9531 rt2800_register_write(rt2x00dev, OFDM_PROT_CFG, reg);
9532
eebd68e7 9533 reg = rt2800_register_read(rt2x00dev, MM20_PROT_CFG);
2ce33995
BZ		 9534 rt2x00_set_field32(&reg, MM20_PROT_CFG_RTS_TH_EN, enabled);
9535 rt2800_register_write(rt2x00dev, MM20_PROT_CFG, reg);
9536
eebd68e7 9537 reg = rt2800_register_read(rt2x00dev, MM40_PROT_CFG);
2ce33995
BZ		 9538 rt2x00_set_field32(&reg, MM40_PROT_CFG_RTS_TH_EN, enabled);
9539 rt2800_register_write(rt2x00dev, MM40_PROT_CFG, reg);
9540
eebd68e7 9541 reg = rt2800_register_read(rt2x00dev, GF20_PROT_CFG);
2ce33995
BZ		 9542 rt2x00_set_field32(&reg, GF20_PROT_CFG_RTS_TH_EN, enabled);
9543 rt2800_register_write(rt2x00dev, GF20_PROT_CFG, reg);
9544
eebd68e7 9545 reg = rt2800_register_read(rt2x00dev, GF40_PROT_CFG);
2ce33995
BZ		 9546 rt2x00_set_field32(&reg, GF40_PROT_CFG_RTS_TH_EN, enabled);
9547 rt2800_register_write(rt2x00dev, GF40_PROT_CFG, reg);
9548
9549 return 0;
9550}
e783619e 9551EXPORT_SYMBOL_GPL(rt2800_set_rts_threshold);
2ce33995 9552
8a3a3c85
EP		 9553int rt2800_conf_tx(struct ieee80211_hw *hw,
9554 struct ieee80211_vif *vif, u16 queue_idx,
e783619e 9555 const struct ieee80211_tx_queue_params *params)
2ce33995
BZ		 9556{
9557 struct rt2x00_dev *rt2x00dev = hw->priv;
9558 struct data_queue *queue;
9559 struct rt2x00_field32 field;
9560 int retval;
9561 u32 reg;
9562 u32 offset;
9563
9564 /*
9565 * First pass the configuration through rt2x00lib, that will
9566 * update the queue settings and validate the input. After that
9567 * we are free to update the registers based on the value
9568 * in the queue parameter.
9569 */
8a3a3c85 9570 retval = rt2x00mac_conf_tx(hw, vif, queue_idx, params);
2ce33995
BZ		 9571 if (retval)
9572 return retval;
9573
9574 /*
9575 * We only need to perform additional register initialization
9576 * for WMM queues/
9577 */
9578 if (queue_idx >= 4)
9579 return 0;
9580
11f818e0 9581 queue = rt2x00queue_get_tx_queue(rt2x00dev, queue_idx);
2ce33995
BZ		 9582
9583 /* Update WMM TXOP register */
9584 offset = WMM_TXOP0_CFG + (sizeof(u32) * (!!(queue_idx & 2)));
9585 field.bit_offset = (queue_idx & 1) * 16;
9586 field.bit_mask = 0xffff << field.bit_offset;
9587
eebd68e7 9588 reg = rt2800_register_read(rt2x00dev, offset);
2ce33995
BZ		 9589 rt2x00_set_field32(&reg, field, queue->txop);
9590 rt2800_register_write(rt2x00dev, offset, reg);
9591
9592 /* Update WMM registers */
9593 field.bit_offset = queue_idx * 4;
9594 field.bit_mask = 0xf << field.bit_offset;
9595
eebd68e7 9596 reg = rt2800_register_read(rt2x00dev, WMM_AIFSN_CFG);
2ce33995
BZ		 9597 rt2x00_set_field32(&reg, field, queue->aifs);
9598 rt2800_register_write(rt2x00dev, WMM_AIFSN_CFG, reg);
9599
eebd68e7 9600 reg = rt2800_register_read(rt2x00dev, WMM_CWMIN_CFG);
2ce33995
BZ		 9601 rt2x00_set_field32(&reg, field, queue->cw_min);
9602 rt2800_register_write(rt2x00dev, WMM_CWMIN_CFG, reg);
9603
eebd68e7 9604 reg = rt2800_register_read(rt2x00dev, WMM_CWMAX_CFG);
2ce33995
BZ		 9605 rt2x00_set_field32(&reg, field, queue->cw_max);
9606 rt2800_register_write(rt2x00dev, WMM_CWMAX_CFG, reg);
9607
9608 /* Update EDCA registers */
9609 offset = EDCA_AC0_CFG + (sizeof(u32) * queue_idx);
9610
eebd68e7 9611 reg = rt2800_register_read(rt2x00dev, offset);
2ce33995
BZ		 9612 rt2x00_set_field32(&reg, EDCA_AC0_CFG_TX_OP, queue->txop);
9613 rt2x00_set_field32(&reg, EDCA_AC0_CFG_AIFSN, queue->aifs);
9614 rt2x00_set_field32(&reg, EDCA_AC0_CFG_CWMIN, queue->cw_min);
9615 rt2x00_set_field32(&reg, EDCA_AC0_CFG_CWMAX, queue->cw_max);
9616 rt2800_register_write(rt2x00dev, offset, reg);
9617
9618 return 0;
9619}
e783619e 9620EXPORT_SYMBOL_GPL(rt2800_conf_tx);
2ce33995 9621
37a41b4a 9622u64 rt2800_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
2ce33995
BZ		 9623{
9624 struct rt2x00_dev *rt2x00dev = hw->priv;
9625 u64 tsf;
9626 u32 reg;
9627
eebd68e7 9628 reg = rt2800_register_read(rt2x00dev, TSF_TIMER_DW1);
2ce33995 9629 tsf = (u64) rt2x00_get_field32(reg, TSF_TIMER_DW1_HIGH_WORD) << 32;
eebd68e7 9630 reg = rt2800_register_read(rt2x00dev, TSF_TIMER_DW0);
2ce33995
BZ		 9631 tsf |= rt2x00_get_field32(reg, TSF_TIMER_DW0_LOW_WORD);
9632
9633 return tsf;
9634}
e783619e 9635EXPORT_SYMBOL_GPL(rt2800_get_tsf);
2ce33995 9636
e783619e 9637int rt2800_ampdu_action(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
50ea05ef 9638 struct ieee80211_ampdu_params *params)
1df90809 9639{
50ea05ef
SS		 9640 struct ieee80211_sta *sta = params->sta;
9641 enum ieee80211_ampdu_mlme_action action = params->action;
9642 u16 tid = params->tid;
af35323d 9643 struct rt2x00_sta *sta_priv = (struct rt2x00_sta *)sta->drv_priv;
1df90809
HS		 9644 int ret = 0;
9645
af35323d
HS		 9646 /*
9647 * Don't allow aggregation for stations the hardware isn't aware
9648 * of because tx status reports for frames to an unknown station
ed8e0ed5
SG		 9649 * always contain wcid=WCID_END+1 and thus we can't distinguish
9650 * between multiple stations which leads to unwanted situations
9651 * when the hw reorders frames due to aggregation.
af35323d 9652 */
ed8e0ed5 9653 if (sta_priv->wcid > WCID_END)
af35323d
HS		 9654 return 1;
9655
1df90809
HS		 9656 switch (action) {
9657 case IEEE80211_AMPDU_RX_START:
9658 case IEEE80211_AMPDU_RX_STOP:
58ed826e
HS		 9659 /*
9660 * The hw itself takes care of setting up BlockAck mechanisms.
9661 * So, we only have to allow mac80211 to nagotiate a BlockAck
9662 * agreement. Once that is done, the hw will BlockAck incoming
9663 * AMPDUs without further setup.
9664 */
1df90809
HS		 9665 break;
9666 case IEEE80211_AMPDU_TX_START:
9667 ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
9668 break;
18b559d5
JB		 9669 case IEEE80211_AMPDU_TX_STOP_CONT:
9670 case IEEE80211_AMPDU_TX_STOP_FLUSH:
9671 case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
1df90809
HS		 9672 ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
9673 break;
9674 case IEEE80211_AMPDU_TX_OPERATIONAL:
9675 break;
9676 default:
ec9c4989
JP		 9677 rt2x00_warn((struct rt2x00_dev *)hw->priv,
9678 "Unknown AMPDU action\n");
1df90809
HS		 9679 }
9680
9681 return ret;
9682}
e783619e 9683EXPORT_SYMBOL_GPL(rt2800_ampdu_action);
a5ea2f02 9684
977206d7
HS		 9685int rt2800_get_survey(struct ieee80211_hw *hw, int idx,
9686 struct survey_info *survey)
9687{
9688 struct rt2x00_dev *rt2x00dev = hw->priv;
9689 struct ieee80211_conf *conf = &hw->conf;
9690 u32 idle, busy, busy_ext;
9691
9692 if (idx != 0)
9693 return -ENOENT;
9694
675a0b04 9695 survey->channel = conf->chandef.chan;
977206d7 9696
eebd68e7
AB		 9697 idle = rt2800_register_read(rt2x00dev, CH_IDLE_STA);
9698 busy = rt2800_register_read(rt2x00dev, CH_BUSY_STA);
9699 busy_ext = rt2800_register_read(rt2x00dev, CH_BUSY_STA_SEC);
977206d7
HS		 9700
9701 if (idle || busy) {
4ed20beb
JB		 9702 survey->filled = SURVEY_INFO_TIME |
9703 SURVEY_INFO_TIME_BUSY |
9704 SURVEY_INFO_TIME_EXT_BUSY;
977206d7 9705
4ed20beb
JB		 9706 survey->time = (idle + busy) / 1000;
9707 survey->time_busy = busy / 1000;
9708 survey->time_ext_busy = busy_ext / 1000;
977206d7
HS		 9709 }
9710
9931df26
HS		 9711 if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL))
9712 survey->filled |= SURVEY_INFO_IN_USE;
9713
977206d7
HS		 9714 return 0;
9715
9716}
9717EXPORT_SYMBOL_GPL(rt2800_get_survey);
9718
a5ea2f02
ID		 9719MODULE_AUTHOR(DRV_PROJECT ", Bartlomiej Zolnierkiewicz");
9720MODULE_VERSION(DRV_VERSION);
9721MODULE_DESCRIPTION("Ralink RT2800 library");
9722MODULE_LICENSE("GPL");
Ubuntu Artful kernel mirror