]>
Commit | Line | Data |
---|---|---|
0c817338 LF |
1 | /****************************************************************************** |
2 | * | |
a8d76066 | 3 | * Copyright(c) 2009-2012 Realtek Corporation. |
0c817338 LF |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of version 2 of the GNU General Public License as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
0c817338 LF |
14 | * The full GNU General Public License is included in this distribution in the |
15 | * file called LICENSE. | |
16 | * | |
17 | * Contact Information: | |
18 | * wlanfae <wlanfae@realtek.com> | |
19 | * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, | |
20 | * Hsinchu 300, Taiwan. | |
21 | * | |
22 | * Larry Finger <Larry.Finger@lwfinger.net> | |
23 | * | |
24 | *****************************************************************************/ | |
25 | ||
26 | #ifndef __RTL_WIFI_H__ | |
27 | #define __RTL_WIFI_H__ | |
28 | ||
d273bb20 LF |
29 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
30 | ||
0c817338 LF |
31 | #include <linux/sched.h> |
32 | #include <linux/firmware.h> | |
0c817338 | 33 | #include <linux/etherdevice.h> |
b08cd667 | 34 | #include <linux/vmalloc.h> |
62e63975 | 35 | #include <linux/usb.h> |
0c817338 | 36 | #include <net/mac80211.h> |
b0302aba | 37 | #include <linux/completion.h> |
0c817338 LF |
38 | #include "debug.h" |
39 | ||
f3355dd9 LF |
40 | #define MASKBYTE0 0xff |
41 | #define MASKBYTE1 0xff00 | |
42 | #define MASKBYTE2 0xff0000 | |
43 | #define MASKBYTE3 0xff000000 | |
44 | #define MASKHWORD 0xffff0000 | |
45 | #define MASKLWORD 0x0000ffff | |
46 | #define MASKDWORD 0xffffffff | |
47 | #define MASK12BITS 0xfff | |
48 | #define MASKH4BITS 0xf0000000 | |
49 | #define MASKOFDM_D 0xffc00000 | |
50 | #define MASKCCK 0x3f3f3f3f | |
51 | ||
52 | #define MASK4BITS 0x0f | |
53 | #define MASK20BITS 0xfffff | |
54 | #define RFREG_OFFSET_MASK 0xfffff | |
55 | ||
25b13dbc LF |
56 | #define MASKBYTE0 0xff |
57 | #define MASKBYTE1 0xff00 | |
58 | #define MASKBYTE2 0xff0000 | |
59 | #define MASKBYTE3 0xff000000 | |
60 | #define MASKHWORD 0xffff0000 | |
61 | #define MASKLWORD 0x0000ffff | |
62 | #define MASKDWORD 0xffffffff | |
63 | #define MASK12BITS 0xfff | |
64 | #define MASKH4BITS 0xf0000000 | |
65 | #define MASKOFDM_D 0xffc00000 | |
66 | #define MASKCCK 0x3f3f3f3f | |
67 | ||
68 | #define MASK4BITS 0x0f | |
69 | #define MASK20BITS 0xfffff | |
70 | #define RFREG_OFFSET_MASK 0xfffff | |
71 | ||
0c817338 LF |
72 | #define RF_CHANGE_BY_INIT 0 |
73 | #define RF_CHANGE_BY_IPS BIT(28) | |
74 | #define RF_CHANGE_BY_PS BIT(29) | |
75 | #define RF_CHANGE_BY_HW BIT(30) | |
76 | #define RF_CHANGE_BY_SW BIT(31) | |
77 | ||
78 | #define IQK_ADDA_REG_NUM 16 | |
79 | #define IQK_MAC_REG_NUM 4 | |
aa45a673 | 80 | #define IQK_THRESHOLD 8 |
0c817338 LF |
81 | |
82 | #define MAX_KEY_LEN 61 | |
83 | #define KEY_BUF_SIZE 5 | |
84 | ||
85 | /* QoS related. */ | |
86 | /*aci: 0x00 Best Effort*/ | |
87 | /*aci: 0x01 Background*/ | |
88 | /*aci: 0x10 Video*/ | |
89 | /*aci: 0x11 Voice*/ | |
90 | /*Max: define total number.*/ | |
91 | #define AC0_BE 0 | |
92 | #define AC1_BK 1 | |
93 | #define AC2_VI 2 | |
94 | #define AC3_VO 3 | |
95 | #define AC_MAX 4 | |
96 | #define QOS_QUEUE_NUM 4 | |
97 | #define RTL_MAC80211_NUM_QUEUE 5 | |
ff6ff96b | 98 | #define REALTEK_USB_VENQT_MAX_BUF_SIZE 254 |
30899cc6 | 99 | #define RTL_USB_MAX_RX_COUNT 100 |
0c817338 LF |
100 | #define QBSS_LOAD_SIZE 5 |
101 | #define MAX_WMMELE_LENGTH 64 | |
102 | ||
3dad618b C |
103 | #define TOTAL_CAM_ENTRY 32 |
104 | ||
0c817338 LF |
105 | /*slot time for 11g. */ |
106 | #define RTL_SLOT_TIME_9 9 | |
107 | #define RTL_SLOT_TIME_20 20 | |
108 | ||
0c5d63f0 | 109 | /*related to tcp/ip. */ |
0c817338 LF |
110 | #define SNAP_SIZE 6 |
111 | #define PROTOC_TYPE_SIZE 2 | |
112 | ||
113 | /*related with 802.11 frame*/ | |
114 | #define MAC80211_3ADDR_LEN 24 | |
115 | #define MAC80211_4ADDR_LEN 30 | |
116 | ||
e97b775d | 117 | #define CHANNEL_MAX_NUMBER (14 + 24 + 21) /* 14 is the max channel no */ |
f3355dd9 | 118 | #define CHANNEL_MAX_NUMBER_2G 14 |
0a44b220 | 119 | #define CHANNEL_MAX_NUMBER_5G 49 /* Please refer to |
f3355dd9 LF |
120 | *"phy_GetChnlGroup8812A" and |
121 | * "Hal_ReadTxPowerInfo8812A" | |
122 | */ | |
123 | #define CHANNEL_MAX_NUMBER_5G_80M 7 | |
e97b775d LF |
124 | #define CHANNEL_GROUP_MAX (3 + 9) /* ch1~3, 4~9, 10~14 = three groups */ |
125 | #define MAX_PG_GROUP 13 | |
126 | #define CHANNEL_GROUP_MAX_2G 3 | |
127 | #define CHANNEL_GROUP_IDX_5GL 3 | |
128 | #define CHANNEL_GROUP_IDX_5GM 6 | |
129 | #define CHANNEL_GROUP_IDX_5GH 9 | |
130 | #define CHANNEL_GROUP_MAX_5G 9 | |
131 | #define CHANNEL_MAX_NUMBER_2G 14 | |
132 | #define AVG_THERMAL_NUM 8 | |
e6deaf81 | 133 | #define AVG_THERMAL_NUM_88E 4 |
aa45a673 | 134 | #define AVG_THERMAL_NUM_8723BE 4 |
3dad618b | 135 | #define MAX_TID_COUNT 9 |
e97b775d LF |
136 | |
137 | /* for early mode */ | |
3dad618b | 138 | #define FCS_LEN 4 |
e97b775d | 139 | #define EM_HDR_LEN 8 |
26634c4b | 140 | |
0529c6b8 LF |
141 | enum rtl8192c_h2c_cmd { |
142 | H2C_AP_OFFLOAD = 0, | |
143 | H2C_SETPWRMODE = 1, | |
144 | H2C_JOINBSSRPT = 2, | |
145 | H2C_RSVDPAGE = 3, | |
146 | H2C_RSSI_REPORT = 5, | |
147 | H2C_RA_MASK = 6, | |
148 | H2C_MACID_PS_MODE = 7, | |
149 | H2C_P2P_PS_OFFLOAD = 8, | |
150 | H2C_MAC_MODE_SEL = 9, | |
151 | H2C_PWRM = 15, | |
152 | H2C_P2P_PS_CTW_CMD = 24, | |
153 | MAX_H2CCMD | |
154 | }; | |
155 | ||
e6deaf81 | 156 | #define MAX_TX_COUNT 4 |
21e4b072 LF |
157 | #define MAX_REGULATION_NUM 4 |
158 | #define MAX_RF_PATH_NUM 4 | |
159 | #define MAX_RATE_SECTION_NUM 6 | |
d5e58252 LF |
160 | #define MAX_2_4G_BANDWIDTH_NUM 4 |
161 | #define MAX_5G_BANDWIDTH_NUM 4 | |
e6deaf81 LF |
162 | #define MAX_RF_PATH 4 |
163 | #define MAX_CHNL_GROUP_24G 6 | |
164 | #define MAX_CHNL_GROUP_5G 14 | |
165 | ||
2cddad3c LF |
166 | #define TX_PWR_BY_RATE_NUM_BAND 2 |
167 | #define TX_PWR_BY_RATE_NUM_RF 4 | |
168 | #define TX_PWR_BY_RATE_NUM_SECTION 12 | |
169 | #define MAX_BASE_NUM_IN_PHY_REG_PG_24G 6 | |
170 | #define MAX_BASE_NUM_IN_PHY_REG_PG_5G 5 | |
171 | ||
f3355dd9 LF |
172 | #define RTL8192EE_SEG_NUM 1 /* 0:2 seg, 1: 4 seg, 2: 8 seg */ |
173 | ||
174 | #define DEL_SW_IDX_SZ 30 | |
175 | #define BAND_NUM 3 | |
176 | ||
38506ece LF |
177 | /* For now, it's just for 8192ee |
178 | * but not OK yet, keep it 0 | |
179 | */ | |
180 | #define DMA_IS_64BIT 0 | |
181 | #define RTL8192EE_SEG_NUM 1 /* 0:2 seg, 1: 4 seg, 2: 8 seg */ | |
182 | ||
2cddad3c LF |
183 | enum rf_tx_num { |
184 | RF_1TX = 0, | |
185 | RF_2TX, | |
186 | RF_MAX_TX_NUM, | |
187 | RF_TX_NUM_NONIMPLEMENT, | |
188 | }; | |
189 | ||
ed364abf LF |
190 | #define PACKET_NORMAL 0 |
191 | #define PACKET_DHCP 1 | |
192 | #define PACKET_ARP 2 | |
193 | #define PACKET_EAPOL 3 | |
194 | ||
f7953b2a LF |
195 | #define MAX_SUPPORT_WOL_PATTERN_NUM 16 |
196 | #define RSVD_WOL_PATTERN_NUM 1 | |
197 | #define WKFMCAM_ADDR_NUM 6 | |
198 | #define WKFMCAM_SIZE 24 | |
199 | ||
200 | #define MAX_WOL_BIT_MASK_SIZE 16 | |
201 | /* MIN LEN keeps 13 here */ | |
202 | #define MIN_WOL_PATTERN_SIZE 13 | |
203 | #define MAX_WOL_PATTERN_SIZE 128 | |
204 | ||
205 | #define WAKE_ON_MAGIC_PACKET BIT(0) | |
206 | #define WAKE_ON_PATTERN_MATCH BIT(1) | |
207 | ||
208 | #define WOL_REASON_PTK_UPDATE BIT(0) | |
209 | #define WOL_REASON_GTK_UPDATE BIT(1) | |
210 | #define WOL_REASON_DISASSOC BIT(2) | |
211 | #define WOL_REASON_DEAUTH BIT(3) | |
212 | #define WOL_REASON_AP_LOST BIT(4) | |
213 | #define WOL_REASON_MAGIC_PKT BIT(5) | |
214 | #define WOL_REASON_UNICAST_PKT BIT(6) | |
215 | #define WOL_REASON_PATTERN_PKT BIT(7) | |
216 | #define WOL_REASON_RTD3_SSID_MATCH BIT(8) | |
217 | #define WOL_REASON_REALWOW_V2_WAKEUPPKT BIT(9) | |
218 | #define WOL_REASON_REALWOW_V2_ACKLOST BIT(10) | |
219 | ||
e41c5135 LF |
220 | struct rtlwifi_firmware_header { |
221 | __le16 signature; | |
222 | u8 category; | |
223 | u8 function; | |
224 | __le16 version; | |
225 | u8 subversion; | |
226 | u8 rsvd1; | |
227 | u8 month; | |
228 | u8 date; | |
229 | u8 hour; | |
230 | u8 minute; | |
231 | __le16 ramcodeSize; | |
232 | __le16 rsvd2; | |
233 | __le32 svnindex; | |
234 | __le32 rsvd3; | |
235 | __le32 rsvd4; | |
236 | __le32 rsvd5; | |
237 | }; | |
238 | ||
e6deaf81 LF |
239 | struct txpower_info_2g { |
240 | u8 index_cck_base[MAX_RF_PATH][MAX_CHNL_GROUP_24G]; | |
241 | u8 index_bw40_base[MAX_RF_PATH][MAX_CHNL_GROUP_24G]; | |
242 | /*If only one tx, only BW20 and OFDM are used.*/ | |
243 | u8 cck_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
244 | u8 ofdm_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
245 | u8 bw20_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
246 | u8 bw40_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
aa45a673 LF |
247 | u8 bw80_diff[MAX_RF_PATH][MAX_TX_COUNT]; |
248 | u8 bw160_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
e6deaf81 LF |
249 | }; |
250 | ||
251 | struct txpower_info_5g { | |
252 | u8 index_bw40_base[MAX_RF_PATH][MAX_CHNL_GROUP_5G]; | |
253 | /*If only one tx, only BW20, OFDM, BW80 and BW160 are used.*/ | |
254 | u8 ofdm_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
255 | u8 bw20_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
256 | u8 bw40_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
f3355dd9 LF |
257 | u8 bw80_diff[MAX_RF_PATH][MAX_TX_COUNT]; |
258 | u8 bw160_diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
e6deaf81 LF |
259 | }; |
260 | ||
2cddad3c LF |
261 | enum rate_section { |
262 | CCK = 0, | |
263 | OFDM, | |
264 | HT_MCS0_MCS7, | |
265 | HT_MCS8_MCS15, | |
266 | VHT_1SSMCS0_1SSMCS9, | |
267 | VHT_2SSMCS0_2SSMCS9, | |
268 | }; | |
269 | ||
0c817338 LF |
270 | enum intf_type { |
271 | INTF_PCI = 0, | |
272 | INTF_USB = 1, | |
273 | }; | |
274 | ||
275 | enum radio_path { | |
276 | RF90_PATH_A = 0, | |
277 | RF90_PATH_B = 1, | |
278 | RF90_PATH_C = 2, | |
279 | RF90_PATH_D = 3, | |
280 | }; | |
281 | ||
21e4b072 LF |
282 | enum regulation_txpwr_lmt { |
283 | TXPWR_LMT_FCC = 0, | |
284 | TXPWR_LMT_MKK = 1, | |
285 | TXPWR_LMT_ETSI = 2, | |
286 | TXPWR_LMT_WW = 3, | |
287 | ||
288 | TXPWR_LMT_MAX_REGULATION_NUM = 4 | |
289 | }; | |
290 | ||
0c817338 LF |
291 | enum rt_eeprom_type { |
292 | EEPROM_93C46, | |
293 | EEPROM_93C56, | |
294 | EEPROM_BOOT_EFUSE, | |
295 | }; | |
296 | ||
36323f81 | 297 | enum ttl_status { |
0c817338 LF |
298 | RTL_STATUS_INTERFACE_START = 0, |
299 | }; | |
300 | ||
301 | enum hardware_type { | |
302 | HARDWARE_TYPE_RTL8192E, | |
303 | HARDWARE_TYPE_RTL8192U, | |
304 | HARDWARE_TYPE_RTL8192SE, | |
305 | HARDWARE_TYPE_RTL8192SU, | |
306 | HARDWARE_TYPE_RTL8192CE, | |
307 | HARDWARE_TYPE_RTL8192CU, | |
308 | HARDWARE_TYPE_RTL8192DE, | |
309 | HARDWARE_TYPE_RTL8192DU, | |
2461c7d6 | 310 | HARDWARE_TYPE_RTL8723AE, |
18d30067 | 311 | HARDWARE_TYPE_RTL8723U, |
5c69177d | 312 | HARDWARE_TYPE_RTL8188EE, |
ed364abf LF |
313 | HARDWARE_TYPE_RTL8723BE, |
314 | HARDWARE_TYPE_RTL8192EE, | |
f3355dd9 LF |
315 | HARDWARE_TYPE_RTL8821AE, |
316 | HARDWARE_TYPE_RTL8812AE, | |
0c817338 | 317 | |
e97b775d | 318 | /* keep it last */ |
0c817338 LF |
319 | HARDWARE_TYPE_NUM |
320 | }; | |
321 | ||
e97b775d LF |
322 | #define IS_HARDWARE_TYPE_8192SU(rtlhal) \ |
323 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192SU) | |
324 | #define IS_HARDWARE_TYPE_8192SE(rtlhal) \ | |
325 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192SE) | |
62e63975 LF |
326 | #define IS_HARDWARE_TYPE_8192CE(rtlhal) \ |
327 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE) | |
18d30067 G |
328 | #define IS_HARDWARE_TYPE_8192CU(rtlhal) \ |
329 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CU) | |
e97b775d LF |
330 | #define IS_HARDWARE_TYPE_8192DE(rtlhal) \ |
331 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192DE) | |
332 | #define IS_HARDWARE_TYPE_8192DU(rtlhal) \ | |
333 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8192DU) | |
334 | #define IS_HARDWARE_TYPE_8723E(rtlhal) \ | |
335 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8723E) | |
18d30067 G |
336 | #define IS_HARDWARE_TYPE_8723U(rtlhal) \ |
337 | (rtlhal->hw_type == HARDWARE_TYPE_RTL8723U) | |
e97b775d LF |
338 | #define IS_HARDWARE_TYPE_8192S(rtlhal) \ |
339 | (IS_HARDWARE_TYPE_8192SE(rtlhal) || IS_HARDWARE_TYPE_8192SU(rtlhal)) | |
340 | #define IS_HARDWARE_TYPE_8192C(rtlhal) \ | |
341 | (IS_HARDWARE_TYPE_8192CE(rtlhal) || IS_HARDWARE_TYPE_8192CU(rtlhal)) | |
342 | #define IS_HARDWARE_TYPE_8192D(rtlhal) \ | |
343 | (IS_HARDWARE_TYPE_8192DE(rtlhal) || IS_HARDWARE_TYPE_8192DU(rtlhal)) | |
344 | #define IS_HARDWARE_TYPE_8723(rtlhal) \ | |
345 | (IS_HARDWARE_TYPE_8723E(rtlhal) || IS_HARDWARE_TYPE_8723U(rtlhal)) | |
62e63975 | 346 | |
5c99f04f | 347 | #define RX_HAL_IS_CCK_RATE(rxmcs) \ |
e0e776a3 LF |
348 | ((rxmcs) == DESC_RATE1M || \ |
349 | (rxmcs) == DESC_RATE2M || \ | |
350 | (rxmcs) == DESC_RATE5_5M || \ | |
351 | (rxmcs) == DESC_RATE11M) | |
2cddad3c | 352 | |
0c817338 LF |
353 | enum scan_operation_backup_opt { |
354 | SCAN_OPT_BACKUP = 0, | |
f3355dd9 LF |
355 | SCAN_OPT_BACKUP_BAND0 = 0, |
356 | SCAN_OPT_BACKUP_BAND1, | |
0c817338 LF |
357 | SCAN_OPT_RESTORE, |
358 | SCAN_OPT_MAX | |
359 | }; | |
360 | ||
361 | /*RF state.*/ | |
362 | enum rf_pwrstate { | |
363 | ERFON, | |
364 | ERFSLEEP, | |
365 | ERFOFF | |
366 | }; | |
367 | ||
368 | struct bb_reg_def { | |
369 | u32 rfintfs; | |
370 | u32 rfintfi; | |
371 | u32 rfintfo; | |
372 | u32 rfintfe; | |
373 | u32 rf3wire_offset; | |
374 | u32 rflssi_select; | |
375 | u32 rftxgain_stage; | |
376 | u32 rfhssi_para1; | |
377 | u32 rfhssi_para2; | |
da17fcff | 378 | u32 rfsw_ctrl; |
0c817338 LF |
379 | u32 rfagc_control1; |
380 | u32 rfagc_control2; | |
da17fcff | 381 | u32 rfrxiq_imbal; |
0c817338 | 382 | u32 rfrx_afe; |
da17fcff | 383 | u32 rftxiq_imbal; |
0c817338 | 384 | u32 rftx_afe; |
da17fcff LF |
385 | u32 rf_rb; /* rflssi_readback */ |
386 | u32 rf_rbpi; /* rflssi_readbackpi */ | |
0c817338 LF |
387 | }; |
388 | ||
389 | enum io_type { | |
390 | IO_CMD_PAUSE_DM_BY_SCAN = 0, | |
f3355dd9 LF |
391 | IO_CMD_PAUSE_BAND0_DM_BY_SCAN = 0, |
392 | IO_CMD_PAUSE_BAND1_DM_BY_SCAN = 1, | |
393 | IO_CMD_RESUME_DM_BY_SCAN = 2, | |
0c817338 LF |
394 | }; |
395 | ||
396 | enum hw_variables { | |
8334ffdc LF |
397 | HW_VAR_ETHER_ADDR = 0x0, |
398 | HW_VAR_MULTICAST_REG = 0x1, | |
399 | HW_VAR_BASIC_RATE = 0x2, | |
400 | HW_VAR_BSSID = 0x3, | |
401 | HW_VAR_MEDIA_STATUS= 0x4, | |
402 | HW_VAR_SECURITY_CONF= 0x5, | |
403 | HW_VAR_BEACON_INTERVAL = 0x6, | |
404 | HW_VAR_ATIM_WINDOW = 0x7, | |
405 | HW_VAR_LISTEN_INTERVAL = 0x8, | |
406 | HW_VAR_CS_COUNTER = 0x9, | |
407 | HW_VAR_DEFAULTKEY0 = 0xa, | |
408 | HW_VAR_DEFAULTKEY1 = 0xb, | |
409 | HW_VAR_DEFAULTKEY2 = 0xc, | |
410 | HW_VAR_DEFAULTKEY3 = 0xd, | |
411 | HW_VAR_SIFS = 0xe, | |
412 | HW_VAR_R2T_SIFS = 0xf, | |
413 | HW_VAR_DIFS = 0x10, | |
414 | HW_VAR_EIFS = 0x11, | |
415 | HW_VAR_SLOT_TIME = 0x12, | |
416 | HW_VAR_ACK_PREAMBLE = 0x13, | |
417 | HW_VAR_CW_CONFIG = 0x14, | |
418 | HW_VAR_CW_VALUES = 0x15, | |
419 | HW_VAR_RATE_FALLBACK_CONTROL= 0x16, | |
420 | HW_VAR_CONTENTION_WINDOW = 0x17, | |
421 | HW_VAR_RETRY_COUNT = 0x18, | |
422 | HW_VAR_TR_SWITCH = 0x19, | |
423 | HW_VAR_COMMAND = 0x1a, | |
424 | HW_VAR_WPA_CONFIG = 0x1b, | |
425 | HW_VAR_AMPDU_MIN_SPACE = 0x1c, | |
426 | HW_VAR_SHORTGI_DENSITY = 0x1d, | |
427 | HW_VAR_AMPDU_FACTOR = 0x1e, | |
428 | HW_VAR_MCS_RATE_AVAILABLE = 0x1f, | |
429 | HW_VAR_AC_PARAM = 0x20, | |
430 | HW_VAR_ACM_CTRL = 0x21, | |
431 | HW_VAR_DIS_Req_Qsize = 0x22, | |
432 | HW_VAR_CCX_CHNL_LOAD = 0x23, | |
433 | HW_VAR_CCX_NOISE_HISTOGRAM = 0x24, | |
434 | HW_VAR_CCX_CLM_NHM = 0x25, | |
435 | HW_VAR_TxOPLimit = 0x26, | |
436 | HW_VAR_TURBO_MODE = 0x27, | |
437 | HW_VAR_RF_STATE = 0x28, | |
438 | HW_VAR_RF_OFF_BY_HW = 0x29, | |
439 | HW_VAR_BUS_SPEED = 0x2a, | |
440 | HW_VAR_SET_DEV_POWER = 0x2b, | |
441 | ||
442 | HW_VAR_RCR = 0x2c, | |
443 | HW_VAR_RATR_0 = 0x2d, | |
444 | HW_VAR_RRSR = 0x2e, | |
445 | HW_VAR_CPU_RST = 0x2f, | |
446 | HW_VAR_CHECK_BSSID = 0x30, | |
447 | HW_VAR_LBK_MODE = 0x31, | |
448 | HW_VAR_AES_11N_FIX = 0x32, | |
449 | HW_VAR_USB_RX_AGGR = 0x33, | |
450 | HW_VAR_USER_CONTROL_TURBO_MODE = 0x34, | |
451 | HW_VAR_RETRY_LIMIT = 0x35, | |
452 | HW_VAR_INIT_TX_RATE = 0x36, | |
453 | HW_VAR_TX_RATE_REG = 0x37, | |
454 | HW_VAR_EFUSE_USAGE = 0x38, | |
455 | HW_VAR_EFUSE_BYTES = 0x39, | |
456 | HW_VAR_AUTOLOAD_STATUS = 0x3a, | |
457 | HW_VAR_RF_2R_DISABLE = 0x3b, | |
458 | HW_VAR_SET_RPWM = 0x3c, | |
459 | HW_VAR_H2C_FW_PWRMODE = 0x3d, | |
460 | HW_VAR_H2C_FW_JOINBSSRPT = 0x3e, | |
461 | HW_VAR_H2C_FW_MEDIASTATUSRPT = 0x3f, | |
462 | HW_VAR_H2C_FW_P2P_PS_OFFLOAD = 0x40, | |
463 | HW_VAR_FW_PSMODE_STATUS = 0x41, | |
464 | HW_VAR_INIT_RTS_RATE = 0x42, | |
465 | HW_VAR_RESUME_CLK_ON = 0x43, | |
466 | HW_VAR_FW_LPS_ACTION = 0x44, | |
467 | HW_VAR_1X1_RECV_COMBINE = 0x45, | |
468 | HW_VAR_STOP_SEND_BEACON = 0x46, | |
469 | HW_VAR_TSF_TIMER = 0x47, | |
470 | HW_VAR_IO_CMD = 0x48, | |
471 | ||
472 | HW_VAR_RF_RECOVERY = 0x49, | |
473 | HW_VAR_H2C_FW_UPDATE_GTK = 0x4a, | |
474 | HW_VAR_WF_MASK = 0x4b, | |
475 | HW_VAR_WF_CRC = 0x4c, | |
476 | HW_VAR_WF_IS_MAC_ADDR = 0x4d, | |
477 | HW_VAR_H2C_FW_OFFLOAD = 0x4e, | |
478 | HW_VAR_RESET_WFCRC = 0x4f, | |
479 | ||
480 | HW_VAR_HANDLE_FW_C2H = 0x50, | |
481 | HW_VAR_DL_FW_RSVD_PAGE = 0x51, | |
482 | HW_VAR_AID = 0x52, | |
483 | HW_VAR_HW_SEQ_ENABLE = 0x53, | |
484 | HW_VAR_CORRECT_TSF = 0x54, | |
485 | HW_VAR_BCN_VALID = 0x55, | |
486 | HW_VAR_FWLPS_RF_ON = 0x56, | |
487 | HW_VAR_DUAL_TSF_RST = 0x57, | |
488 | HW_VAR_SWITCH_EPHY_WoWLAN = 0x58, | |
489 | HW_VAR_INT_MIGRATION = 0x59, | |
490 | HW_VAR_INT_AC = 0x5a, | |
491 | HW_VAR_RF_TIMING = 0x5b, | |
492 | ||
493 | HAL_DEF_WOWLAN = 0x5c, | |
494 | HW_VAR_MRC = 0x5d, | |
495 | HW_VAR_KEEP_ALIVE = 0x5e, | |
496 | HW_VAR_NAV_UPPER = 0x5f, | |
497 | ||
498 | HW_VAR_MGT_FILTER = 0x60, | |
499 | HW_VAR_CTRL_FILTER = 0x61, | |
500 | HW_VAR_DATA_FILTER = 0x62, | |
0c817338 LF |
501 | }; |
502 | ||
ed364abf | 503 | enum rt_media_status { |
0c817338 LF |
504 | RT_MEDIA_DISCONNECT = 0, |
505 | RT_MEDIA_CONNECT = 1 | |
506 | }; | |
507 | ||
508 | enum rt_oem_id { | |
509 | RT_CID_DEFAULT = 0, | |
510 | RT_CID_8187_ALPHA0 = 1, | |
511 | RT_CID_8187_SERCOMM_PS = 2, | |
512 | RT_CID_8187_HW_LED = 3, | |
513 | RT_CID_8187_NETGEAR = 4, | |
514 | RT_CID_WHQL = 5, | |
2cddad3c LF |
515 | RT_CID_819X_CAMEO = 6, |
516 | RT_CID_819X_RUNTOP = 7, | |
517 | RT_CID_819X_SENAO = 8, | |
0c817338 | 518 | RT_CID_TOSHIBA = 9, |
2cddad3c LF |
519 | RT_CID_819X_NETCORE = 10, |
520 | RT_CID_NETTRONIX = 11, | |
0c817338 LF |
521 | RT_CID_DLINK = 12, |
522 | RT_CID_PRONET = 13, | |
523 | RT_CID_COREGA = 14, | |
2cddad3c LF |
524 | RT_CID_819X_ALPHA = 15, |
525 | RT_CID_819X_SITECOM = 16, | |
0c817338 | 526 | RT_CID_CCX = 17, |
2cddad3c LF |
527 | RT_CID_819X_LENOVO = 18, |
528 | RT_CID_819X_QMI = 19, | |
529 | RT_CID_819X_EDIMAX_BELKIN = 20, | |
530 | RT_CID_819X_SERCOMM_BELKIN = 21, | |
531 | RT_CID_819X_CAMEO1 = 22, | |
532 | RT_CID_819X_MSI = 23, | |
533 | RT_CID_819X_ACER = 24, | |
534 | RT_CID_819X_HP = 27, | |
535 | RT_CID_819X_CLEVO = 28, | |
536 | RT_CID_819X_ARCADYAN_BELKIN = 29, | |
537 | RT_CID_819X_SAMSUNG = 30, | |
538 | RT_CID_819X_WNC_COREGA = 31, | |
539 | RT_CID_819X_FOXCOON = 32, | |
540 | RT_CID_819X_DELL = 33, | |
541 | RT_CID_819X_PRONETS = 34, | |
542 | RT_CID_819X_EDIMAX_ASUS = 35, | |
0f015453 LF |
543 | RT_CID_NETGEAR = 36, |
544 | RT_CID_PLANEX = 37, | |
545 | RT_CID_CC_C = 38, | |
0c817338 LF |
546 | }; |
547 | ||
548 | enum hw_descs { | |
549 | HW_DESC_OWN, | |
550 | HW_DESC_RXOWN, | |
551 | HW_DESC_TX_NEXTDESC_ADDR, | |
552 | HW_DESC_TXBUFF_ADDR, | |
553 | HW_DESC_RXBUFF_ADDR, | |
554 | HW_DESC_RXPKT_LEN, | |
555 | HW_DESC_RXERO, | |
f3355dd9 | 556 | HW_DESC_RX_PREPARE, |
0c817338 LF |
557 | }; |
558 | ||
559 | enum prime_sc { | |
560 | PRIME_CHNL_OFFSET_DONT_CARE = 0, | |
561 | PRIME_CHNL_OFFSET_LOWER = 1, | |
562 | PRIME_CHNL_OFFSET_UPPER = 2, | |
563 | }; | |
564 | ||
565 | enum rf_type { | |
566 | RF_1T1R = 0, | |
567 | RF_1T2R = 1, | |
568 | RF_2T2R = 2, | |
e97b775d | 569 | RF_2T2R_GREEN = 3, |
0c817338 LF |
570 | }; |
571 | ||
572 | enum ht_channel_width { | |
573 | HT_CHANNEL_WIDTH_20 = 0, | |
574 | HT_CHANNEL_WIDTH_20_40 = 1, | |
f3355dd9 | 575 | HT_CHANNEL_WIDTH_80 = 2, |
0c817338 LF |
576 | }; |
577 | ||
578 | /* Ref: 802.11i sepc D10.0 7.3.2.25.1 | |
579 | Cipher Suites Encryption Algorithms */ | |
580 | enum rt_enc_alg { | |
581 | NO_ENCRYPTION = 0, | |
582 | WEP40_ENCRYPTION = 1, | |
583 | TKIP_ENCRYPTION = 2, | |
584 | RSERVED_ENCRYPTION = 3, | |
585 | AESCCMP_ENCRYPTION = 4, | |
586 | WEP104_ENCRYPTION = 5, | |
2461c7d6 | 587 | AESCMAC_ENCRYPTION = 6, /*IEEE802.11w */ |
0c817338 LF |
588 | }; |
589 | ||
590 | enum rtl_hal_state { | |
591 | _HAL_STATE_STOP = 0, | |
592 | _HAL_STATE_START = 1, | |
593 | }; | |
594 | ||
7ad0ce35 | 595 | enum rtl_desc92_rate { |
e0e776a3 LF |
596 | DESC_RATE1M = 0x00, |
597 | DESC_RATE2M = 0x01, | |
598 | DESC_RATE5_5M = 0x02, | |
599 | DESC_RATE11M = 0x03, | |
600 | ||
601 | DESC_RATE6M = 0x04, | |
602 | DESC_RATE9M = 0x05, | |
603 | DESC_RATE12M = 0x06, | |
604 | DESC_RATE18M = 0x07, | |
605 | DESC_RATE24M = 0x08, | |
606 | DESC_RATE36M = 0x09, | |
607 | DESC_RATE48M = 0x0a, | |
608 | DESC_RATE54M = 0x0b, | |
609 | ||
610 | DESC_RATEMCS0 = 0x0c, | |
611 | DESC_RATEMCS1 = 0x0d, | |
612 | DESC_RATEMCS2 = 0x0e, | |
613 | DESC_RATEMCS3 = 0x0f, | |
614 | DESC_RATEMCS4 = 0x10, | |
615 | DESC_RATEMCS5 = 0x11, | |
616 | DESC_RATEMCS6 = 0x12, | |
617 | DESC_RATEMCS7 = 0x13, | |
618 | DESC_RATEMCS8 = 0x14, | |
619 | DESC_RATEMCS9 = 0x15, | |
620 | DESC_RATEMCS10 = 0x16, | |
621 | DESC_RATEMCS11 = 0x17, | |
622 | DESC_RATEMCS12 = 0x18, | |
623 | DESC_RATEMCS13 = 0x19, | |
624 | DESC_RATEMCS14 = 0x1a, | |
625 | DESC_RATEMCS15 = 0x1b, | |
626 | DESC_RATEMCS15_SG = 0x1c, | |
627 | DESC_RATEMCS32 = 0x20, | |
5a0791d0 LF |
628 | |
629 | DESC_RATEVHT1SS_MCS0 = 0x2c, | |
630 | DESC_RATEVHT1SS_MCS1 = 0x2d, | |
631 | DESC_RATEVHT1SS_MCS2 = 0x2e, | |
632 | DESC_RATEVHT1SS_MCS3 = 0x2f, | |
633 | DESC_RATEVHT1SS_MCS4 = 0x30, | |
634 | DESC_RATEVHT1SS_MCS5 = 0x31, | |
635 | DESC_RATEVHT1SS_MCS6 = 0x32, | |
636 | DESC_RATEVHT1SS_MCS7 = 0x33, | |
637 | DESC_RATEVHT1SS_MCS8 = 0x34, | |
638 | DESC_RATEVHT1SS_MCS9 = 0x35, | |
639 | DESC_RATEVHT2SS_MCS0 = 0x36, | |
640 | DESC_RATEVHT2SS_MCS1 = 0x37, | |
641 | DESC_RATEVHT2SS_MCS2 = 0x38, | |
642 | DESC_RATEVHT2SS_MCS3 = 0x39, | |
643 | DESC_RATEVHT2SS_MCS4 = 0x3a, | |
644 | DESC_RATEVHT2SS_MCS5 = 0x3b, | |
645 | DESC_RATEVHT2SS_MCS6 = 0x3c, | |
646 | DESC_RATEVHT2SS_MCS7 = 0x3d, | |
647 | DESC_RATEVHT2SS_MCS8 = 0x3e, | |
648 | DESC_RATEVHT2SS_MCS9 = 0x3f, | |
7ad0ce35 LF |
649 | }; |
650 | ||
0c817338 LF |
651 | enum rtl_var_map { |
652 | /*reg map */ | |
653 | SYS_ISO_CTRL = 0, | |
654 | SYS_FUNC_EN, | |
655 | SYS_CLK, | |
656 | MAC_RCR_AM, | |
657 | MAC_RCR_AB, | |
658 | MAC_RCR_ACRC32, | |
659 | MAC_RCR_ACF, | |
660 | MAC_RCR_AAP, | |
f3355dd9 LF |
661 | MAC_HIMR, |
662 | MAC_HIMRE, | |
663 | MAC_HSISR, | |
0c817338 LF |
664 | |
665 | /*efuse map */ | |
666 | EFUSE_TEST, | |
667 | EFUSE_CTRL, | |
668 | EFUSE_CLK, | |
669 | EFUSE_CLK_CTRL, | |
670 | EFUSE_PWC_EV12V, | |
671 | EFUSE_FEN_ELDR, | |
672 | EFUSE_LOADER_CLK_EN, | |
673 | EFUSE_ANA8M, | |
674 | EFUSE_HWSET_MAX_SIZE, | |
18d30067 G |
675 | EFUSE_MAX_SECTION_MAP, |
676 | EFUSE_REAL_CONTENT_SIZE, | |
5c079d88 | 677 | EFUSE_OOB_PROTECT_BYTES_LEN, |
26634c4b | 678 | EFUSE_ACCESS, |
0c817338 LF |
679 | |
680 | /*CAM map */ | |
681 | RWCAM, | |
682 | WCAMI, | |
683 | RCAMO, | |
684 | CAMDBG, | |
685 | SECR, | |
686 | SEC_CAM_NONE, | |
687 | SEC_CAM_WEP40, | |
688 | SEC_CAM_TKIP, | |
689 | SEC_CAM_AES, | |
690 | SEC_CAM_WEP104, | |
691 | ||
692 | /*IMR map */ | |
693 | RTL_IMR_BCNDMAINT6, /*Beacon DMA Interrupt 6 */ | |
694 | RTL_IMR_BCNDMAINT5, /*Beacon DMA Interrupt 5 */ | |
695 | RTL_IMR_BCNDMAINT4, /*Beacon DMA Interrupt 4 */ | |
696 | RTL_IMR_BCNDMAINT3, /*Beacon DMA Interrupt 3 */ | |
697 | RTL_IMR_BCNDMAINT2, /*Beacon DMA Interrupt 2 */ | |
698 | RTL_IMR_BCNDMAINT1, /*Beacon DMA Interrupt 1 */ | |
699 | RTL_IMR_BCNDOK8, /*Beacon Queue DMA OK Interrup 8 */ | |
700 | RTL_IMR_BCNDOK7, /*Beacon Queue DMA OK Interrup 7 */ | |
701 | RTL_IMR_BCNDOK6, /*Beacon Queue DMA OK Interrup 6 */ | |
702 | RTL_IMR_BCNDOK5, /*Beacon Queue DMA OK Interrup 5 */ | |
703 | RTL_IMR_BCNDOK4, /*Beacon Queue DMA OK Interrup 4 */ | |
704 | RTL_IMR_BCNDOK3, /*Beacon Queue DMA OK Interrup 3 */ | |
705 | RTL_IMR_BCNDOK2, /*Beacon Queue DMA OK Interrup 2 */ | |
706 | RTL_IMR_BCNDOK1, /*Beacon Queue DMA OK Interrup 1 */ | |
707 | RTL_IMR_TIMEOUT2, /*Timeout interrupt 2 */ | |
708 | RTL_IMR_TIMEOUT1, /*Timeout interrupt 1 */ | |
709 | RTL_IMR_TXFOVW, /*Transmit FIFO Overflow */ | |
710 | RTL_IMR_PSTIMEOUT, /*Power save time out interrupt */ | |
e6deaf81 | 711 | RTL_IMR_BCNINT, /*Beacon DMA Interrupt 0 */ |
0c817338 LF |
712 | RTL_IMR_RXFOVW, /*Receive FIFO Overflow */ |
713 | RTL_IMR_RDU, /*Receive Descriptor Unavailable */ | |
714 | RTL_IMR_ATIMEND, /*For 92C,ATIM Window End Interrupt */ | |
715 | RTL_IMR_BDOK, /*Beacon Queue DMA OK Interrup */ | |
716 | RTL_IMR_HIGHDOK, /*High Queue DMA OK Interrupt */ | |
e97b775d | 717 | RTL_IMR_COMDOK, /*Command Queue DMA OK Interrupt*/ |
0c817338 LF |
718 | RTL_IMR_TBDOK, /*Transmit Beacon OK interrup */ |
719 | RTL_IMR_MGNTDOK, /*Management Queue DMA OK Interrupt */ | |
720 | RTL_IMR_TBDER, /*For 92C,Transmit Beacon Error Interrupt */ | |
721 | RTL_IMR_BKDOK, /*AC_BK DMA OK Interrupt */ | |
722 | RTL_IMR_BEDOK, /*AC_BE DMA OK Interrupt */ | |
723 | RTL_IMR_VIDOK, /*AC_VI DMA OK Interrupt */ | |
724 | RTL_IMR_VODOK, /*AC_VO DMA Interrupt */ | |
725 | RTL_IMR_ROK, /*Receive DMA OK Interrupt */ | |
38506ece | 726 | RTL_IMR_HSISR_IND, /*HSISR Interrupt*/ |
e6deaf81 | 727 | RTL_IBSS_INT_MASKS, /*(RTL_IMR_BCNINT | RTL_IMR_TBDOK | |
e97b775d | 728 | * RTL_IMR_TBDER) */ |
0f015453 | 729 | RTL_IMR_C2HCMD, /*fw interrupt*/ |
0c817338 LF |
730 | |
731 | /*CCK Rates, TxHT = 0 */ | |
732 | RTL_RC_CCK_RATE1M, | |
733 | RTL_RC_CCK_RATE2M, | |
734 | RTL_RC_CCK_RATE5_5M, | |
735 | RTL_RC_CCK_RATE11M, | |
736 | ||
737 | /*OFDM Rates, TxHT = 0 */ | |
738 | RTL_RC_OFDM_RATE6M, | |
739 | RTL_RC_OFDM_RATE9M, | |
740 | RTL_RC_OFDM_RATE12M, | |
741 | RTL_RC_OFDM_RATE18M, | |
742 | RTL_RC_OFDM_RATE24M, | |
743 | RTL_RC_OFDM_RATE36M, | |
744 | RTL_RC_OFDM_RATE48M, | |
745 | RTL_RC_OFDM_RATE54M, | |
746 | ||
747 | RTL_RC_HT_RATEMCS7, | |
748 | RTL_RC_HT_RATEMCS15, | |
749 | ||
9afa2e44 LF |
750 | RTL_RC_VHT_RATE_1SS_MCS7, |
751 | RTL_RC_VHT_RATE_1SS_MCS8, | |
752 | RTL_RC_VHT_RATE_1SS_MCS9, | |
753 | RTL_RC_VHT_RATE_2SS_MCS7, | |
754 | RTL_RC_VHT_RATE_2SS_MCS8, | |
755 | RTL_RC_VHT_RATE_2SS_MCS9, | |
756 | ||
0c817338 LF |
757 | /*keep it last */ |
758 | RTL_VAR_MAP_MAX, | |
759 | }; | |
760 | ||
761 | /*Firmware PS mode for control LPS.*/ | |
762 | enum _fw_ps_mode { | |
763 | FW_PS_ACTIVE_MODE = 0, | |
764 | FW_PS_MIN_MODE = 1, | |
765 | FW_PS_MAX_MODE = 2, | |
766 | FW_PS_DTIM_MODE = 3, | |
767 | FW_PS_VOIP_MODE = 4, | |
768 | FW_PS_UAPSD_WMM_MODE = 5, | |
769 | FW_PS_UAPSD_MODE = 6, | |
770 | FW_PS_IBSS_MODE = 7, | |
771 | FW_PS_WWLAN_MODE = 8, | |
772 | FW_PS_PM_Radio_Off = 9, | |
773 | FW_PS_PM_Card_Disable = 10, | |
774 | }; | |
775 | ||
776 | enum rt_psmode { | |
777 | EACTIVE, /*Active/Continuous access. */ | |
778 | EMAXPS, /*Max power save mode. */ | |
779 | EFASTPS, /*Fast power save mode. */ | |
780 | EAUTOPS, /*Auto power save mode. */ | |
781 | }; | |
782 | ||
783 | /*LED related.*/ | |
784 | enum led_ctl_mode { | |
785 | LED_CTL_POWER_ON = 1, | |
786 | LED_CTL_LINK = 2, | |
787 | LED_CTL_NO_LINK = 3, | |
788 | LED_CTL_TX = 4, | |
789 | LED_CTL_RX = 5, | |
790 | LED_CTL_SITE_SURVEY = 6, | |
791 | LED_CTL_POWER_OFF = 7, | |
792 | LED_CTL_START_TO_LINK = 8, | |
793 | LED_CTL_START_WPS = 9, | |
794 | LED_CTL_STOP_WPS = 10, | |
795 | }; | |
796 | ||
797 | enum rtl_led_pin { | |
798 | LED_PIN_GPIO0, | |
799 | LED_PIN_LED0, | |
800 | LED_PIN_LED1, | |
801 | LED_PIN_LED2 | |
802 | }; | |
803 | ||
804 | /*QoS related.*/ | |
805 | /*acm implementation method.*/ | |
806 | enum acm_method { | |
807 | eAcmWay0_SwAndHw = 0, | |
808 | eAcmWay1_HW = 1, | |
2cddad3c | 809 | EACMWAY2_SW = 2, |
0c817338 LF |
810 | }; |
811 | ||
e97b775d LF |
812 | enum macphy_mode { |
813 | SINGLEMAC_SINGLEPHY = 0, | |
814 | DUALMAC_DUALPHY, | |
815 | DUALMAC_SINGLEPHY, | |
816 | }; | |
817 | ||
818 | enum band_type { | |
819 | BAND_ON_2_4G = 0, | |
820 | BAND_ON_5G, | |
821 | BAND_ON_BOTH, | |
822 | BANDMAX | |
823 | }; | |
824 | ||
0c817338 LF |
825 | /*aci/aifsn Field. |
826 | Ref: WMM spec 2.2.2: WME Parameter Element, p.12.*/ | |
827 | union aci_aifsn { | |
828 | u8 char_data; | |
829 | ||
830 | struct { | |
831 | u8 aifsn:4; | |
832 | u8 acm:1; | |
833 | u8 aci:2; | |
834 | u8 reserved:1; | |
835 | } f; /* Field */ | |
836 | }; | |
837 | ||
838 | /*mlme related.*/ | |
839 | enum wireless_mode { | |
840 | WIRELESS_MODE_UNKNOWN = 0x00, | |
841 | WIRELESS_MODE_A = 0x01, | |
842 | WIRELESS_MODE_B = 0x02, | |
843 | WIRELESS_MODE_G = 0x04, | |
844 | WIRELESS_MODE_AUTO = 0x08, | |
845 | WIRELESS_MODE_N_24G = 0x10, | |
f3355dd9 LF |
846 | WIRELESS_MODE_N_5G = 0x20, |
847 | WIRELESS_MODE_AC_5G = 0x40, | |
21e4b072 LF |
848 | WIRELESS_MODE_AC_24G = 0x80, |
849 | WIRELESS_MODE_AC_ONLY = 0x100, | |
850 | WIRELESS_MODE_MAX = 0x800 | |
0c817338 LF |
851 | }; |
852 | ||
18d30067 G |
853 | #define IS_WIRELESS_MODE_A(wirelessmode) \ |
854 | (wirelessmode == WIRELESS_MODE_A) | |
855 | #define IS_WIRELESS_MODE_B(wirelessmode) \ | |
856 | (wirelessmode == WIRELESS_MODE_B) | |
857 | #define IS_WIRELESS_MODE_G(wirelessmode) \ | |
858 | (wirelessmode == WIRELESS_MODE_G) | |
859 | #define IS_WIRELESS_MODE_N_24G(wirelessmode) \ | |
860 | (wirelessmode == WIRELESS_MODE_N_24G) | |
861 | #define IS_WIRELESS_MODE_N_5G(wirelessmode) \ | |
862 | (wirelessmode == WIRELESS_MODE_N_5G) | |
863 | ||
0c817338 LF |
864 | enum ratr_table_mode { |
865 | RATR_INX_WIRELESS_NGB = 0, | |
866 | RATR_INX_WIRELESS_NG = 1, | |
867 | RATR_INX_WIRELESS_NB = 2, | |
868 | RATR_INX_WIRELESS_N = 3, | |
869 | RATR_INX_WIRELESS_GB = 4, | |
870 | RATR_INX_WIRELESS_G = 5, | |
871 | RATR_INX_WIRELESS_B = 6, | |
872 | RATR_INX_WIRELESS_MC = 7, | |
873 | RATR_INX_WIRELESS_A = 8, | |
f3355dd9 LF |
874 | RATR_INX_WIRELESS_AC_5N = 8, |
875 | RATR_INX_WIRELESS_AC_24N = 9, | |
0c817338 LF |
876 | }; |
877 | ||
878 | enum rtl_link_state { | |
879 | MAC80211_NOLINK = 0, | |
880 | MAC80211_LINKING = 1, | |
881 | MAC80211_LINKED = 2, | |
882 | MAC80211_LINKED_SCANNING = 3, | |
883 | }; | |
884 | ||
885 | enum act_category { | |
886 | ACT_CAT_QOS = 1, | |
887 | ACT_CAT_DLS = 2, | |
888 | ACT_CAT_BA = 3, | |
889 | ACT_CAT_HT = 7, | |
890 | ACT_CAT_WMM = 17, | |
891 | }; | |
892 | ||
893 | enum ba_action { | |
894 | ACT_ADDBAREQ = 0, | |
895 | ACT_ADDBARSP = 1, | |
896 | ACT_DELBA = 2, | |
897 | }; | |
898 | ||
0f015453 LF |
899 | enum rt_polarity_ctl { |
900 | RT_POLARITY_LOW_ACT = 0, | |
901 | RT_POLARITY_HIGH_ACT = 1, | |
902 | }; | |
903 | ||
21e4b072 LF |
904 | /* After 8188E, we use V2 reason define. 88C/8723A use V1 reason. */ |
905 | enum fw_wow_reason_v2 { | |
906 | FW_WOW_V2_PTK_UPDATE_EVENT = 0x01, | |
907 | FW_WOW_V2_GTK_UPDATE_EVENT = 0x02, | |
908 | FW_WOW_V2_DISASSOC_EVENT = 0x04, | |
909 | FW_WOW_V2_DEAUTH_EVENT = 0x08, | |
910 | FW_WOW_V2_FW_DISCONNECT_EVENT = 0x10, | |
911 | FW_WOW_V2_MAGIC_PKT_EVENT = 0x21, | |
912 | FW_WOW_V2_UNICAST_PKT_EVENT = 0x22, | |
913 | FW_WOW_V2_PATTERN_PKT_EVENT = 0x23, | |
914 | FW_WOW_V2_RTD3_SSID_MATCH_EVENT = 0x24, | |
915 | FW_WOW_V2_REALWOW_V2_WAKEUPPKT = 0x30, | |
916 | FW_WOW_V2_REALWOW_V2_ACKLOST = 0x31, | |
917 | FW_WOW_V2_REASON_MAX = 0xff, | |
918 | }; | |
919 | ||
f7953b2a LF |
920 | enum wolpattern_type { |
921 | UNICAST_PATTERN = 0, | |
922 | MULTICAST_PATTERN = 1, | |
923 | BROADCAST_PATTERN = 2, | |
924 | DONT_CARE_DA = 3, | |
925 | UNKNOWN_TYPE = 4, | |
926 | }; | |
927 | ||
7fe1fe75 PKS |
928 | enum package_type { |
929 | PACKAGE_DEFAULT, | |
930 | PACKAGE_QFN68, | |
931 | PACKAGE_TFBGA90, | |
932 | PACKAGE_TFBGA80, | |
933 | PACKAGE_TFBGA79 | |
934 | }; | |
935 | ||
0c817338 LF |
936 | struct octet_string { |
937 | u8 *octet; | |
938 | u16 length; | |
939 | }; | |
940 | ||
941 | struct rtl_hdr_3addr { | |
942 | __le16 frame_ctl; | |
943 | __le16 duration_id; | |
944 | u8 addr1[ETH_ALEN]; | |
945 | u8 addr2[ETH_ALEN]; | |
946 | u8 addr3[ETH_ALEN]; | |
947 | __le16 seq_ctl; | |
948 | u8 payload[0]; | |
e137478b | 949 | } __packed; |
0c817338 LF |
950 | |
951 | struct rtl_info_element { | |
952 | u8 id; | |
953 | u8 len; | |
954 | u8 data[0]; | |
e137478b | 955 | } __packed; |
0c817338 LF |
956 | |
957 | struct rtl_probe_rsp { | |
958 | struct rtl_hdr_3addr header; | |
959 | u32 time_stamp[2]; | |
960 | __le16 beacon_interval; | |
961 | __le16 capability; | |
962 | /*SSID, supported rates, FH params, DS params, | |
963 | CF params, IBSS params, TIM (if beacon), RSN */ | |
964 | struct rtl_info_element info_element[0]; | |
e137478b | 965 | } __packed; |
0c817338 LF |
966 | |
967 | /*LED related.*/ | |
968 | /*ledpin Identify how to implement this SW led.*/ | |
969 | struct rtl_led { | |
970 | void *hw; | |
971 | enum rtl_led_pin ledpin; | |
7ea47240 | 972 | bool ledon; |
0c817338 LF |
973 | }; |
974 | ||
975 | struct rtl_led_ctl { | |
7ea47240 | 976 | bool led_opendrain; |
0c817338 LF |
977 | struct rtl_led sw_led0; |
978 | struct rtl_led sw_led1; | |
979 | }; | |
980 | ||
981 | struct rtl_qos_parameters { | |
982 | __le16 cw_min; | |
983 | __le16 cw_max; | |
984 | u8 aifs; | |
985 | u8 flag; | |
986 | __le16 tx_op; | |
e137478b | 987 | } __packed; |
0c817338 LF |
988 | |
989 | struct rt_smooth_data { | |
990 | u32 elements[100]; /*array to store values */ | |
991 | u32 index; /*index to current array to store */ | |
992 | u32 total_num; /*num of valid elements */ | |
993 | u32 total_val; /*sum of valid elements */ | |
994 | }; | |
995 | ||
996 | struct false_alarm_statistics { | |
997 | u32 cnt_parity_fail; | |
998 | u32 cnt_rate_illegal; | |
999 | u32 cnt_crc8_fail; | |
1000 | u32 cnt_mcs_fail; | |
e97b775d LF |
1001 | u32 cnt_fast_fsync_fail; |
1002 | u32 cnt_sb_search_fail; | |
0c817338 LF |
1003 | u32 cnt_ofdm_fail; |
1004 | u32 cnt_cck_fail; | |
1005 | u32 cnt_all; | |
26634c4b LF |
1006 | u32 cnt_ofdm_cca; |
1007 | u32 cnt_cck_cca; | |
1008 | u32 cnt_cca_all; | |
1009 | u32 cnt_bw_usc; | |
1010 | u32 cnt_bw_lsc; | |
0c817338 LF |
1011 | }; |
1012 | ||
1013 | struct init_gain { | |
1014 | u8 xaagccore1; | |
1015 | u8 xbagccore1; | |
1016 | u8 xcagccore1; | |
1017 | u8 xdagccore1; | |
1018 | u8 cca; | |
1019 | ||
1020 | }; | |
1021 | ||
1022 | struct wireless_stats { | |
1023 | unsigned long txbytesunicast; | |
1024 | unsigned long txbytesmulticast; | |
1025 | unsigned long txbytesbroadcast; | |
1026 | unsigned long rxbytesunicast; | |
1027 | ||
1028 | long rx_snr_db[4]; | |
1029 | /*Correct smoothed ss in Dbm, only used | |
1030 | in driver to report real power now. */ | |
1031 | long recv_signal_power; | |
1032 | long signal_quality; | |
1033 | long last_sigstrength_inpercent; | |
1034 | ||
1035 | u32 rssi_calculate_cnt; | |
f3a97e93 | 1036 | u32 pwdb_all_cnt; |
0c817338 LF |
1037 | |
1038 | /*Transformed, in dbm. Beautified signal | |
1039 | strength for UI, not correct. */ | |
1040 | long signal_strength; | |
1041 | ||
1042 | u8 rx_rssi_percentage[4]; | |
f3355dd9 | 1043 | u8 rx_evm_dbm[4]; |
0c817338 LF |
1044 | u8 rx_evm_percentage[2]; |
1045 | ||
f3355dd9 LF |
1046 | u16 rx_cfo_short[4]; |
1047 | u16 rx_cfo_tail[4]; | |
1048 | ||
0c817338 LF |
1049 | struct rt_smooth_data ui_rssi; |
1050 | struct rt_smooth_data ui_link_quality; | |
1051 | }; | |
1052 | ||
1053 | struct rate_adaptive { | |
1054 | u8 rate_adaptive_disabled; | |
1055 | u8 ratr_state; | |
1056 | u16 reserve; | |
1057 | ||
1058 | u32 high_rssi_thresh_for_ra; | |
1059 | u32 high2low_rssi_thresh_for_ra; | |
1060 | u8 low2high_rssi_thresh_for_ra40m; | |
2cddad3c | 1061 | u32 low_rssi_thresh_for_ra40m; |
0c817338 | 1062 | u8 low2high_rssi_thresh_for_ra20m; |
2cddad3c | 1063 | u32 low_rssi_thresh_for_ra20m; |
0c817338 LF |
1064 | u32 upper_rssi_threshold_ratr; |
1065 | u32 middleupper_rssi_threshold_ratr; | |
1066 | u32 middle_rssi_threshold_ratr; | |
1067 | u32 middlelow_rssi_threshold_ratr; | |
1068 | u32 low_rssi_threshold_ratr; | |
1069 | u32 ultralow_rssi_threshold_ratr; | |
1070 | u32 low_rssi_threshold_ratr_40m; | |
1071 | u32 low_rssi_threshold_ratr_20m; | |
1072 | u8 ping_rssi_enable; | |
1073 | u32 ping_rssi_ratr; | |
1074 | u32 ping_rssi_thresh_for_ra; | |
1075 | u32 last_ratr; | |
1076 | u8 pre_ratr_state; | |
f3355dd9 LF |
1077 | u8 ldpc_thres; |
1078 | bool use_ldpc; | |
1079 | bool lower_rts_rate; | |
1080 | bool is_special_data; | |
0c817338 LF |
1081 | }; |
1082 | ||
1083 | struct regd_pair_mapping { | |
1084 | u16 reg_dmnenum; | |
1085 | u16 reg_5ghz_ctl; | |
1086 | u16 reg_2ghz_ctl; | |
1087 | }; | |
1088 | ||
f3355dd9 LF |
1089 | struct dynamic_primary_cca { |
1090 | u8 pricca_flag; | |
1091 | u8 intf_flag; | |
1092 | u8 intf_type; | |
1093 | u8 dup_rts_flag; | |
1094 | u8 monitor_flag; | |
1095 | u8 ch_offset; | |
1096 | u8 mf_state; | |
1097 | }; | |
1098 | ||
0c817338 | 1099 | struct rtl_regulatory { |
08aba42f | 1100 | s8 alpha2[2]; |
0c817338 LF |
1101 | u16 country_code; |
1102 | u16 max_power_level; | |
1103 | u32 tp_scale; | |
1104 | u16 current_rd; | |
1105 | u16 current_rd_ext; | |
1106 | int16_t power_limit; | |
1107 | struct regd_pair_mapping *regpair; | |
1108 | }; | |
1109 | ||
1110 | struct rtl_rfkill { | |
1111 | bool rfkill_state; /*0 is off, 1 is on */ | |
1112 | }; | |
1113 | ||
26634c4b LF |
1114 | /*for P2P PS**/ |
1115 | #define P2P_MAX_NOA_NUM 2 | |
1116 | ||
1117 | enum p2p_role { | |
1118 | P2P_ROLE_DISABLE = 0, | |
1119 | P2P_ROLE_DEVICE = 1, | |
1120 | P2P_ROLE_CLIENT = 2, | |
1121 | P2P_ROLE_GO = 3 | |
1122 | }; | |
1123 | ||
1124 | enum p2p_ps_state { | |
1125 | P2P_PS_DISABLE = 0, | |
1126 | P2P_PS_ENABLE = 1, | |
1127 | P2P_PS_SCAN = 2, | |
1128 | P2P_PS_SCAN_DONE = 3, | |
1129 | P2P_PS_ALLSTASLEEP = 4, /* for P2P GO */ | |
1130 | }; | |
1131 | ||
1132 | enum p2p_ps_mode { | |
1133 | P2P_PS_NONE = 0, | |
1134 | P2P_PS_CTWINDOW = 1, | |
1135 | P2P_PS_NOA = 2, | |
1136 | P2P_PS_MIX = 3, /* CTWindow and NoA */ | |
1137 | }; | |
1138 | ||
1139 | struct rtl_p2p_ps_info { | |
1140 | enum p2p_ps_mode p2p_ps_mode; /* indicate p2p ps mode */ | |
1141 | enum p2p_ps_state p2p_ps_state; /* indicate p2p ps state */ | |
1142 | u8 noa_index; /* Identifies instance of Notice of Absence timing. */ | |
1143 | /* Client traffic window. A period of time in TU after TBTT. */ | |
1144 | u8 ctwindow; | |
1145 | u8 opp_ps; /* opportunistic power save. */ | |
1146 | u8 noa_num; /* number of NoA descriptor in P2P IE. */ | |
1147 | /* Count for owner, Type of client. */ | |
1148 | u8 noa_count_type[P2P_MAX_NOA_NUM]; | |
1149 | /* Max duration for owner, preferred or min acceptable duration | |
1150 | * for client. | |
1151 | */ | |
1152 | u32 noa_duration[P2P_MAX_NOA_NUM]; | |
1153 | /* Length of interval for owner, preferred or max acceptable intervali | |
1154 | * of client. | |
1155 | */ | |
1156 | u32 noa_interval[P2P_MAX_NOA_NUM]; | |
1157 | /* schedule in terms of the lower 4 bytes of the TSF timer. */ | |
1158 | u32 noa_start_time[P2P_MAX_NOA_NUM]; | |
1159 | }; | |
1160 | ||
1161 | struct p2p_ps_offload_t { | |
1162 | u8 offload_en:1; | |
1163 | u8 role:1; /* 1: Owner, 0: Client */ | |
1164 | u8 ctwindow_en:1; | |
1165 | u8 noa0_en:1; | |
1166 | u8 noa1_en:1; | |
1167 | u8 allstasleep:1; | |
1168 | u8 discovery:1; | |
1169 | u8 reserved:1; | |
1170 | }; | |
1171 | ||
e97b775d LF |
1172 | #define IQK_MATRIX_REG_NUM 8 |
1173 | #define IQK_MATRIX_SETTINGS_NUM (1 + 24 + 21) | |
26634c4b | 1174 | |
e97b775d | 1175 | struct iqk_matrix_regs { |
32473284 | 1176 | bool iqk_done; |
e97b775d LF |
1177 | long value[1][IQK_MATRIX_REG_NUM]; |
1178 | }; | |
1179 | ||
18d30067 G |
1180 | struct phy_parameters { |
1181 | u16 length; | |
1182 | u32 *pdata; | |
1183 | }; | |
1184 | ||
1185 | enum hw_param_tab_index { | |
1186 | PHY_REG_2T, | |
1187 | PHY_REG_1T, | |
1188 | PHY_REG_PG, | |
1189 | RADIOA_2T, | |
1190 | RADIOB_2T, | |
1191 | RADIOA_1T, | |
1192 | RADIOB_1T, | |
1193 | MAC_REG, | |
1194 | AGCTAB_2T, | |
1195 | AGCTAB_1T, | |
1196 | MAX_TAB | |
1197 | }; | |
1198 | ||
0c817338 LF |
1199 | struct rtl_phy { |
1200 | struct bb_reg_def phyreg_def[4]; /*Radio A/B/C/D */ | |
1201 | struct init_gain initgain_backup; | |
1202 | enum io_type current_io_type; | |
1203 | ||
1204 | u8 rf_mode; | |
1205 | u8 rf_type; | |
1206 | u8 current_chan_bw; | |
1207 | u8 set_bwmode_inprogress; | |
1208 | u8 sw_chnl_inprogress; | |
1209 | u8 sw_chnl_stage; | |
1210 | u8 sw_chnl_step; | |
1211 | u8 current_channel; | |
1212 | u8 h2c_box_num; | |
1213 | u8 set_io_inprogress; | |
e97b775d | 1214 | u8 lck_inprogress; |
0c817338 | 1215 | |
e97b775d | 1216 | /* record for power tracking */ |
0c817338 LF |
1217 | s32 reg_e94; |
1218 | s32 reg_e9c; | |
1219 | s32 reg_ea4; | |
1220 | s32 reg_eac; | |
1221 | s32 reg_eb4; | |
1222 | s32 reg_ebc; | |
1223 | s32 reg_ec4; | |
1224 | s32 reg_ecc; | |
1225 | u8 rfpienable; | |
1226 | u8 reserve_0; | |
1227 | u16 reserve_1; | |
1228 | u32 reg_c04, reg_c08, reg_874; | |
1229 | u32 adda_backup[16]; | |
1230 | u32 iqk_mac_backup[IQK_MAC_REG_NUM]; | |
1231 | u32 iqk_bb_backup[10]; | |
2461c7d6 | 1232 | bool iqk_initialized; |
0c817338 | 1233 | |
f3355dd9 LF |
1234 | bool rfpath_rx_enable[MAX_RF_PATH]; |
1235 | u8 reg_837; | |
e97b775d LF |
1236 | /* Dual mac */ |
1237 | bool need_iqk; | |
e6deaf81 | 1238 | struct iqk_matrix_regs iqk_matrix[IQK_MATRIX_SETTINGS_NUM]; |
e97b775d | 1239 | |
7ea47240 | 1240 | bool rfpi_enable; |
f3355dd9 | 1241 | bool iqk_in_progress; |
0c817338 LF |
1242 | |
1243 | u8 pwrgroup_cnt; | |
7ea47240 | 1244 | u8 cck_high_power; |
c151aed6 LF |
1245 | /* this is for 88E & 8723A */ |
1246 | u32 mcs_txpwrlevel_origoffset[MAX_PG_GROUP][16]; | |
e97b775d | 1247 | /* MAX_PG_GROUP groups of pwr diff by rates */ |
da17fcff | 1248 | u32 mcs_offset[MAX_PG_GROUP][16]; |
2cddad3c LF |
1249 | u32 tx_power_by_rate_offset[TX_PWR_BY_RATE_NUM_BAND] |
1250 | [TX_PWR_BY_RATE_NUM_RF] | |
1251 | [TX_PWR_BY_RATE_NUM_RF] | |
1252 | [TX_PWR_BY_RATE_NUM_SECTION]; | |
1253 | u8 txpwr_by_rate_base_24g[TX_PWR_BY_RATE_NUM_RF] | |
1254 | [TX_PWR_BY_RATE_NUM_RF] | |
1255 | [MAX_BASE_NUM_IN_PHY_REG_PG_24G]; | |
f3355dd9 LF |
1256 | u8 txpwr_by_rate_base_5g[TX_PWR_BY_RATE_NUM_RF] |
1257 | [TX_PWR_BY_RATE_NUM_RF] | |
1258 | [MAX_BASE_NUM_IN_PHY_REG_PG_5G]; | |
0c817338 LF |
1259 | u8 default_initialgain[4]; |
1260 | ||
e97b775d | 1261 | /* the current Tx power level */ |
0c817338 LF |
1262 | u8 cur_cck_txpwridx; |
1263 | u8 cur_ofdm24g_txpwridx; | |
26634c4b LF |
1264 | u8 cur_bw20_txpwridx; |
1265 | u8 cur_bw40_txpwridx; | |
0c817338 | 1266 | |
08aba42f | 1267 | s8 txpwr_limit_2_4g[MAX_REGULATION_NUM] |
d5e58252 | 1268 | [MAX_2_4G_BANDWIDTH_NUM] |
21e4b072 | 1269 | [MAX_RATE_SECTION_NUM] |
08aba42f | 1270 | [CHANNEL_MAX_NUMBER_2G] |
21e4b072 | 1271 | [MAX_RF_PATH_NUM]; |
08aba42f | 1272 | s8 txpwr_limit_5g[MAX_REGULATION_NUM] |
d5e58252 | 1273 | [MAX_5G_BANDWIDTH_NUM] |
08aba42f AB |
1274 | [MAX_RATE_SECTION_NUM] |
1275 | [CHANNEL_MAX_NUMBER_5G] | |
1276 | [MAX_RF_PATH_NUM]; | |
21e4b072 | 1277 | |
0c817338 | 1278 | u32 rfreg_chnlval[2]; |
7ea47240 | 1279 | bool apk_done; |
e97b775d | 1280 | u32 reg_rf3c[2]; /* pathA / pathB */ |
0c817338 | 1281 | |
f3355dd9 | 1282 | u32 backup_rf_0x1a;/*92ee*/ |
3dad618b | 1283 | /* bfsync */ |
0c817338 LF |
1284 | u8 framesync; |
1285 | u32 framesync_c34; | |
1286 | ||
1287 | u8 num_total_rfpath; | |
18d30067 | 1288 | struct phy_parameters hwparam_tables[MAX_TAB]; |
e97b775d | 1289 | u16 rf_pathmap; |
0f015453 | 1290 | |
f3355dd9 | 1291 | u8 hw_rof_enable; /*Enable GPIO[9] as WL RF HW PDn source*/ |
0f015453 | 1292 | enum rt_polarity_ctl polarity_ctl; |
0c817338 LF |
1293 | }; |
1294 | ||
1295 | #define MAX_TID_COUNT 9 | |
3dad618b C |
1296 | #define RTL_AGG_STOP 0 |
1297 | #define RTL_AGG_PROGRESS 1 | |
1298 | #define RTL_AGG_START 2 | |
1299 | #define RTL_AGG_OPERATIONAL 3 | |
0c817338 LF |
1300 | #define RTL_AGG_OFF 0 |
1301 | #define RTL_AGG_ON 1 | |
2461c7d6 LF |
1302 | #define RTL_RX_AGG_START 1 |
1303 | #define RTL_RX_AGG_STOP 0 | |
0c817338 LF |
1304 | #define RTL_AGG_EMPTYING_HW_QUEUE_ADDBA 2 |
1305 | #define RTL_AGG_EMPTYING_HW_QUEUE_DELBA 3 | |
1306 | ||
1307 | struct rtl_ht_agg { | |
1308 | u16 txq_id; | |
1309 | u16 wait_for_ba; | |
1310 | u16 start_idx; | |
1311 | u64 bitmap; | |
1312 | u32 rate_n_flags; | |
1313 | u8 agg_state; | |
2461c7d6 | 1314 | u8 rx_agg_state; |
0c817338 LF |
1315 | }; |
1316 | ||
26634c4b LF |
1317 | struct rssi_sta { |
1318 | long undec_sm_pwdb; | |
b9a758a8 | 1319 | long undec_sm_cck; |
26634c4b LF |
1320 | }; |
1321 | ||
0c817338 LF |
1322 | struct rtl_tid_data { |
1323 | u16 seq_number; | |
1324 | struct rtl_ht_agg agg; | |
1325 | }; | |
1326 | ||
3dad618b | 1327 | struct rtl_sta_info { |
2461c7d6 | 1328 | struct list_head list; |
3dad618b | 1329 | struct rtl_tid_data tids[MAX_TID_COUNT]; |
2461c7d6 LF |
1330 | /* just used for ap adhoc or mesh*/ |
1331 | struct rssi_sta rssi_stat; | |
73fb2705 LF |
1332 | u16 wireless_mode; |
1333 | u8 ratr_index; | |
1334 | u8 mimo_ps; | |
1335 | u8 mac_addr[ETH_ALEN]; | |
3dad618b C |
1336 | } __packed; |
1337 | ||
0c817338 LF |
1338 | struct rtl_priv; |
1339 | struct rtl_io { | |
1340 | struct device *dev; | |
62e63975 | 1341 | struct mutex bb_mutex; |
0c817338 LF |
1342 | |
1343 | /*PCI MEM map */ | |
1344 | unsigned long pci_mem_end; /*shared mem end */ | |
1345 | unsigned long pci_mem_start; /*shared mem start */ | |
1346 | ||
1347 | /*PCI IO map */ | |
1348 | unsigned long pci_base_addr; /*device I/O address */ | |
1349 | ||
1350 | void (*write8_async) (struct rtl_priv *rtlpriv, u32 addr, u8 val); | |
ff6ff96b LF |
1351 | void (*write16_async) (struct rtl_priv *rtlpriv, u32 addr, u16 val); |
1352 | void (*write32_async) (struct rtl_priv *rtlpriv, u32 addr, u32 val); | |
1353 | void (*writeN_sync) (struct rtl_priv *rtlpriv, u32 addr, void *buf, | |
1354 | u16 len); | |
0c817338 | 1355 | |
e97b775d LF |
1356 | u8(*read8_sync) (struct rtl_priv *rtlpriv, u32 addr); |
1357 | u16(*read16_sync) (struct rtl_priv *rtlpriv, u32 addr); | |
1358 | u32(*read32_sync) (struct rtl_priv *rtlpriv, u32 addr); | |
3dad618b | 1359 | |
0c817338 LF |
1360 | }; |
1361 | ||
1362 | struct rtl_mac { | |
1363 | u8 mac_addr[ETH_ALEN]; | |
1364 | u8 mac80211_registered; | |
1365 | u8 beacon_enabled; | |
1366 | ||
1367 | u32 tx_ss_num; | |
1368 | u32 rx_ss_num; | |
1369 | ||
57fbcce3 | 1370 | struct ieee80211_supported_band bands[NUM_NL80211_BANDS]; |
0c817338 LF |
1371 | struct ieee80211_hw *hw; |
1372 | struct ieee80211_vif *vif; | |
1373 | enum nl80211_iftype opmode; | |
1374 | ||
1375 | /*Probe Beacon management */ | |
1376 | struct rtl_tid_data tids[MAX_TID_COUNT]; | |
1377 | enum rtl_link_state link_state; | |
1378 | ||
1379 | int n_channels; | |
1380 | int n_bitrates; | |
1381 | ||
9c050440 | 1382 | bool offchan_delay; |
26634c4b LF |
1383 | u8 p2p; /*using p2p role*/ |
1384 | bool p2p_in_use; | |
3dad618b | 1385 | |
0c817338 LF |
1386 | /*filters */ |
1387 | u32 rx_conf; | |
1388 | u16 rx_mgt_filter; | |
1389 | u16 rx_ctrl_filter; | |
1390 | u16 rx_data_filter; | |
1391 | ||
1392 | bool act_scanning; | |
1393 | u8 cnt_after_linked; | |
26634c4b | 1394 | bool skip_scan; |
0c817338 | 1395 | |
e97b775d LF |
1396 | /* early mode */ |
1397 | /* skb wait queue */ | |
1398 | struct sk_buff_head skb_waitq[MAX_TID_COUNT]; | |
e97b775d | 1399 | |
f7953b2a LF |
1400 | u8 ht_stbc_cap; |
1401 | u8 ht_cur_stbc; | |
1402 | ||
1403 | /*vht support*/ | |
1404 | u8 vht_enable; | |
1405 | u8 bw_80; | |
1406 | u8 vht_cur_ldpc; | |
1407 | u8 vht_cur_stbc; | |
1408 | u8 vht_stbc_cap; | |
1409 | u8 vht_ldpc_cap; | |
1410 | ||
e97b775d LF |
1411 | /*RDG*/ |
1412 | bool rdg_en; | |
0c817338 | 1413 | |
e97b775d | 1414 | /*AP*/ |
1fca350b | 1415 | u8 bssid[ETH_ALEN] __aligned(2); |
e97b775d LF |
1416 | u32 vendor; |
1417 | u8 mcs[16]; /* 16 bytes mcs for HT rates. */ | |
1418 | u32 basic_rates; /* b/g rates */ | |
0c817338 LF |
1419 | u8 ht_enable; |
1420 | u8 sgi_40; | |
1421 | u8 sgi_20; | |
1422 | u8 bw_40; | |
560e334d | 1423 | u16 mode; /* wireless mode */ |
0c817338 LF |
1424 | u8 slot_time; |
1425 | u8 short_preamble; | |
1426 | u8 use_cts_protect; | |
1427 | u8 cur_40_prime_sc; | |
1428 | u8 cur_40_prime_sc_bk; | |
f3355dd9 | 1429 | u8 cur_80_prime_sc; |
0c817338 LF |
1430 | u64 tsf; |
1431 | u8 retry_short; | |
1432 | u8 retry_long; | |
1433 | u16 assoc_id; | |
26634c4b | 1434 | bool hiddenssid; |
0c817338 | 1435 | |
e97b775d LF |
1436 | /*IBSS*/ |
1437 | int beacon_interval; | |
0c817338 | 1438 | |
e97b775d LF |
1439 | /*AMPDU*/ |
1440 | u8 min_space_cfg; /*For Min spacing configurations */ | |
0c817338 LF |
1441 | u8 max_mss_density; |
1442 | u8 current_ampdu_factor; | |
1443 | u8 current_ampdu_density; | |
1444 | ||
1445 | /*QOS & EDCA */ | |
1446 | struct ieee80211_tx_queue_params edca_param[RTL_MAC80211_NUM_QUEUE]; | |
1447 | struct rtl_qos_parameters ac[AC_MAX]; | |
0f015453 LF |
1448 | |
1449 | /* counters */ | |
1450 | u64 last_txok_cnt; | |
1451 | u64 last_rxok_cnt; | |
1452 | u32 last_bt_edca_ul; | |
1453 | u32 last_bt_edca_dl; | |
1454 | }; | |
1455 | ||
1456 | struct btdm_8723 { | |
1457 | bool all_off; | |
1458 | bool agc_table_en; | |
1459 | bool adc_back_off_on; | |
1460 | bool b2_ant_hid_en; | |
1461 | bool low_penalty_rate_adaptive; | |
1462 | bool rf_rx_lpf_shrink; | |
1463 | bool reject_aggre_pkt; | |
1464 | bool tra_tdma_on; | |
1465 | u8 tra_tdma_nav; | |
1466 | u8 tra_tdma_ant; | |
1467 | bool tdma_on; | |
1468 | u8 tdma_ant; | |
1469 | u8 tdma_nav; | |
1470 | u8 tdma_dac_swing; | |
1471 | u8 fw_dac_swing_lvl; | |
1472 | bool ps_tdma_on; | |
1473 | u8 ps_tdma_byte[5]; | |
1474 | bool pta_on; | |
1475 | u32 val_0x6c0; | |
1476 | u32 val_0x6c8; | |
1477 | u32 val_0x6cc; | |
1478 | bool sw_dac_swing_on; | |
1479 | u32 sw_dac_swing_lvl; | |
1480 | u32 wlan_act_hi; | |
1481 | u32 wlan_act_lo; | |
1482 | u32 bt_retry_index; | |
1483 | bool dec_bt_pwr; | |
1484 | bool ignore_wlan_act; | |
1485 | }; | |
1486 | ||
1487 | struct bt_coexist_8723 { | |
1488 | u32 high_priority_tx; | |
1489 | u32 high_priority_rx; | |
1490 | u32 low_priority_tx; | |
1491 | u32 low_priority_rx; | |
1492 | u8 c2h_bt_info; | |
1493 | bool c2h_bt_info_req_sent; | |
1494 | bool c2h_bt_inquiry_page; | |
1495 | u32 bt_inq_page_start_time; | |
1496 | u8 bt_retry_cnt; | |
1497 | u8 c2h_bt_info_original; | |
1498 | u8 bt_inquiry_page_cnt; | |
1499 | struct btdm_8723 btdm; | |
0c817338 LF |
1500 | }; |
1501 | ||
1502 | struct rtl_hal { | |
1503 | struct ieee80211_hw *hw; | |
26634c4b | 1504 | bool driver_is_goingto_unload; |
2461c7d6 | 1505 | bool up_first_time; |
26634c4b | 1506 | bool first_init; |
2461c7d6 LF |
1507 | bool being_init_adapter; |
1508 | bool bbrf_ready; | |
26634c4b | 1509 | bool mac_func_enable; |
2cddad3c | 1510 | bool pre_edcca_enable; |
26634c4b | 1511 | struct bt_coexist_8723 hal_coex_8723; |
2461c7d6 | 1512 | |
0c817338 LF |
1513 | enum intf_type interface; |
1514 | u16 hw_type; /*92c or 92d or 92s and so on */ | |
e97b775d | 1515 | u8 ic_class; |
0c817338 | 1516 | u8 oem_id; |
18d30067 | 1517 | u32 version; /*version of chip */ |
0c817338 | 1518 | u8 state; /*stop 0, start 1 */ |
26634c4b | 1519 | u8 board_type; |
7fe1fe75 | 1520 | u8 package_type; |
21e4b072 LF |
1521 | u8 external_pa; |
1522 | ||
1523 | u8 pa_mode; | |
1524 | u8 pa_type_2g; | |
1525 | u8 pa_type_5g; | |
1526 | u8 lna_type_2g; | |
1527 | u8 lna_type_5g; | |
1528 | u8 external_pa_2g; | |
1529 | u8 external_lna_2g; | |
1530 | u8 external_pa_5g; | |
1531 | u8 external_lna_5g; | |
84d26fda PKS |
1532 | u8 type_glna; |
1533 | u8 type_gpa; | |
1534 | u8 type_alna; | |
1535 | u8 type_apa; | |
21e4b072 | 1536 | u8 rfe_type; |
0c817338 LF |
1537 | |
1538 | /*firmware */ | |
e97b775d | 1539 | u32 fwsize; |
0c817338 | 1540 | u8 *pfirmware; |
18d30067 G |
1541 | u16 fw_version; |
1542 | u16 fw_subversion; | |
7ea47240 | 1543 | bool h2c_setinprogress; |
0c817338 | 1544 | u8 last_hmeboxnum; |
2461c7d6 | 1545 | bool fw_ready; |
0c817338 LF |
1546 | /*Reserve page start offset except beacon in TxQ. */ |
1547 | u8 fw_rsvdpage_startoffset; | |
e97b775d | 1548 | u8 h2c_txcmd_seq; |
f3355dd9 | 1549 | u8 current_ra_rate; |
e97b775d LF |
1550 | |
1551 | /* FW Cmd IO related */ | |
1552 | u16 fwcmd_iomap; | |
1553 | u32 fwcmd_ioparam; | |
1554 | bool set_fwcmd_inprogress; | |
1555 | u8 current_fwcmd_io; | |
1556 | ||
4b04edc1 | 1557 | struct p2p_ps_offload_t p2p_ps_offload; |
26634c4b LF |
1558 | bool fw_clk_change_in_progress; |
1559 | bool allow_sw_to_change_hwclc; | |
1560 | u8 fw_ps_state; | |
e97b775d LF |
1561 | /**/ |
1562 | bool driver_going2unload; | |
1563 | ||
1564 | /*AMPDU init min space*/ | |
1565 | u8 minspace_cfg; /*For Min spacing configurations */ | |
1566 | ||
1567 | /* Dual mac */ | |
1568 | enum macphy_mode macphymode; | |
1569 | enum band_type current_bandtype; /* 0:2.4G, 1:5G */ | |
1570 | enum band_type current_bandtypebackup; | |
1571 | enum band_type bandset; | |
1572 | /* dual MAC 0--Mac0 1--Mac1 */ | |
1573 | u32 interfaceindex; | |
1574 | /* just for DualMac S3S4 */ | |
1575 | u8 macphyctl_reg; | |
1576 | bool earlymode_enable; | |
26634c4b | 1577 | u8 max_earlymode_num; |
e97b775d LF |
1578 | /* Dual mac*/ |
1579 | bool during_mac0init_radiob; | |
1580 | bool during_mac1init_radioa; | |
1581 | bool reloadtxpowerindex; | |
1582 | /* True if IMR or IQK have done | |
1583 | for 2.4G in scan progress */ | |
1584 | bool load_imrandiqk_setting_for2g; | |
1585 | ||
1586 | bool disable_amsdu_8k; | |
2461c7d6 LF |
1587 | bool master_of_dmsp; |
1588 | bool slave_of_dmsp; | |
f3355dd9 LF |
1589 | |
1590 | u16 rx_tag;/*for 92ee*/ | |
1591 | u8 rts_en; | |
f7953b2a LF |
1592 | |
1593 | /*for wowlan*/ | |
1594 | bool wow_enable; | |
1595 | bool enter_pnp_sleep; | |
1596 | bool wake_from_pnp_sleep; | |
1597 | bool wow_enabled; | |
1598 | __kernel_time_t last_suspend_sec; | |
1599 | u32 wowlan_fwsize; | |
1600 | u8 *wowlan_firmware; | |
1601 | ||
1602 | u8 hw_rof_enable; /*Enable GPIO[9] as WL RF HW PDn source*/ | |
1603 | ||
1604 | bool real_wow_v2_enable; | |
1605 | bool re_init_llt_table; | |
0c817338 LF |
1606 | }; |
1607 | ||
1608 | struct rtl_security { | |
1609 | /*default 0 */ | |
1610 | bool use_sw_sec; | |
1611 | ||
1612 | bool being_setkey; | |
1613 | bool use_defaultkey; | |
1614 | /*Encryption Algorithm for Unicast Packet */ | |
1615 | enum rt_enc_alg pairwise_enc_algorithm; | |
1616 | /*Encryption Algorithm for Brocast/Multicast */ | |
1617 | enum rt_enc_alg group_enc_algorithm; | |
3dad618b C |
1618 | /*Cam Entry Bitmap */ |
1619 | u32 hwsec_cam_bitmap; | |
1620 | u8 hwsec_cam_sta_addr[TOTAL_CAM_ENTRY][ETH_ALEN]; | |
0c817338 LF |
1621 | /*local Key buffer, indx 0 is for |
1622 | pairwise key 1-4 is for agoup key. */ | |
1623 | u8 key_buf[KEY_BUF_SIZE][MAX_KEY_LEN]; | |
1624 | u8 key_len[KEY_BUF_SIZE]; | |
1625 | ||
1626 | /*The pointer of Pairwise Key, | |
1627 | it always points to KeyBuf[4] */ | |
1628 | u8 *pairwise_key; | |
1629 | }; | |
1630 | ||
e6deaf81 LF |
1631 | #define ASSOCIATE_ENTRY_NUM 33 |
1632 | ||
1633 | struct fast_ant_training { | |
1634 | u8 bssid[6]; | |
1635 | u8 antsel_rx_keep_0; | |
1636 | u8 antsel_rx_keep_1; | |
1637 | u8 antsel_rx_keep_2; | |
1638 | u32 ant_sum[7]; | |
1639 | u32 ant_cnt[7]; | |
1640 | u32 ant_ave[7]; | |
1641 | u8 fat_state; | |
1642 | u32 train_idx; | |
1643 | u8 antsel_a[ASSOCIATE_ENTRY_NUM]; | |
1644 | u8 antsel_b[ASSOCIATE_ENTRY_NUM]; | |
1645 | u8 antsel_c[ASSOCIATE_ENTRY_NUM]; | |
1646 | u32 main_ant_sum[ASSOCIATE_ENTRY_NUM]; | |
1647 | u32 aux_ant_sum[ASSOCIATE_ENTRY_NUM]; | |
1648 | u32 main_ant_cnt[ASSOCIATE_ENTRY_NUM]; | |
1649 | u32 aux_ant_cnt[ASSOCIATE_ENTRY_NUM]; | |
1650 | u8 rx_idle_ant; | |
1651 | bool becomelinked; | |
1652 | }; | |
1653 | ||
2cddad3c | 1654 | struct dm_phy_dbg_info { |
08aba42f | 1655 | s8 rx_snrdb[4]; |
2cddad3c LF |
1656 | u64 num_qry_phy_status; |
1657 | u64 num_qry_phy_status_cck; | |
1658 | u64 num_qry_phy_status_ofdm; | |
1659 | u16 num_qry_beacon_pkt; | |
1660 | u16 num_non_be_pkt; | |
1661 | s32 rx_evm[4]; | |
1662 | }; | |
1663 | ||
0c817338 | 1664 | struct rtl_dm { |
e97b775d | 1665 | /*PHY status for Dynamic Management */ |
da17fcff | 1666 | long entry_min_undec_sm_pwdb; |
b9a758a8 | 1667 | long undec_sm_cck; |
da17fcff LF |
1668 | long undec_sm_pwdb; /*out dm */ |
1669 | long entry_max_undec_sm_pwdb; | |
b9a758a8 | 1670 | s32 ofdm_pkt_cnt; |
7ea47240 LF |
1671 | bool dm_initialgain_enable; |
1672 | bool dynamic_txpower_enable; | |
1673 | bool current_turbo_edca; | |
1674 | bool is_any_nonbepkts; /*out dm */ | |
1675 | bool is_cur_rdlstate; | |
3dad618b | 1676 | bool txpower_trackinginit; |
7ea47240 LF |
1677 | bool disable_framebursting; |
1678 | bool cck_inch14; | |
1679 | bool txpower_tracking; | |
1680 | bool useramask; | |
1681 | bool rfpath_rxenable[4]; | |
e97b775d LF |
1682 | bool inform_fw_driverctrldm; |
1683 | bool current_mrc_switch; | |
1684 | u8 txpowercount; | |
b9a758a8 | 1685 | u8 powerindex_backup[6]; |
0c817338 | 1686 | |
e97b775d | 1687 | u8 thermalvalue_rxgain; |
0c817338 LF |
1688 | u8 thermalvalue_iqk; |
1689 | u8 thermalvalue_lck; | |
1690 | u8 thermalvalue; | |
1691 | u8 last_dtp_lvl; | |
e97b775d LF |
1692 | u8 thermalvalue_avg[AVG_THERMAL_NUM]; |
1693 | u8 thermalvalue_avg_index; | |
1637c1b7 | 1694 | u8 tm_trigger; |
e97b775d | 1695 | bool done_txpower; |
0c817338 | 1696 | u8 dynamic_txhighpower_lvl; /*Tx high power level */ |
e97b775d | 1697 | u8 dm_flag; /*Indicate each dynamic mechanism's status. */ |
b9a758a8 | 1698 | u8 dm_flag_tmp; |
0c817338 | 1699 | u8 dm_type; |
b9a758a8 | 1700 | u8 dm_rssi_sel; |
0c817338 | 1701 | u8 txpower_track_control; |
e97b775d LF |
1702 | bool interrupt_migration; |
1703 | bool disable_tx_int; | |
08aba42f | 1704 | s8 ofdm_index[MAX_RF_PATH]; |
f3355dd9 LF |
1705 | u8 default_ofdm_index; |
1706 | u8 default_cck_index; | |
08aba42f AB |
1707 | s8 cck_index; |
1708 | s8 delta_power_index[MAX_RF_PATH]; | |
1709 | s8 delta_power_index_last[MAX_RF_PATH]; | |
1710 | s8 power_index_offset[MAX_RF_PATH]; | |
1711 | s8 absolute_ofdm_swing_idx[MAX_RF_PATH]; | |
1712 | s8 remnant_ofdm_swing_idx[MAX_RF_PATH]; | |
1713 | s8 remnant_cck_idx; | |
f3355dd9 LF |
1714 | bool modify_txagc_flag_path_a; |
1715 | bool modify_txagc_flag_path_b; | |
2cddad3c LF |
1716 | |
1717 | bool one_entry_only; | |
1718 | struct dm_phy_dbg_info dbginfo; | |
1719 | ||
1720 | /* Dynamic ATC switch */ | |
1721 | bool atc_status; | |
1722 | bool large_cfo_hit; | |
1723 | bool is_freeze; | |
1724 | int cfo_tail[2]; | |
1725 | int cfo_ave_pre; | |
1726 | int crystal_cap; | |
1727 | u8 cfo_threshold; | |
1728 | u32 packet_count; | |
1729 | u32 packet_count_pre; | |
f3355dd9 | 1730 | u8 tx_rate; |
e6deaf81 LF |
1731 | |
1732 | /*88e tx power tracking*/ | |
f3355dd9 | 1733 | u8 swing_idx_ofdm[MAX_RF_PATH]; |
e6deaf81 | 1734 | u8 swing_idx_ofdm_cur; |
2cddad3c | 1735 | u8 swing_idx_ofdm_base[MAX_RF_PATH]; |
e6deaf81 LF |
1736 | bool swing_flag_ofdm; |
1737 | u8 swing_idx_cck; | |
1738 | u8 swing_idx_cck_cur; | |
1739 | u8 swing_idx_cck_base; | |
1740 | bool swing_flag_cck; | |
2461c7d6 | 1741 | |
08aba42f AB |
1742 | s8 swing_diff_2g; |
1743 | s8 swing_diff_5g; | |
f3355dd9 LF |
1744 | |
1745 | u8 delta_swing_table_idx_24gccka_p[DEL_SW_IDX_SZ]; | |
1746 | u8 delta_swing_table_idx_24gccka_n[DEL_SW_IDX_SZ]; | |
1747 | u8 delta_swing_table_idx_24gcckb_p[DEL_SW_IDX_SZ]; | |
1748 | u8 delta_swing_table_idx_24gcckb_n[DEL_SW_IDX_SZ]; | |
1749 | u8 delta_swing_table_idx_24ga_p[DEL_SW_IDX_SZ]; | |
1750 | u8 delta_swing_table_idx_24ga_n[DEL_SW_IDX_SZ]; | |
1751 | u8 delta_swing_table_idx_24gb_p[DEL_SW_IDX_SZ]; | |
1752 | u8 delta_swing_table_idx_24gb_n[DEL_SW_IDX_SZ]; | |
1753 | u8 delta_swing_table_idx_5ga_p[BAND_NUM][DEL_SW_IDX_SZ]; | |
1754 | u8 delta_swing_table_idx_5ga_n[BAND_NUM][DEL_SW_IDX_SZ]; | |
1755 | u8 delta_swing_table_idx_5gb_p[BAND_NUM][DEL_SW_IDX_SZ]; | |
1756 | u8 delta_swing_table_idx_5gb_n[BAND_NUM][DEL_SW_IDX_SZ]; | |
1757 | u8 delta_swing_table_idx_24ga_p_8188e[DEL_SW_IDX_SZ]; | |
1758 | u8 delta_swing_table_idx_24ga_n_8188e[DEL_SW_IDX_SZ]; | |
1759 | ||
2461c7d6 LF |
1760 | /* DMSP */ |
1761 | bool supp_phymode_switch; | |
e6deaf81 | 1762 | |
f3355dd9 | 1763 | /* DulMac */ |
e6deaf81 | 1764 | struct fast_ant_training fat_table; |
f3355dd9 LF |
1765 | |
1766 | u8 resp_tx_path; | |
1767 | u8 path_sel; | |
1768 | u32 patha_sum; | |
1769 | u32 pathb_sum; | |
1770 | u32 patha_cnt; | |
1771 | u32 pathb_cnt; | |
1772 | ||
1773 | u8 pre_channel; | |
1774 | u8 *p_channel; | |
1775 | u8 linked_interval; | |
1776 | ||
1777 | u64 last_tx_ok_cnt; | |
1778 | u64 last_rx_ok_cnt; | |
0c817338 LF |
1779 | }; |
1780 | ||
7ce24ab7 | 1781 | #define EFUSE_MAX_LOGICAL_SIZE 512 |
0c817338 LF |
1782 | |
1783 | struct rtl_efuse { | |
e97b775d | 1784 | bool autoLoad_ok; |
0c817338 LF |
1785 | bool bootfromefuse; |
1786 | u16 max_physical_size; | |
0c817338 LF |
1787 | |
1788 | u8 efuse_map[2][EFUSE_MAX_LOGICAL_SIZE]; | |
1789 | u16 efuse_usedbytes; | |
1790 | u8 efuse_usedpercentage; | |
e97b775d LF |
1791 | #ifdef EFUSE_REPG_WORKAROUND |
1792 | bool efuse_re_pg_sec1flag; | |
1793 | u8 efuse_re_pg_data[8]; | |
1794 | #endif | |
0c817338 LF |
1795 | |
1796 | u8 autoload_failflag; | |
e97b775d | 1797 | u8 autoload_status; |
0c817338 LF |
1798 | |
1799 | short epromtype; | |
1800 | u16 eeprom_vid; | |
1801 | u16 eeprom_did; | |
1802 | u16 eeprom_svid; | |
1803 | u16 eeprom_smid; | |
1804 | u8 eeprom_oemid; | |
1805 | u16 eeprom_channelplan; | |
1806 | u8 eeprom_version; | |
18d30067 G |
1807 | u8 board_type; |
1808 | u8 external_pa; | |
0c817338 LF |
1809 | |
1810 | u8 dev_addr[6]; | |
e6deaf81 LF |
1811 | u8 wowlan_enable; |
1812 | u8 antenna_div_cfg; | |
1813 | u8 antenna_div_type; | |
0c817338 | 1814 | |
7ea47240 | 1815 | bool txpwr_fromeprom; |
e97b775d | 1816 | u8 eeprom_crystalcap; |
0c817338 | 1817 | u8 eeprom_tssi[2]; |
e97b775d LF |
1818 | u8 eeprom_tssi_5g[3][2]; /* for 5GL/5GM/5GH band. */ |
1819 | u8 eeprom_pwrlimit_ht20[CHANNEL_GROUP_MAX]; | |
1820 | u8 eeprom_pwrlimit_ht40[CHANNEL_GROUP_MAX]; | |
2cddad3c LF |
1821 | u8 eeprom_chnlarea_txpwr_cck[MAX_RF_PATH][CHANNEL_GROUP_MAX_2G]; |
1822 | u8 eeprom_chnlarea_txpwr_ht40_1s[MAX_RF_PATH][CHANNEL_GROUP_MAX]; | |
1823 | u8 eprom_chnl_txpwr_ht40_2sdf[MAX_RF_PATH][CHANNEL_GROUP_MAX]; | |
e97b775d LF |
1824 | |
1825 | u8 internal_pa_5g[2]; /* pathA / pathB */ | |
1826 | u8 eeprom_c9; | |
1827 | u8 eeprom_cc; | |
0c817338 LF |
1828 | |
1829 | /*For power group */ | |
e97b775d LF |
1830 | u8 eeprom_pwrgroup[2][3]; |
1831 | u8 pwrgroup_ht20[2][CHANNEL_MAX_NUMBER]; | |
1832 | u8 pwrgroup_ht40[2][CHANNEL_MAX_NUMBER]; | |
1833 | ||
f3355dd9 LF |
1834 | u8 txpwrlevel_cck[MAX_RF_PATH][CHANNEL_MAX_NUMBER_2G]; |
1835 | /*For HT 40MHZ pwr */ | |
1836 | u8 txpwrlevel_ht40_1s[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
1837 | /*For HT 40MHZ pwr */ | |
1838 | u8 txpwrlevel_ht40_2s[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
1839 | ||
1840 | /*--------------------------------------------------------* | |
1841 | * 8192CE\8192SE\8192DE\8723AE use the following 4 arrays, | |
1842 | * other ICs (8188EE\8723BE\8192EE\8812AE...) | |
1843 | * define new arrays in Windows code. | |
1844 | * BUT, in linux code, we use the same array for all ICs. | |
1845 | * | |
1846 | * The Correspondance relation between two arrays is: | |
1847 | * txpwr_cckdiff[][] == CCK_24G_Diff[][] | |
1848 | * txpwr_ht20diff[][] == BW20_24G_Diff[][] | |
1849 | * txpwr_ht40diff[][] == BW40_24G_Diff[][] | |
1850 | * txpwr_legacyhtdiff[][] == OFDM_24G_Diff[][] | |
1851 | * | |
1852 | * Sizes of these arrays are decided by the larger ones. | |
1853 | */ | |
08aba42f AB |
1854 | s8 txpwr_cckdiff[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; |
1855 | s8 txpwr_ht20diff[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
1856 | s8 txpwr_ht40diff[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
1857 | s8 txpwr_legacyhtdiff[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
f3355dd9 LF |
1858 | |
1859 | u8 txpwr_5g_bw40base[MAX_RF_PATH][CHANNEL_MAX_NUMBER]; | |
1860 | u8 txpwr_5g_bw80base[MAX_RF_PATH][CHANNEL_MAX_NUMBER_5G_80M]; | |
08aba42f AB |
1861 | s8 txpwr_5g_ofdmdiff[MAX_RF_PATH][MAX_TX_COUNT]; |
1862 | s8 txpwr_5g_bw20diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
1863 | s8 txpwr_5g_bw40diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
1864 | s8 txpwr_5g_bw80diff[MAX_RF_PATH][MAX_TX_COUNT]; | |
f3355dd9 | 1865 | |
e97b775d LF |
1866 | u8 txpwr_safetyflag; /* Band edge enable flag */ |
1867 | u16 eeprom_txpowerdiff; | |
1868 | u8 legacy_httxpowerdiff; /* Legacy to HT rate power diff */ | |
1869 | u8 antenna_txpwdiff[3]; | |
0c817338 LF |
1870 | |
1871 | u8 eeprom_regulatory; | |
1872 | u8 eeprom_thermalmeter; | |
e97b775d LF |
1873 | u8 thermalmeter[2]; /*ThermalMeter, index 0 for RFIC0, 1 for RFIC1 */ |
1874 | u16 tssi_13dbm; | |
1875 | u8 crystalcap; /* CrystalCap. */ | |
1876 | u8 delta_iqk; | |
1877 | u8 delta_lck; | |
0c817338 LF |
1878 | |
1879 | u8 legacy_ht_txpowerdiff; /*Legacy to HT rate power diff */ | |
7ea47240 | 1880 | bool apk_thermalmeterignore; |
e97b775d LF |
1881 | |
1882 | bool b1x1_recvcombine; | |
1883 | bool b1ss_support; | |
1884 | ||
1885 | /*channel plan */ | |
1886 | u8 channel_plan; | |
0c817338 LF |
1887 | }; |
1888 | ||
8479580b PKS |
1889 | struct rtl_tx_report { |
1890 | atomic_t sn; | |
1891 | u16 last_sent_sn; | |
1892 | unsigned long last_sent_time; | |
1893 | u16 last_recv_sn; | |
1894 | }; | |
1895 | ||
0c817338 | 1896 | struct rtl_ps_ctl { |
e97b775d | 1897 | bool pwrdomain_protect; |
7ea47240 | 1898 | bool in_powersavemode; |
0c817338 | 1899 | bool rfchange_inprogress; |
7ea47240 LF |
1900 | bool swrf_processing; |
1901 | bool hwradiooff; | |
0c817338 LF |
1902 | /* |
1903 | * just for PCIE ASPM | |
1904 | * If it supports ASPM, Offset[560h] = 0x40, | |
1905 | * otherwise Offset[560h] = 0x00. | |
1906 | * */ | |
7ea47240 LF |
1907 | bool support_aspm; |
1908 | bool support_backdoor; | |
0c817338 LF |
1909 | |
1910 | /*for LPS */ | |
1911 | enum rt_psmode dot11_psmode; /*Power save mode configured. */ | |
e97b775d | 1912 | bool swctrl_lps; |
7ea47240 LF |
1913 | bool leisure_ps; |
1914 | bool fwctrl_lps; | |
0c817338 LF |
1915 | u8 fwctrl_psmode; |
1916 | /*For Fw control LPS mode */ | |
7ea47240 | 1917 | u8 reg_fwctrl_lps; |
0c817338 | 1918 | /*Record Fw PS mode status. */ |
7ea47240 | 1919 | bool fw_current_inpsmode; |
0c817338 LF |
1920 | u8 reg_max_lps_awakeintvl; |
1921 | bool report_linked; | |
26634c4b | 1922 | bool low_power_enable;/*for 32k*/ |
0c817338 LF |
1923 | |
1924 | /*for IPS */ | |
7ea47240 | 1925 | bool inactiveps; |
0c817338 LF |
1926 | |
1927 | u32 rfoff_reason; | |
1928 | ||
1929 | /*RF OFF Level */ | |
1930 | u32 cur_ps_level; | |
1931 | u32 reg_rfps_level; | |
1932 | ||
1933 | /*just for PCIE ASPM */ | |
1934 | u8 const_amdpci_aspm; | |
18d30067 | 1935 | bool pwrdown_mode; |
e97b775d | 1936 | |
0c817338 LF |
1937 | enum rf_pwrstate inactive_pwrstate; |
1938 | enum rf_pwrstate rfpwr_state; /*cur power state */ | |
e97b775d LF |
1939 | |
1940 | /* for SW LPS*/ | |
1941 | bool sw_ps_enabled; | |
1942 | bool state; | |
1943 | bool state_inap; | |
1944 | bool multi_buffered; | |
1945 | u16 nullfunc_seq; | |
1946 | unsigned int dtim_counter; | |
1947 | unsigned int sleep_ms; | |
1948 | unsigned long last_sleep_jiffies; | |
1949 | unsigned long last_awake_jiffies; | |
1950 | unsigned long last_delaylps_stamp_jiffies; | |
1951 | unsigned long last_dtim; | |
1952 | unsigned long last_beacon; | |
1953 | unsigned long last_action; | |
1954 | unsigned long last_slept; | |
26634c4b LF |
1955 | |
1956 | /*For P2P PS */ | |
1957 | struct rtl_p2p_ps_info p2p_ps_info; | |
1958 | u8 pwr_mode; | |
1959 | u8 smart_ps; | |
f7953b2a LF |
1960 | |
1961 | /* wake up on line */ | |
1962 | u8 wo_wlan_mode; | |
1963 | u8 arp_offload_enable; | |
1964 | u8 gtk_offload_enable; | |
1965 | /* Used for WOL, indicates the reason for waking event.*/ | |
1966 | u32 wakeup_reason; | |
1967 | /* Record the last waking time for comparison with setting key. */ | |
1968 | u64 last_wakeup_time; | |
0c817338 LF |
1969 | }; |
1970 | ||
1971 | struct rtl_stats { | |
0f015453 | 1972 | u8 psaddr[ETH_ALEN]; |
0c817338 LF |
1973 | u32 mac_time[2]; |
1974 | s8 rssi; | |
1975 | u8 signal; | |
1976 | u8 noise; | |
e6deaf81 | 1977 | u8 rate; /* hw desc rate */ |
0c817338 LF |
1978 | u8 received_channel; |
1979 | u8 control; | |
1980 | u8 mask; | |
1981 | u8 freq; | |
1982 | u16 len; | |
1983 | u64 tsf; | |
1984 | u32 beacon_time; | |
1985 | u8 nic_type; | |
1986 | u16 length; | |
1987 | u8 signalquality; /*in 0-100 index. */ | |
1988 | /* | |
1989 | * Real power in dBm for this packet, | |
1990 | * no beautification and aggregation. | |
1991 | * */ | |
1992 | s32 recvsignalpower; | |
1993 | s8 rxpower; /*in dBm Translate from PWdB */ | |
1994 | u8 signalstrength; /*in 0-100 index. */ | |
7ea47240 LF |
1995 | u16 hwerror:1; |
1996 | u16 crc:1; | |
1997 | u16 icv:1; | |
1998 | u16 shortpreamble:1; | |
0c817338 LF |
1999 | u16 antenna:1; |
2000 | u16 decrypted:1; | |
2001 | u16 wakeup:1; | |
2002 | u32 timestamp_low; | |
2003 | u32 timestamp_high; | |
21e4b072 | 2004 | bool shift; |
0c817338 LF |
2005 | |
2006 | u8 rx_drvinfo_size; | |
2007 | u8 rx_bufshift; | |
7ea47240 | 2008 | bool isampdu; |
e97b775d | 2009 | bool isfirst_ampdu; |
0c817338 | 2010 | bool rx_is40Mhzpacket; |
21e4b072 | 2011 | u8 rx_packet_bw; |
0c817338 LF |
2012 | u32 rx_pwdb_all; |
2013 | u8 rx_mimo_signalstrength[4]; /*in 0~100 index */ | |
c151aed6 | 2014 | s8 rx_mimo_signalquality[4]; |
f3a97e93 LF |
2015 | u8 rx_mimo_evm_dbm[4]; |
2016 | u16 cfo_short[4]; /* per-path's Cfo_short */ | |
2017 | u16 cfo_tail[4]; | |
2018 | ||
f3355dd9 LF |
2019 | s8 rx_mimo_sig_qual[4]; |
2020 | u8 rx_pwr[4]; /* per-path's pwdb */ | |
2021 | u8 rx_snr[4]; /* per-path's SNR */ | |
21e4b072 LF |
2022 | u8 bandwidth; |
2023 | u8 bt_coex_pwr_adjust; | |
7ea47240 LF |
2024 | bool packet_matchbssid; |
2025 | bool is_cck; | |
5c079d88 | 2026 | bool is_ht; |
7ea47240 LF |
2027 | bool packet_toself; |
2028 | bool packet_beacon; /*for rssi */ | |
08aba42f | 2029 | s8 cck_adc_pwdb[4]; /*for rx path selection */ |
e6deaf81 | 2030 | |
21e4b072 LF |
2031 | bool is_vht; |
2032 | bool is_short_gi; | |
2033 | u8 vht_nss; | |
2034 | ||
e6deaf81 LF |
2035 | u8 packet_report_type; |
2036 | ||
2037 | u32 macid; | |
2038 | u8 wake_match; | |
2039 | u32 bt_rx_rssi_percentage; | |
2040 | u32 macid_valid_entry[2]; | |
0c817338 LF |
2041 | }; |
2042 | ||
e6deaf81 | 2043 | |
0c817338 | 2044 | struct rt_link_detect { |
2461c7d6 LF |
2045 | /* count for roaming */ |
2046 | u32 bcn_rx_inperiod; | |
2047 | u32 roam_times; | |
2048 | ||
0c817338 LF |
2049 | u32 num_tx_in4period[4]; |
2050 | u32 num_rx_in4period[4]; | |
2051 | ||
2052 | u32 num_tx_inperiod; | |
2053 | u32 num_rx_inperiod; | |
2054 | ||
7ea47240 | 2055 | bool busytraffic; |
2461c7d6 LF |
2056 | bool tx_busy_traffic; |
2057 | bool rx_busy_traffic; | |
7ea47240 LF |
2058 | bool higher_busytraffic; |
2059 | bool higher_busyrxtraffic; | |
3dad618b C |
2060 | |
2061 | u32 tidtx_in4period[MAX_TID_COUNT][4]; | |
2062 | u32 tidtx_inperiod[MAX_TID_COUNT]; | |
2063 | bool higher_busytxtraffic[MAX_TID_COUNT]; | |
0c817338 LF |
2064 | }; |
2065 | ||
2066 | struct rtl_tcb_desc { | |
9afa2e44 | 2067 | u8 packet_bw:2; |
7ea47240 LF |
2068 | u8 multicast:1; |
2069 | u8 broadcast:1; | |
2070 | ||
2071 | u8 rts_stbc:1; | |
2072 | u8 rts_enable:1; | |
2073 | u8 cts_enable:1; | |
2074 | u8 rts_use_shortpreamble:1; | |
2075 | u8 rts_use_shortgi:1; | |
0c817338 | 2076 | u8 rts_sc:1; |
7ea47240 | 2077 | u8 rts_bw:1; |
0c817338 LF |
2078 | u8 rts_rate; |
2079 | ||
2080 | u8 use_shortgi:1; | |
2081 | u8 use_shortpreamble:1; | |
2082 | u8 use_driver_rate:1; | |
2083 | u8 disable_ratefallback:1; | |
2084 | ||
8479580b PKS |
2085 | u8 use_spe_rpt:1; |
2086 | ||
0c817338 LF |
2087 | u8 ratr_index; |
2088 | u8 mac_id; | |
2089 | u8 hw_rate; | |
e97b775d LF |
2090 | |
2091 | u8 last_inipkt:1; | |
2092 | u8 cmd_or_init:1; | |
2093 | u8 queue_index; | |
2094 | ||
2095 | /* early mode */ | |
2096 | u8 empkt_num; | |
2097 | /* The max value by HW */ | |
e6deaf81 | 2098 | u32 empkt_len[10]; |
c151aed6 | 2099 | bool tx_enable_sw_calc_duration; |
0c817338 LF |
2100 | }; |
2101 | ||
f7953b2a LF |
2102 | struct rtl_wow_pattern { |
2103 | u8 type; | |
2104 | u16 crc; | |
2105 | u32 mask[4]; | |
2106 | }; | |
2107 | ||
0c817338 LF |
2108 | struct rtl_hal_ops { |
2109 | int (*init_sw_vars) (struct ieee80211_hw *hw); | |
2110 | void (*deinit_sw_vars) (struct ieee80211_hw *hw); | |
62e63975 | 2111 | void (*read_chip_version)(struct ieee80211_hw *hw); |
0c817338 LF |
2112 | void (*read_eeprom_info) (struct ieee80211_hw *hw); |
2113 | void (*interrupt_recognized) (struct ieee80211_hw *hw, | |
2114 | u32 *p_inta, u32 *p_intb); | |
2115 | int (*hw_init) (struct ieee80211_hw *hw); | |
2116 | void (*hw_disable) (struct ieee80211_hw *hw); | |
e97b775d LF |
2117 | void (*hw_suspend) (struct ieee80211_hw *hw); |
2118 | void (*hw_resume) (struct ieee80211_hw *hw); | |
0c817338 LF |
2119 | void (*enable_interrupt) (struct ieee80211_hw *hw); |
2120 | void (*disable_interrupt) (struct ieee80211_hw *hw); | |
2121 | int (*set_network_type) (struct ieee80211_hw *hw, | |
2122 | enum nl80211_iftype type); | |
18d30067 G |
2123 | void (*set_chk_bssid)(struct ieee80211_hw *hw, |
2124 | bool check_bssid); | |
0c817338 LF |
2125 | void (*set_bw_mode) (struct ieee80211_hw *hw, |
2126 | enum nl80211_channel_type ch_type); | |
e97b775d | 2127 | u8(*switch_channel) (struct ieee80211_hw *hw); |
0c817338 LF |
2128 | void (*set_qos) (struct ieee80211_hw *hw, int aci); |
2129 | void (*set_bcn_reg) (struct ieee80211_hw *hw); | |
2130 | void (*set_bcn_intv) (struct ieee80211_hw *hw); | |
2131 | void (*update_interrupt_mask) (struct ieee80211_hw *hw, | |
2132 | u32 add_msr, u32 rm_msr); | |
2133 | void (*get_hw_reg) (struct ieee80211_hw *hw, u8 variable, u8 *val); | |
2134 | void (*set_hw_reg) (struct ieee80211_hw *hw, u8 variable, u8 *val); | |
3dad618b C |
2135 | void (*update_rate_tbl) (struct ieee80211_hw *hw, |
2136 | struct ieee80211_sta *sta, u8 rssi_level); | |
f3355dd9 LF |
2137 | void (*pre_fill_tx_bd_desc)(struct ieee80211_hw *hw, u8 *tx_bd_desc, |
2138 | u8 *desc, u8 queue_index, | |
2139 | struct sk_buff *skb, dma_addr_t addr); | |
0c817338 | 2140 | void (*update_rate_mask) (struct ieee80211_hw *hw, u8 rssi_level); |
f3355dd9 LF |
2141 | u16 (*rx_desc_buff_remained_cnt)(struct ieee80211_hw *hw, |
2142 | u8 queue_index); | |
2143 | void (*rx_check_dma_ok)(struct ieee80211_hw *hw, u8 *header_desc, | |
2144 | u8 queue_index); | |
0c817338 LF |
2145 | void (*fill_tx_desc) (struct ieee80211_hw *hw, |
2146 | struct ieee80211_hdr *hdr, u8 *pdesc_tx, | |
f3355dd9 | 2147 | u8 *pbd_desc_tx, |
0c817338 | 2148 | struct ieee80211_tx_info *info, |
36323f81 | 2149 | struct ieee80211_sta *sta, |
3dad618b C |
2150 | struct sk_buff *skb, u8 hw_queue, |
2151 | struct rtl_tcb_desc *ptcb_desc); | |
3dad618b | 2152 | void (*fill_fake_txdesc) (struct ieee80211_hw *hw, u8 *pDesc, |
18d30067 | 2153 | u32 buffer_len, bool bIsPsPoll); |
0c817338 | 2154 | void (*fill_tx_cmddesc) (struct ieee80211_hw *hw, u8 *pdesc, |
7ea47240 | 2155 | bool firstseg, bool lastseg, |
0c817338 | 2156 | struct sk_buff *skb); |
7ea47240 | 2157 | bool (*query_rx_desc) (struct ieee80211_hw *hw, |
0c817338 LF |
2158 | struct rtl_stats *stats, |
2159 | struct ieee80211_rx_status *rx_status, | |
2160 | u8 *pdesc, struct sk_buff *skb); | |
2161 | void (*set_channel_access) (struct ieee80211_hw *hw); | |
7ea47240 | 2162 | bool (*radio_onoff_checking) (struct ieee80211_hw *hw, u8 *valid); |
0c817338 LF |
2163 | void (*dm_watchdog) (struct ieee80211_hw *hw); |
2164 | void (*scan_operation_backup) (struct ieee80211_hw *hw, u8 operation); | |
7ea47240 | 2165 | bool (*set_rf_power_state) (struct ieee80211_hw *hw, |
0c817338 LF |
2166 | enum rf_pwrstate rfpwr_state); |
2167 | void (*led_control) (struct ieee80211_hw *hw, | |
2168 | enum led_ctl_mode ledaction); | |
f3355dd9 LF |
2169 | void (*set_desc)(struct ieee80211_hw *hw, u8 *pdesc, bool istx, |
2170 | u8 desc_name, u8 *val); | |
7ea47240 | 2171 | u32 (*get_desc) (u8 *pdesc, bool istx, u8 desc_name); |
2cddad3c LF |
2172 | bool (*is_tx_desc_closed) (struct ieee80211_hw *hw, |
2173 | u8 hw_queue, u16 index); | |
3dad618b | 2174 | void (*tx_polling) (struct ieee80211_hw *hw, u8 hw_queue); |
0c817338 LF |
2175 | void (*enable_hw_sec) (struct ieee80211_hw *hw); |
2176 | void (*set_key) (struct ieee80211_hw *hw, u32 key_index, | |
3dad618b | 2177 | u8 *macaddr, bool is_group, u8 enc_algo, |
0c817338 LF |
2178 | bool is_wepkey, bool clear_all); |
2179 | void (*init_sw_leds) (struct ieee80211_hw *hw); | |
2180 | void (*deinit_sw_leds) (struct ieee80211_hw *hw); | |
7ea47240 | 2181 | u32 (*get_bbreg) (struct ieee80211_hw *hw, u32 regaddr, u32 bitmask); |
0c817338 LF |
2182 | void (*set_bbreg) (struct ieee80211_hw *hw, u32 regaddr, u32 bitmask, |
2183 | u32 data); | |
7ea47240 | 2184 | u32 (*get_rfreg) (struct ieee80211_hw *hw, enum radio_path rfpath, |
0c817338 LF |
2185 | u32 regaddr, u32 bitmask); |
2186 | void (*set_rfreg) (struct ieee80211_hw *hw, enum radio_path rfpath, | |
2187 | u32 regaddr, u32 bitmask, u32 data); | |
3dad618b | 2188 | void (*linked_set_reg) (struct ieee80211_hw *hw); |
26634c4b | 2189 | void (*chk_switch_dmdp) (struct ieee80211_hw *hw); |
2461c7d6 LF |
2190 | void (*dualmac_easy_concurrent) (struct ieee80211_hw *hw); |
2191 | void (*dualmac_switch_to_dmdp) (struct ieee80211_hw *hw); | |
1472d3a8 LF |
2192 | bool (*phy_rf6052_config) (struct ieee80211_hw *hw); |
2193 | void (*phy_rf6052_set_cck_txpower) (struct ieee80211_hw *hw, | |
2194 | u8 *powerlevel); | |
2195 | void (*phy_rf6052_set_ofdm_txpower) (struct ieee80211_hw *hw, | |
2196 | u8 *ppowerlevel, u8 channel); | |
2197 | bool (*config_bb_with_headerfile) (struct ieee80211_hw *hw, | |
2198 | u8 configtype); | |
2199 | bool (*config_bb_with_pgheaderfile) (struct ieee80211_hw *hw, | |
2200 | u8 configtype); | |
2201 | void (*phy_lc_calibrate) (struct ieee80211_hw *hw, bool is2t); | |
2202 | void (*phy_set_bw_mode_callback) (struct ieee80211_hw *hw); | |
2203 | void (*dm_dynamic_txpower) (struct ieee80211_hw *hw); | |
0f015453 | 2204 | void (*c2h_command_handle) (struct ieee80211_hw *hw); |
da17fcff LF |
2205 | void (*bt_wifi_media_status_notify) (struct ieee80211_hw *hw, |
2206 | bool mstate); | |
2207 | void (*bt_coex_off_before_lps) (struct ieee80211_hw *hw); | |
5b8df24e LF |
2208 | void (*fill_h2c_cmd) (struct ieee80211_hw *hw, u8 element_id, |
2209 | u32 cmd_len, u8 *p_cmdbuffer); | |
2cddad3c | 2210 | bool (*get_btc_status) (void); |
7c24d086 | 2211 | bool (*is_fw_header)(struct rtlwifi_firmware_header *hdr); |
f3355dd9 | 2212 | u32 (*rx_command_packet)(struct ieee80211_hw *hw, |
ce254243 | 2213 | const struct rtl_stats *status, struct sk_buff *skb); |
f7953b2a LF |
2214 | void (*add_wowlan_pattern)(struct ieee80211_hw *hw, |
2215 | struct rtl_wow_pattern *rtl_pattern, | |
2216 | u8 index); | |
d0311314 | 2217 | u16 (*get_available_desc)(struct ieee80211_hw *hw, u8 q_idx); |
cceb0a59 PKS |
2218 | void (*c2h_content_parsing)(struct ieee80211_hw *hw, u8 tag, u8 len, |
2219 | u8 *val); | |
0c817338 LF |
2220 | }; |
2221 | ||
2222 | struct rtl_intf_ops { | |
2223 | /*com */ | |
e97b775d | 2224 | void (*read_efuse_byte)(struct ieee80211_hw *hw, u16 _offset, u8 *pbuf); |
0c817338 LF |
2225 | int (*adapter_start) (struct ieee80211_hw *hw); |
2226 | void (*adapter_stop) (struct ieee80211_hw *hw); | |
2461c7d6 LF |
2227 | bool (*check_buddy_priv)(struct ieee80211_hw *hw, |
2228 | struct rtl_priv **buddy_priv); | |
0c817338 | 2229 | |
36323f81 TH |
2230 | int (*adapter_tx) (struct ieee80211_hw *hw, |
2231 | struct ieee80211_sta *sta, | |
2232 | struct sk_buff *skb, | |
2233 | struct rtl_tcb_desc *ptcb_desc); | |
38506ece | 2234 | void (*flush)(struct ieee80211_hw *hw, u32 queues, bool drop); |
0c817338 | 2235 | int (*reset_trx_ring) (struct ieee80211_hw *hw); |
36323f81 TH |
2236 | bool (*waitq_insert) (struct ieee80211_hw *hw, |
2237 | struct ieee80211_sta *sta, | |
2238 | struct sk_buff *skb); | |
0c817338 LF |
2239 | |
2240 | /*pci */ | |
2241 | void (*disable_aspm) (struct ieee80211_hw *hw); | |
2242 | void (*enable_aspm) (struct ieee80211_hw *hw); | |
2243 | ||
2244 | /*usb */ | |
2245 | }; | |
2246 | ||
2247 | struct rtl_mod_params { | |
c34df318 LF |
2248 | /* default: 0,0 */ |
2249 | u64 debug_mask; | |
0c817338 | 2250 | /* default: 0 = using hardware encryption */ |
eb939922 | 2251 | bool sw_crypto; |
3dad618b | 2252 | |
73a253ca | 2253 | /* default: 0 = DBG_EMERG (0)*/ |
c34df318 | 2254 | int debug_level; |
73a253ca | 2255 | |
3dad618b C |
2256 | /* default: 1 = using no linked power save */ |
2257 | bool inactiveps; | |
2258 | ||
2259 | /* default: 1 = using linked sw power save */ | |
2260 | bool swctrl_lps; | |
2261 | ||
2262 | /* default: 1 = using linked fw power save */ | |
2263 | bool fwctrl_lps; | |
73070c45 | 2264 | |
9afa2e44 LF |
2265 | /* default: 0 = not using MSI interrupts mode |
2266 | * submodules should set their own default value | |
2267 | */ | |
73070c45 | 2268 | bool msi_support; |
9afa2e44 LF |
2269 | |
2270 | /* default 0: 1 means disable */ | |
2271 | bool disable_watchdog; | |
54328e64 LF |
2272 | |
2273 | /* default 0: 1 means do not disable interrupts */ | |
2274 | bool int_clear; | |
c18d8f50 LF |
2275 | |
2276 | /* select antenna */ | |
2277 | int ant_sel; | |
0c817338 LF |
2278 | }; |
2279 | ||
62e63975 LF |
2280 | struct rtl_hal_usbint_cfg { |
2281 | /* data - rx */ | |
2282 | u32 in_ep_num; | |
2283 | u32 rx_urb_num; | |
2284 | u32 rx_max_size; | |
2285 | ||
2286 | /* op - rx */ | |
2287 | void (*usb_rx_hdl)(struct ieee80211_hw *, struct sk_buff *); | |
2288 | void (*usb_rx_segregate_hdl)(struct ieee80211_hw *, struct sk_buff *, | |
2289 | struct sk_buff_head *); | |
2290 | ||
2291 | /* tx */ | |
2292 | void (*usb_tx_cleanup)(struct ieee80211_hw *, struct sk_buff *); | |
2293 | int (*usb_tx_post_hdl)(struct ieee80211_hw *, struct urb *, | |
2294 | struct sk_buff *); | |
2295 | struct sk_buff *(*usb_tx_aggregate_hdl)(struct ieee80211_hw *, | |
2296 | struct sk_buff_head *); | |
2297 | ||
2298 | /* endpoint mapping */ | |
2299 | int (*usb_endpoint_mapping)(struct ieee80211_hw *hw); | |
17c9ac62 | 2300 | u16 (*usb_mq_to_hwq)(__le16 fc, u16 mac80211_queue_index); |
62e63975 LF |
2301 | }; |
2302 | ||
0c817338 | 2303 | struct rtl_hal_cfg { |
e97b775d | 2304 | u8 bar_id; |
3dad618b | 2305 | bool write_readback; |
0c817338 | 2306 | char *name; |
62009b7f | 2307 | char *alt_fw_name; |
0c817338 LF |
2308 | struct rtl_hal_ops *ops; |
2309 | struct rtl_mod_params *mod_params; | |
62e63975 | 2310 | struct rtl_hal_usbint_cfg *usb_interface_cfg; |
0c817338 LF |
2311 | |
2312 | /*this map used for some registers or vars | |
2313 | defined int HAL but used in MAIN */ | |
2314 | u32 maps[RTL_VAR_MAP_MAX]; | |
2315 | ||
2316 | }; | |
2317 | ||
2318 | struct rtl_locks { | |
d704300f | 2319 | /* mutex */ |
8a09d6d8 | 2320 | struct mutex conf_mutex; |
6539306b | 2321 | struct mutex ps_mutex; |
0c817338 LF |
2322 | |
2323 | /*spin lock */ | |
b9116b9a | 2324 | spinlock_t ips_lock; |
0c817338 | 2325 | spinlock_t irq_th_lock; |
26634c4b LF |
2326 | spinlock_t irq_pci_lock; |
2327 | spinlock_t tx_lock; | |
0c817338 LF |
2328 | spinlock_t h2c_lock; |
2329 | spinlock_t rf_ps_lock; | |
2330 | spinlock_t rf_lock; | |
2461c7d6 | 2331 | spinlock_t lps_lock; |
e97b775d | 2332 | spinlock_t waitq_lock; |
2461c7d6 | 2333 | spinlock_t entry_list_lock; |
3ce4d85b | 2334 | spinlock_t usb_lock; |
cceb0a59 | 2335 | spinlock_t c2hcmd_lock; |
c76ab8e7 | 2336 | spinlock_t scan_list_lock; /* lock for the scan list */ |
e97b775d | 2337 | |
26634c4b LF |
2338 | /*FW clock change */ |
2339 | spinlock_t fw_ps_lock; | |
2340 | ||
e97b775d LF |
2341 | /*Dual mac*/ |
2342 | spinlock_t cck_and_rw_pagea_lock; | |
2461c7d6 LF |
2343 | |
2344 | /*Easy concurrent*/ | |
2345 | spinlock_t check_sendpkt_lock; | |
f3355dd9 LF |
2346 | |
2347 | spinlock_t iqk_lock; | |
0c817338 LF |
2348 | }; |
2349 | ||
2350 | struct rtl_works { | |
2351 | struct ieee80211_hw *hw; | |
2352 | ||
2353 | /*timer */ | |
2354 | struct timer_list watchdog_timer; | |
2461c7d6 | 2355 | struct timer_list dualmac_easyconcurrent_retrytimer; |
26634c4b LF |
2356 | struct timer_list fw_clockoff_timer; |
2357 | struct timer_list fast_antenna_training_timer; | |
0c817338 LF |
2358 | /*task */ |
2359 | struct tasklet_struct irq_tasklet; | |
2360 | struct tasklet_struct irq_prepare_bcn_tasklet; | |
2361 | ||
2362 | /*work queue */ | |
2363 | struct workqueue_struct *rtl_wq; | |
2364 | struct delayed_work watchdog_wq; | |
2365 | struct delayed_work ips_nic_off_wq; | |
cceb0a59 | 2366 | struct delayed_work c2hcmd_wq; |
e97b775d LF |
2367 | |
2368 | /* For SW LPS */ | |
2369 | struct delayed_work ps_work; | |
2370 | struct delayed_work ps_rfon_wq; | |
26634c4b | 2371 | struct delayed_work fwevt_wq; |
41affd52 | 2372 | |
a269913c | 2373 | struct work_struct lps_change_work; |
5b8df24e | 2374 | struct work_struct fill_h2c_cmd; |
0c817338 LF |
2375 | }; |
2376 | ||
2461c7d6 LF |
2377 | #define MIMO_PS_STATIC 0 |
2378 | #define MIMO_PS_DYNAMIC 1 | |
2379 | #define MIMO_PS_NOLIMIT 3 | |
2380 | ||
2381 | struct rtl_dualmac_easy_concurrent_ctl { | |
2382 | enum band_type currentbandtype_backfordmdp; | |
2383 | bool close_bbandrf_for_dmsp; | |
2384 | bool change_to_dmdp; | |
2385 | bool change_to_dmsp; | |
2386 | bool switch_in_process; | |
2387 | }; | |
2388 | ||
2389 | struct rtl_dmsp_ctl { | |
2390 | bool activescan_for_slaveofdmsp; | |
2391 | bool scan_for_anothermac_fordmsp; | |
2392 | bool scan_for_itself_fordmsp; | |
2393 | bool writedig_for_anothermacofdmsp; | |
2394 | u32 curdigvalue_for_anothermacofdmsp; | |
2395 | bool changecckpdstate_for_anothermacofdmsp; | |
2396 | u8 curcckpdstate_for_anothermacofdmsp; | |
2397 | bool changetxhighpowerlvl_for_anothermacofdmsp; | |
2398 | u8 curtxhighlvl_for_anothermacofdmsp; | |
2399 | long rssivalmin_for_anothermacofdmsp; | |
2400 | }; | |
2401 | ||
df37a0ec LF |
2402 | struct ps_t { |
2403 | u8 pre_ccastate; | |
2404 | u8 cur_ccasate; | |
2405 | u8 pre_rfstate; | |
2406 | u8 cur_rfstate; | |
2cddad3c | 2407 | u8 initialize; |
df37a0ec LF |
2408 | long rssi_val_min; |
2409 | }; | |
2410 | ||
2411 | struct dig_t { | |
2412 | u32 rssi_lowthresh; | |
2413 | u32 rssi_highthresh; | |
2414 | u32 fa_lowthresh; | |
2415 | u32 fa_highthresh; | |
da17fcff | 2416 | long last_min_undec_pwdb_for_dm; |
df37a0ec LF |
2417 | long rssi_highpower_lowthresh; |
2418 | long rssi_highpower_highthresh; | |
2419 | u32 recover_cnt; | |
2420 | u32 pre_igvalue; | |
2421 | u32 cur_igvalue; | |
2422 | long rssi_val; | |
2423 | u8 dig_enable_flag; | |
2424 | u8 dig_ext_port_stage; | |
2425 | u8 dig_algorithm; | |
2426 | u8 dig_twoport_algorithm; | |
2427 | u8 dig_dbgmode; | |
2428 | u8 dig_slgorithm_switch; | |
da17fcff LF |
2429 | u8 cursta_cstate; |
2430 | u8 presta_cstate; | |
2431 | u8 curmultista_cstate; | |
f3355dd9 | 2432 | u8 stop_dig; |
08aba42f AB |
2433 | s8 back_val; |
2434 | s8 back_range_max; | |
2435 | s8 back_range_min; | |
e6deaf81 LF |
2436 | u8 rx_gain_max; |
2437 | u8 rx_gain_min; | |
da17fcff | 2438 | u8 min_undec_pwdb_for_dm; |
df37a0ec | 2439 | u8 rssi_val_min; |
e6deaf81 LF |
2440 | u8 pre_cck_cca_thres; |
2441 | u8 cur_cck_cca_thres; | |
df37a0ec LF |
2442 | u8 pre_cck_pd_state; |
2443 | u8 cur_cck_pd_state; | |
2444 | u8 pre_cck_fa_state; | |
2445 | u8 cur_cck_fa_state; | |
2446 | u8 pre_ccastate; | |
2447 | u8 cur_ccasate; | |
2448 | u8 large_fa_hit; | |
2449 | u8 forbidden_igi; | |
2450 | u8 dig_state; | |
2451 | u8 dig_highpwrstate; | |
da17fcff LF |
2452 | u8 cur_sta_cstate; |
2453 | u8 pre_sta_cstate; | |
2454 | u8 cur_ap_cstate; | |
2455 | u8 pre_ap_cstate; | |
df37a0ec LF |
2456 | u8 cur_pd_thstate; |
2457 | u8 pre_pd_thstate; | |
2458 | u8 cur_cs_ratiostate; | |
2459 | u8 pre_cs_ratiostate; | |
2460 | u8 backoff_enable_flag; | |
08aba42f AB |
2461 | s8 backoffval_range_max; |
2462 | s8 backoffval_range_min; | |
e6deaf81 LF |
2463 | u8 dig_min_0; |
2464 | u8 dig_min_1; | |
2cddad3c | 2465 | u8 bt30_cur_igi; |
e6deaf81 LF |
2466 | bool media_connect_0; |
2467 | bool media_connect_1; | |
2468 | ||
2469 | u32 antdiv_rssi_max; | |
2470 | u32 rssi_max; | |
df37a0ec LF |
2471 | }; |
2472 | ||
2461c7d6 LF |
2473 | struct rtl_global_var { |
2474 | /* from this list we can get | |
2475 | * other adapter's rtl_priv */ | |
2476 | struct list_head glb_priv_list; | |
2477 | spinlock_t glb_list_lock; | |
2478 | }; | |
2479 | ||
aa45a673 LF |
2480 | struct rtl_btc_info { |
2481 | u8 bt_type; | |
2482 | u8 btcoexist; | |
2483 | u8 ant_num; | |
db8cb009 | 2484 | u8 single_ant_path; |
f1cb27ed PKS |
2485 | |
2486 | u8 ap_num; | |
76f146b6 | 2487 | bool in_4way; |
aa45a673 LF |
2488 | }; |
2489 | ||
2cddad3c | 2490 | struct bt_coexist_info { |
aa45a673 LF |
2491 | struct rtl_btc_ops *btc_ops; |
2492 | struct rtl_btc_info btc_info; | |
2cddad3c LF |
2493 | /* EEPROM BT info. */ |
2494 | u8 eeprom_bt_coexist; | |
2495 | u8 eeprom_bt_type; | |
2496 | u8 eeprom_bt_ant_num; | |
2497 | u8 eeprom_bt_ant_isol; | |
2498 | u8 eeprom_bt_radio_shared; | |
2499 | ||
2500 | u8 bt_coexistence; | |
2501 | u8 bt_ant_num; | |
2502 | u8 bt_coexist_type; | |
2503 | u8 bt_state; | |
2504 | u8 bt_cur_state; /* 0:on, 1:off */ | |
2505 | u8 bt_ant_isolation; /* 0:good, 1:bad */ | |
2506 | u8 bt_pape_ctrl; /* 0:SW, 1:SW/HW dynamic */ | |
2507 | u8 bt_service; | |
2508 | u8 bt_radio_shared_type; | |
2509 | u8 bt_rfreg_origin_1e; | |
2510 | u8 bt_rfreg_origin_1f; | |
2511 | u8 bt_rssi_state; | |
2512 | u32 ratio_tx; | |
2513 | u32 ratio_pri; | |
2514 | u32 bt_edca_ul; | |
2515 | u32 bt_edca_dl; | |
2516 | ||
2517 | bool init_set; | |
2518 | bool bt_busy_traffic; | |
2519 | bool bt_traffic_mode_set; | |
2520 | bool bt_non_traffic_mode_set; | |
2521 | ||
2522 | bool fw_coexist_all_off; | |
2523 | bool sw_coexist_all_off; | |
2524 | bool hw_coexist_all_off; | |
2525 | u32 cstate; | |
2526 | u32 previous_state; | |
2527 | u32 cstate_h; | |
2528 | u32 previous_state_h; | |
2529 | ||
2530 | u8 bt_pre_rssi_state; | |
2531 | u8 bt_pre_rssi_state1; | |
2532 | ||
2533 | u8 reg_bt_iso; | |
2534 | u8 reg_bt_sco; | |
2535 | bool balance_on; | |
2536 | u8 bt_active_zero_cnt; | |
2537 | bool cur_bt_disabled; | |
2538 | bool pre_bt_disabled; | |
2539 | ||
2540 | u8 bt_profile_case; | |
2541 | u8 bt_profile_action; | |
2542 | bool bt_busy; | |
2543 | bool hold_for_bt_operation; | |
2544 | u8 lps_counter; | |
aa45a673 LF |
2545 | }; |
2546 | ||
2547 | struct rtl_btc_ops { | |
2548 | void (*btc_init_variables) (struct rtl_priv *rtlpriv); | |
2549 | void (*btc_init_hal_vars) (struct rtl_priv *rtlpriv); | |
2550 | void (*btc_init_hw_config) (struct rtl_priv *rtlpriv); | |
2551 | void (*btc_ips_notify) (struct rtl_priv *rtlpriv, u8 type); | |
e8f3fef4 | 2552 | void (*btc_lps_notify)(struct rtl_priv *rtlpriv, u8 type); |
aa45a673 LF |
2553 | void (*btc_scan_notify) (struct rtl_priv *rtlpriv, u8 scantype); |
2554 | void (*btc_connect_notify) (struct rtl_priv *rtlpriv, u8 action); | |
2555 | void (*btc_mediastatus_notify) (struct rtl_priv *rtlpriv, | |
ed364abf | 2556 | enum rt_media_status mstatus); |
aa45a673 LF |
2557 | void (*btc_periodical) (struct rtl_priv *rtlpriv); |
2558 | void (*btc_halt_notify) (void); | |
2559 | void (*btc_btinfo_notify) (struct rtl_priv *rtlpriv, | |
2560 | u8 *tmp_buf, u8 length); | |
2561 | bool (*btc_is_limited_dig) (struct rtl_priv *rtlpriv); | |
2562 | bool (*btc_is_disable_edca_turbo) (struct rtl_priv *rtlpriv); | |
2563 | bool (*btc_is_bt_disabled) (struct rtl_priv *rtlpriv); | |
e8f3fef4 LF |
2564 | void (*btc_special_packet_notify)(struct rtl_priv *rtlpriv, |
2565 | u8 pkt_type); | |
54685f9c | 2566 | void (*btc_record_pwr_mode)(struct rtl_priv *rtlpriv, u8 *buf, u8 len); |
42213f2f PKS |
2567 | u8 (*btc_get_lps_val)(struct rtl_priv *rtlpriv); |
2568 | u8 (*btc_get_rpwm_val)(struct rtl_priv *rtlpriv); | |
2569 | bool (*btc_is_bt_ctrl_lps)(struct rtl_priv *rtlpriv); | |
2635664e PKS |
2570 | void (*btc_get_ampdu_cfg)(struct rtl_priv *rtlpriv, u8 *reject_agg, |
2571 | u8 *ctrl_agg_size, u8 *agg_size); | |
c692205d | 2572 | bool (*btc_is_bt_lps_on)(struct rtl_priv *rtlpriv); |
aa45a673 LF |
2573 | }; |
2574 | ||
2575 | struct proxim { | |
2576 | bool proxim_on; | |
2577 | ||
2578 | void *proximity_priv; | |
2579 | int (*proxim_rx)(struct ieee80211_hw *hw, struct rtl_stats *status, | |
2580 | struct sk_buff *skb); | |
2581 | u8 (*proxim_get_var)(struct ieee80211_hw *hw, u8 type); | |
2582 | }; | |
2583 | ||
cceb0a59 PKS |
2584 | struct rtl_c2hcmd { |
2585 | struct list_head list; | |
2586 | u8 tag; | |
2587 | u8 len; | |
2588 | u8 *val; | |
2589 | }; | |
2590 | ||
c76ab8e7 PKS |
2591 | struct rtl_bssid_entry { |
2592 | struct list_head list; | |
2593 | u8 bssid[ETH_ALEN]; | |
2594 | u32 age; | |
2595 | }; | |
2596 | ||
2597 | struct rtl_scan_list { | |
2598 | int num; | |
2599 | struct list_head list; /* sort by age */ | |
2600 | }; | |
2601 | ||
0c817338 | 2602 | struct rtl_priv { |
26634c4b | 2603 | struct ieee80211_hw *hw; |
b0302aba | 2604 | struct completion firmware_loading_complete; |
2461c7d6 LF |
2605 | struct list_head list; |
2606 | struct rtl_priv *buddy_priv; | |
2607 | struct rtl_global_var *glb_var; | |
2608 | struct rtl_dualmac_easy_concurrent_ctl easy_concurrent_ctl; | |
2609 | struct rtl_dmsp_ctl dmsp_ctl; | |
0c817338 LF |
2610 | struct rtl_locks locks; |
2611 | struct rtl_works works; | |
2612 | struct rtl_mac mac80211; | |
2613 | struct rtl_hal rtlhal; | |
2614 | struct rtl_regulatory regd; | |
2615 | struct rtl_rfkill rfkill; | |
2616 | struct rtl_io io; | |
2617 | struct rtl_phy phy; | |
2618 | struct rtl_dm dm; | |
2619 | struct rtl_security sec; | |
2620 | struct rtl_efuse efuse; | |
d5efe153 | 2621 | struct rtl_led_ctl ledctl; |
8479580b | 2622 | struct rtl_tx_report tx_report; |
c76ab8e7 | 2623 | struct rtl_scan_list scan_list; |
0c817338 LF |
2624 | |
2625 | struct rtl_ps_ctl psc; | |
2626 | struct rate_adaptive ra; | |
f3355dd9 | 2627 | struct dynamic_primary_cca primarycca; |
0c817338 LF |
2628 | struct wireless_stats stats; |
2629 | struct rt_link_detect link_info; | |
2630 | struct false_alarm_statistics falsealm_cnt; | |
2631 | ||
2632 | struct rtl_rate_priv *rate_priv; | |
2633 | ||
2461c7d6 LF |
2634 | /* sta entry list for ap adhoc or mesh */ |
2635 | struct list_head entry_list; | |
2636 | ||
cceb0a59 PKS |
2637 | /* c2hcmd list for kthread level access */ |
2638 | struct list_head c2hcmd_list; | |
2639 | ||
b0302aba | 2640 | int max_fw_size; |
0c817338 LF |
2641 | |
2642 | /* | |
2643 | *hal_cfg : for diff cards | |
2644 | *intf_ops : for diff interrface usb/pcie | |
2645 | */ | |
2646 | struct rtl_hal_cfg *cfg; | |
1bfcfdcc | 2647 | const struct rtl_intf_ops *intf_ops; |
0c817338 LF |
2648 | |
2649 | /*this var will be set by set_bit, | |
2650 | and was used to indicate status of | |
2651 | interface or hardware */ | |
2652 | unsigned long status; | |
2653 | ||
0985dfbc LF |
2654 | /* tables for dm */ |
2655 | struct dig_t dm_digtable; | |
2656 | struct ps_t dm_pstable; | |
2657 | ||
b9a758a8 LF |
2658 | u32 reg_874; |
2659 | u32 reg_c70; | |
2660 | u32 reg_85c; | |
2661 | u32 reg_a74; | |
2662 | bool reg_init; /* true if regs saved */ | |
2663 | bool bt_operation_on; | |
2664 | __le32 *usb_data; | |
2665 | int usb_data_index; | |
2666 | bool initialized; | |
a269913c | 2667 | bool enter_ps; /* true when entering PS */ |
5b8df24e | 2668 | u8 rate_mask[5]; |
30899cc6 | 2669 | |
aa45a673 LF |
2670 | /* intel Proximity, should be alloc mem |
2671 | * in intel Proximity module and can only | |
2672 | * be used in intel Proximity mode | |
2673 | */ | |
2674 | struct proxim proximity; | |
2675 | ||
2676 | /*for bt coexist use*/ | |
2cddad3c | 2677 | struct bt_coexist_info btcoexist; |
aa45a673 LF |
2678 | |
2679 | /* separate 92ee from other ICs, | |
2680 | * 92ee use new trx flow. | |
2681 | */ | |
2682 | bool use_new_trx_flow; | |
2683 | ||
9afa2e44 LF |
2684 | #ifdef CONFIG_PM |
2685 | struct wiphy_wowlan_support wowlan; | |
2686 | #endif | |
0c817338 LF |
2687 | /*This must be the last item so |
2688 | that it points to the data allocated | |
2689 | beyond this structure like: | |
2690 | rtl_pci_priv or rtl_usb_priv */ | |
60ce314d | 2691 | u8 priv[0] __aligned(sizeof(void *)); |
0c817338 LF |
2692 | }; |
2693 | ||
2694 | #define rtl_priv(hw) (((struct rtl_priv *)(hw)->priv)) | |
2695 | #define rtl_mac(rtlpriv) (&((rtlpriv)->mac80211)) | |
2696 | #define rtl_hal(rtlpriv) (&((rtlpriv)->rtlhal)) | |
2697 | #define rtl_efuse(rtlpriv) (&((rtlpriv)->efuse)) | |
2698 | #define rtl_psc(rtlpriv) (&((rtlpriv)->psc)) | |
2699 | ||
e97b775d | 2700 | |
18d30067 | 2701 | /*************************************** |
25985edc | 2702 | Bluetooth Co-existence Related |
18d30067 G |
2703 | ****************************************/ |
2704 | ||
2705 | enum bt_ant_num { | |
2706 | ANT_X2 = 0, | |
2707 | ANT_X1 = 1, | |
2708 | }; | |
2709 | ||
2710 | enum bt_co_type { | |
2711 | BT_2WIRE = 0, | |
2712 | BT_ISSC_3WIRE = 1, | |
2713 | BT_ACCEL = 2, | |
2714 | BT_CSR_BC4 = 3, | |
2715 | BT_CSR_BC8 = 4, | |
2716 | BT_RTL8756 = 5, | |
0f015453 | 2717 | BT_RTL8723A = 6, |
f3355dd9 | 2718 | BT_RTL8821A = 7, |
aa45a673 LF |
2719 | BT_RTL8723B = 8, |
2720 | BT_RTL8192E = 9, | |
f3355dd9 LF |
2721 | BT_RTL8812A = 11, |
2722 | }; | |
2723 | ||
2724 | enum bt_total_ant_num { | |
2725 | ANT_TOTAL_X2 = 0, | |
2726 | ANT_TOTAL_X1 = 1 | |
18d30067 G |
2727 | }; |
2728 | ||
2729 | enum bt_cur_state { | |
2730 | BT_OFF = 0, | |
2731 | BT_ON = 1, | |
2732 | }; | |
2733 | ||
2734 | enum bt_service_type { | |
2735 | BT_SCO = 0, | |
2736 | BT_A2DP = 1, | |
2737 | BT_HID = 2, | |
2738 | BT_HID_IDLE = 3, | |
2739 | BT_SCAN = 4, | |
2740 | BT_IDLE = 5, | |
2741 | BT_OTHER_ACTION = 6, | |
2742 | BT_BUSY = 7, | |
2743 | BT_OTHERBUSY = 8, | |
2744 | BT_PAN = 9, | |
2745 | }; | |
2746 | ||
2747 | enum bt_radio_shared { | |
2748 | BT_RADIO_SHARED = 0, | |
2749 | BT_RADIO_INDIVIDUAL = 1, | |
2750 | }; | |
2751 | ||
e97b775d | 2752 | |
0c817338 LF |
2753 | /**************************************** |
2754 | mem access macro define start | |
2755 | Call endian free function when | |
2756 | 1. Read/write packet content. | |
2757 | 2. Before write integer to IO. | |
2758 | 3. After read integer from IO. | |
2759 | ****************************************/ | |
9e0bc671 | 2760 | /* Convert little data endian to host ordering */ |
0c817338 LF |
2761 | #define EF1BYTE(_val) \ |
2762 | ((u8)(_val)) | |
2763 | #define EF2BYTE(_val) \ | |
2764 | (le16_to_cpu(_val)) | |
2765 | #define EF4BYTE(_val) \ | |
2766 | (le32_to_cpu(_val)) | |
2767 | ||
3dad618b | 2768 | /* Read data from memory */ |
106e0dec | 2769 | #define READEF1BYTE(_ptr) \ |
3dad618b | 2770 | EF1BYTE(*((u8 *)(_ptr))) |
9e0bc671 | 2771 | /* Read le16 data from memory and convert to host ordering */ |
106e0dec | 2772 | #define READEF2BYTE(_ptr) \ |
8e2c406a | 2773 | EF2BYTE(*(_ptr)) |
106e0dec | 2774 | #define READEF4BYTE(_ptr) \ |
8e2c406a | 2775 | EF4BYTE(*(_ptr)) |
0c817338 | 2776 | |
9e0bc671 LF |
2777 | /* Create a bit mask |
2778 | * Examples: | |
2779 | * BIT_LEN_MASK_32(0) => 0x00000000 | |
2780 | * BIT_LEN_MASK_32(1) => 0x00000001 | |
2781 | * BIT_LEN_MASK_32(2) => 0x00000003 | |
2782 | * BIT_LEN_MASK_32(32) => 0xFFFFFFFF | |
2783 | */ | |
0c817338 LF |
2784 | #define BIT_LEN_MASK_32(__bitlen) \ |
2785 | (0xFFFFFFFF >> (32 - (__bitlen))) | |
2786 | #define BIT_LEN_MASK_16(__bitlen) \ | |
2787 | (0xFFFF >> (16 - (__bitlen))) | |
2788 | #define BIT_LEN_MASK_8(__bitlen) \ | |
2789 | (0xFF >> (8 - (__bitlen))) | |
2790 | ||
9e0bc671 LF |
2791 | /* Create an offset bit mask |
2792 | * Examples: | |
2793 | * BIT_OFFSET_LEN_MASK_32(0, 2) => 0x00000003 | |
2794 | * BIT_OFFSET_LEN_MASK_32(16, 2) => 0x00030000 | |
2795 | */ | |
0c817338 LF |
2796 | #define BIT_OFFSET_LEN_MASK_32(__bitoffset, __bitlen) \ |
2797 | (BIT_LEN_MASK_32(__bitlen) << (__bitoffset)) | |
2798 | #define BIT_OFFSET_LEN_MASK_16(__bitoffset, __bitlen) \ | |
2799 | (BIT_LEN_MASK_16(__bitlen) << (__bitoffset)) | |
2800 | #define BIT_OFFSET_LEN_MASK_8(__bitoffset, __bitlen) \ | |
2801 | (BIT_LEN_MASK_8(__bitlen) << (__bitoffset)) | |
2802 | ||
2803 | /*Description: | |
9e0bc671 LF |
2804 | * Return 4-byte value in host byte ordering from |
2805 | * 4-byte pointer in little-endian system. | |
2806 | */ | |
0c817338 | 2807 | #define LE_P4BYTE_TO_HOST_4BYTE(__pstart) \ |
8e2c406a | 2808 | (EF4BYTE(*((__le32 *)(__pstart)))) |
0c817338 | 2809 | #define LE_P2BYTE_TO_HOST_2BYTE(__pstart) \ |
8e2c406a | 2810 | (EF2BYTE(*((__le16 *)(__pstart)))) |
0c817338 LF |
2811 | #define LE_P1BYTE_TO_HOST_1BYTE(__pstart) \ |
2812 | (EF1BYTE(*((u8 *)(__pstart)))) | |
2813 | ||
3dad618b C |
2814 | /*Description: |
2815 | Translate subfield (continuous bits in little-endian) of 4-byte | |
2816 | value to host byte ordering.*/ | |
2817 | #define LE_BITS_TO_4BYTE(__pstart, __bitoffset, __bitlen) \ | |
2818 | ( \ | |
2819 | (LE_P4BYTE_TO_HOST_4BYTE(__pstart) >> (__bitoffset)) & \ | |
2820 | BIT_LEN_MASK_32(__bitlen) \ | |
2821 | ) | |
2822 | #define LE_BITS_TO_2BYTE(__pstart, __bitoffset, __bitlen) \ | |
2823 | ( \ | |
2824 | (LE_P2BYTE_TO_HOST_2BYTE(__pstart) >> (__bitoffset)) & \ | |
2825 | BIT_LEN_MASK_16(__bitlen) \ | |
2826 | ) | |
2827 | #define LE_BITS_TO_1BYTE(__pstart, __bitoffset, __bitlen) \ | |
2828 | ( \ | |
2829 | (LE_P1BYTE_TO_HOST_1BYTE(__pstart) >> (__bitoffset)) & \ | |
2830 | BIT_LEN_MASK_8(__bitlen) \ | |
2831 | ) | |
2832 | ||
9e0bc671 LF |
2833 | /* Description: |
2834 | * Mask subfield (continuous bits in little-endian) of 4-byte value | |
2835 | * and return the result in 4-byte value in host byte ordering. | |
2836 | */ | |
0c817338 LF |
2837 | #define LE_BITS_CLEARED_TO_4BYTE(__pstart, __bitoffset, __bitlen) \ |
2838 | ( \ | |
2839 | LE_P4BYTE_TO_HOST_4BYTE(__pstart) & \ | |
2840 | (~BIT_OFFSET_LEN_MASK_32(__bitoffset, __bitlen)) \ | |
2841 | ) | |
2842 | #define LE_BITS_CLEARED_TO_2BYTE(__pstart, __bitoffset, __bitlen) \ | |
2843 | ( \ | |
2844 | LE_P2BYTE_TO_HOST_2BYTE(__pstart) & \ | |
2845 | (~BIT_OFFSET_LEN_MASK_16(__bitoffset, __bitlen)) \ | |
2846 | ) | |
2847 | #define LE_BITS_CLEARED_TO_1BYTE(__pstart, __bitoffset, __bitlen) \ | |
2848 | ( \ | |
2849 | LE_P1BYTE_TO_HOST_1BYTE(__pstart) & \ | |
2850 | (~BIT_OFFSET_LEN_MASK_8(__bitoffset, __bitlen)) \ | |
2851 | ) | |
2852 | ||
9e0bc671 LF |
2853 | /* Description: |
2854 | * Set subfield of little-endian 4-byte value to specified value. | |
2855 | */ | |
3dad618b | 2856 | #define SET_BITS_TO_LE_4BYTE(__pstart, __bitoffset, __bitlen, __val) \ |
106e0dec LF |
2857 | *((__le32 *)(__pstart)) = \ |
2858 | cpu_to_le32( \ | |
3dad618b C |
2859 | LE_BITS_CLEARED_TO_4BYTE(__pstart, __bitoffset, __bitlen) | \ |
2860 | ((((u32)__val) & BIT_LEN_MASK_32(__bitlen)) << (__bitoffset)) \ | |
2861 | ); | |
2862 | #define SET_BITS_TO_LE_2BYTE(__pstart, __bitoffset, __bitlen, __val) \ | |
106e0dec LF |
2863 | *((__le16 *)(__pstart)) = \ |
2864 | cpu_to_le16( \ | |
3dad618b C |
2865 | LE_BITS_CLEARED_TO_2BYTE(__pstart, __bitoffset, __bitlen) | \ |
2866 | ((((u16)__val) & BIT_LEN_MASK_16(__bitlen)) << (__bitoffset)) \ | |
2867 | ); | |
0c817338 LF |
2868 | #define SET_BITS_TO_LE_1BYTE(__pstart, __bitoffset, __bitlen, __val) \ |
2869 | *((u8 *)(__pstart)) = EF1BYTE \ | |
2870 | ( \ | |
2871 | LE_BITS_CLEARED_TO_1BYTE(__pstart, __bitoffset, __bitlen) | \ | |
2872 | ((((u8)__val) & BIT_LEN_MASK_8(__bitlen)) << (__bitoffset)) \ | |
2873 | ); | |
2874 | ||
3dad618b C |
2875 | #define N_BYTE_ALIGMENT(__value, __aligment) ((__aligment == 1) ? \ |
2876 | (__value) : (((__value + __aligment - 1) / __aligment) * __aligment)) | |
2877 | ||
0c817338 LF |
2878 | /**************************************** |
2879 | mem access macro define end | |
2880 | ****************************************/ | |
2881 | ||
e97b775d LF |
2882 | #define byte(x, n) ((x >> (8 * n)) & 0xff) |
2883 | ||
3dad618b | 2884 | #define packet_get_type(_packet) (EF1BYTE((_packet).octet[0]) & 0xFC) |
0c817338 LF |
2885 | #define RTL_WATCH_DOG_TIME 2000 |
2886 | #define MSECS(t) msecs_to_jiffies(t) | |
17c9ac62 LF |
2887 | #define WLAN_FC_GET_VERS(fc) (le16_to_cpu(fc) & IEEE80211_FCTL_VERS) |
2888 | #define WLAN_FC_GET_TYPE(fc) (le16_to_cpu(fc) & IEEE80211_FCTL_FTYPE) | |
2889 | #define WLAN_FC_GET_STYPE(fc) (le16_to_cpu(fc) & IEEE80211_FCTL_STYPE) | |
2890 | #define WLAN_FC_MORE_DATA(fc) (le16_to_cpu(fc) & IEEE80211_FCTL_MOREDATA) | |
e6deaf81 | 2891 | #define rtl_dm(rtlpriv) (&((rtlpriv)->dm)) |
0c817338 LF |
2892 | |
2893 | #define RT_RF_OFF_LEVL_ASPM BIT(0) /*PCI ASPM */ | |
2894 | #define RT_RF_OFF_LEVL_CLK_REQ BIT(1) /*PCI clock request */ | |
2895 | #define RT_RF_OFF_LEVL_PCI_D3 BIT(2) /*PCI D3 mode */ | |
2896 | /*NIC halt, re-initialize hw parameters*/ | |
2897 | #define RT_RF_OFF_LEVL_HALT_NIC BIT(3) | |
2898 | #define RT_RF_OFF_LEVL_FREE_FW BIT(4) /*FW free, re-download the FW */ | |
2899 | #define RT_RF_OFF_LEVL_FW_32K BIT(5) /*FW in 32k */ | |
2900 | /*Always enable ASPM and Clock Req in initialization.*/ | |
2901 | #define RT_RF_PS_LEVEL_ALWAYS_ASPM BIT(6) | |
e97b775d LF |
2902 | /* no matter RFOFF or SLEEP we set PS_ASPM_LEVL*/ |
2903 | #define RT_PS_LEVEL_ASPM BIT(7) | |
0c817338 LF |
2904 | /*When LPS is on, disable 2R if no packet is received or transmittd.*/ |
2905 | #define RT_RF_LPS_DISALBE_2R BIT(30) | |
2906 | #define RT_RF_LPS_LEVEL_ASPM BIT(31) /*LPS with ASPM */ | |
2907 | #define RT_IN_PS_LEVEL(ppsc, _ps_flg) \ | |
2908 | ((ppsc->cur_ps_level & _ps_flg) ? true : false) | |
2909 | #define RT_CLEAR_PS_LEVEL(ppsc, _ps_flg) \ | |
2910 | (ppsc->cur_ps_level &= (~(_ps_flg))) | |
2911 | #define RT_SET_PS_LEVEL(ppsc, _ps_flg) \ | |
2912 | (ppsc->cur_ps_level |= _ps_flg) | |
2913 | ||
2914 | #define container_of_dwork_rtl(x, y, z) \ | |
4679f413 | 2915 | container_of(to_delayed_work(x), y, z) |
0c817338 | 2916 | |
3dad618b C |
2917 | #define FILL_OCTET_STRING(_os, _octet, _len) \ |
2918 | (_os).octet = (u8 *)(_octet); \ | |
2919 | (_os).length = (_len); | |
2920 | ||
2921 | #define CP_MACADDR(des, src) \ | |
2922 | ((des)[0] = (src)[0], (des)[1] = (src)[1],\ | |
2923 | (des)[2] = (src)[2], (des)[3] = (src)[3],\ | |
2924 | (des)[4] = (src)[4], (des)[5] = (src)[5]) | |
2925 | ||
21e4b072 LF |
2926 | #define LDPC_HT_ENABLE_RX BIT(0) |
2927 | #define LDPC_HT_ENABLE_TX BIT(1) | |
2928 | #define LDPC_HT_TEST_TX_ENABLE BIT(2) | |
2929 | #define LDPC_HT_CAP_TX BIT(3) | |
2930 | ||
2931 | #define STBC_HT_ENABLE_RX BIT(0) | |
2932 | #define STBC_HT_ENABLE_TX BIT(1) | |
2933 | #define STBC_HT_TEST_TX_ENABLE BIT(2) | |
2934 | #define STBC_HT_CAP_TX BIT(3) | |
2935 | ||
2936 | #define LDPC_VHT_ENABLE_RX BIT(0) | |
2937 | #define LDPC_VHT_ENABLE_TX BIT(1) | |
2938 | #define LDPC_VHT_TEST_TX_ENABLE BIT(2) | |
2939 | #define LDPC_VHT_CAP_TX BIT(3) | |
2940 | ||
2941 | #define STBC_VHT_ENABLE_RX BIT(0) | |
2942 | #define STBC_VHT_ENABLE_TX BIT(1) | |
2943 | #define STBC_VHT_TEST_TX_ENABLE BIT(2) | |
2944 | #define STBC_VHT_CAP_TX BIT(3) | |
2945 | ||
9696a159 LF |
2946 | extern u8 channel5g[CHANNEL_MAX_NUMBER_5G]; |
2947 | ||
2948 | extern u8 channel5g_80m[CHANNEL_MAX_NUMBER_5G_80M]; | |
2949 | ||
0c817338 LF |
2950 | static inline u8 rtl_read_byte(struct rtl_priv *rtlpriv, u32 addr) |
2951 | { | |
2952 | return rtlpriv->io.read8_sync(rtlpriv, addr); | |
2953 | } | |
2954 | ||
2955 | static inline u16 rtl_read_word(struct rtl_priv *rtlpriv, u32 addr) | |
2956 | { | |
2957 | return rtlpriv->io.read16_sync(rtlpriv, addr); | |
2958 | } | |
2959 | ||
2960 | static inline u32 rtl_read_dword(struct rtl_priv *rtlpriv, u32 addr) | |
2961 | { | |
2962 | return rtlpriv->io.read32_sync(rtlpriv, addr); | |
2963 | } | |
2964 | ||
2965 | static inline void rtl_write_byte(struct rtl_priv *rtlpriv, u32 addr, u8 val8) | |
2966 | { | |
2967 | rtlpriv->io.write8_async(rtlpriv, addr, val8); | |
3dad618b C |
2968 | |
2969 | if (rtlpriv->cfg->write_readback) | |
2970 | rtlpriv->io.read8_sync(rtlpriv, addr); | |
0c817338 LF |
2971 | } |
2972 | ||
84d26fda PKS |
2973 | static inline void rtl_write_byte_with_val32(struct ieee80211_hw *hw, |
2974 | u32 addr, u32 val8) | |
2975 | { | |
2976 | struct rtl_priv *rtlpriv = rtl_priv(hw); | |
2977 | ||
2978 | rtl_write_byte(rtlpriv, addr, (u8)val8); | |
2979 | } | |
2980 | ||
0c817338 LF |
2981 | static inline void rtl_write_word(struct rtl_priv *rtlpriv, u32 addr, u16 val16) |
2982 | { | |
2983 | rtlpriv->io.write16_async(rtlpriv, addr, val16); | |
3dad618b C |
2984 | |
2985 | if (rtlpriv->cfg->write_readback) | |
2986 | rtlpriv->io.read16_sync(rtlpriv, addr); | |
0c817338 LF |
2987 | } |
2988 | ||
2989 | static inline void rtl_write_dword(struct rtl_priv *rtlpriv, | |
2990 | u32 addr, u32 val32) | |
2991 | { | |
2992 | rtlpriv->io.write32_async(rtlpriv, addr, val32); | |
3dad618b C |
2993 | |
2994 | if (rtlpriv->cfg->write_readback) | |
2995 | rtlpriv->io.read32_sync(rtlpriv, addr); | |
0c817338 LF |
2996 | } |
2997 | ||
2998 | static inline u32 rtl_get_bbreg(struct ieee80211_hw *hw, | |
2999 | u32 regaddr, u32 bitmask) | |
3000 | { | |
d6b6fc14 JP |
3001 | struct rtl_priv *rtlpriv = hw->priv; |
3002 | ||
3003 | return rtlpriv->cfg->ops->get_bbreg(hw, regaddr, bitmask); | |
0c817338 LF |
3004 | } |
3005 | ||
3006 | static inline void rtl_set_bbreg(struct ieee80211_hw *hw, u32 regaddr, | |
3007 | u32 bitmask, u32 data) | |
3008 | { | |
d6b6fc14 | 3009 | struct rtl_priv *rtlpriv = hw->priv; |
0c817338 | 3010 | |
d6b6fc14 | 3011 | rtlpriv->cfg->ops->set_bbreg(hw, regaddr, bitmask, data); |
0c817338 LF |
3012 | } |
3013 | ||
84d26fda PKS |
3014 | static inline void rtl_set_bbreg_with_dwmask(struct ieee80211_hw *hw, |
3015 | u32 regaddr, u32 data) | |
3016 | { | |
3017 | rtl_set_bbreg(hw, regaddr, 0xffffffff, data); | |
3018 | } | |
3019 | ||
0c817338 LF |
3020 | static inline u32 rtl_get_rfreg(struct ieee80211_hw *hw, |
3021 | enum radio_path rfpath, u32 regaddr, | |
3022 | u32 bitmask) | |
3023 | { | |
d6b6fc14 JP |
3024 | struct rtl_priv *rtlpriv = hw->priv; |
3025 | ||
3026 | return rtlpriv->cfg->ops->get_rfreg(hw, rfpath, regaddr, bitmask); | |
0c817338 LF |
3027 | } |
3028 | ||
3029 | static inline void rtl_set_rfreg(struct ieee80211_hw *hw, | |
3030 | enum radio_path rfpath, u32 regaddr, | |
3031 | u32 bitmask, u32 data) | |
3032 | { | |
d6b6fc14 JP |
3033 | struct rtl_priv *rtlpriv = hw->priv; |
3034 | ||
3035 | rtlpriv->cfg->ops->set_rfreg(hw, rfpath, regaddr, bitmask, data); | |
0c817338 LF |
3036 | } |
3037 | ||
3038 | static inline bool is_hal_stop(struct rtl_hal *rtlhal) | |
3039 | { | |
3040 | return (_HAL_STATE_STOP == rtlhal->state); | |
3041 | } | |
3042 | ||
3043 | static inline void set_hal_start(struct rtl_hal *rtlhal) | |
3044 | { | |
3045 | rtlhal->state = _HAL_STATE_START; | |
3046 | } | |
3047 | ||
3048 | static inline void set_hal_stop(struct rtl_hal *rtlhal) | |
3049 | { | |
3050 | rtlhal->state = _HAL_STATE_STOP; | |
3051 | } | |
3052 | ||
3053 | static inline u8 get_rf_type(struct rtl_phy *rtlphy) | |
3054 | { | |
3055 | return rtlphy->rf_type; | |
3056 | } | |
3057 | ||
3dad618b C |
3058 | static inline struct ieee80211_hdr *rtl_get_hdr(struct sk_buff *skb) |
3059 | { | |
3060 | return (struct ieee80211_hdr *)(skb->data); | |
3061 | } | |
3062 | ||
d3bb1429 | 3063 | static inline __le16 rtl_get_fc(struct sk_buff *skb) |
3dad618b | 3064 | { |
d3bb1429 | 3065 | return rtl_get_hdr(skb)->frame_control; |
3dad618b C |
3066 | } |
3067 | ||
3068 | static inline u16 rtl_get_tid_h(struct ieee80211_hdr *hdr) | |
3069 | { | |
3070 | return (ieee80211_get_qos_ctl(hdr))[0] & IEEE80211_QOS_CTL_TID_MASK; | |
3071 | } | |
3072 | ||
3073 | static inline u16 rtl_get_tid(struct sk_buff *skb) | |
3074 | { | |
3075 | return rtl_get_tid_h(rtl_get_hdr(skb)); | |
3076 | } | |
3077 | ||
3078 | static inline struct ieee80211_sta *get_sta(struct ieee80211_hw *hw, | |
3079 | struct ieee80211_vif *vif, | |
7101f404 | 3080 | const u8 *bssid) |
3dad618b C |
3081 | { |
3082 | return ieee80211_find_sta(vif, bssid); | |
3083 | } | |
3084 | ||
2461c7d6 LF |
3085 | static inline struct ieee80211_sta *rtl_find_sta(struct ieee80211_hw *hw, |
3086 | u8 *mac_addr) | |
3087 | { | |
3088 | struct rtl_mac *mac = rtl_mac(rtl_priv(hw)); | |
3089 | return ieee80211_find_sta(mac->vif, mac_addr); | |
3090 | } | |
3091 | ||
0c817338 | 3092 | #endif |