]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/net/wireless/rt2x00/rt2400pci.c
projects / mirror_ubuntu-hirsute-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
rt2x00: Fix comment in rt2800pci
[mirror_ubuntu-hirsute-kernel.git] / drivers / net / wireless / rt2x00 / rt2400pci.c
CommitLineData
95ea3627 1/*
9c9a0d14 2 Copyright (C) 2004 - 2009 Ivo van Doorn <IvDoorn@gmail.com>
95ea3627
ID		 3 <http://rt2x00.serialmonkey.com>
4
5 This program is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
7 the Free Software Foundation; either version 2 of the License, or
8 (at your option) any later version.
9
10 This program is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 GNU General Public License for more details.
14
15 You should have received a copy of the GNU General Public License
16 along with this program; if not, write to the
17 Free Software Foundation, Inc.,
18 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 */
20
21/*
22 Module: rt2400pci
23 Abstract: rt2400pci device specific routines.
24 Supported chipsets: RT2460.
25 */
26
95ea3627
ID		 27#include <linux/delay.h>
28#include <linux/etherdevice.h>
29#include <linux/init.h>
30#include <linux/kernel.h>
31#include <linux/module.h>
32#include <linux/pci.h>
33#include <linux/eeprom_93cx6.h>
5a0e3ad6 34#include <linux/slab.h>
95ea3627
ID		 35
36#include "rt2x00.h"
37#include "rt2x00pci.h"
38#include "rt2400pci.h"
39
40/*
41 * Register access.
42 * All access to the CSR registers will go through the methods
43 * rt2x00pci_register_read and rt2x00pci_register_write.
44 * BBP and RF register require indirect register access,
45 * and use the CSR registers BBPCSR and RFCSR to achieve this.
46 * These indirect registers work with busy bits,
47 * and we will try maximal REGISTER_BUSY_COUNT times to access
48 * the register while taking a REGISTER_BUSY_DELAY us delay
f5a9987d 49 * between each attempt. When the busy bit is still set at that time,
95ea3627
ID		 50 * the access attempt is considered to have failed,
51 * and we will print an error.
52 */
c9c3b1a5
ID		 53#define WAIT_FOR_BBP(__dev, __reg) \
54 rt2x00pci_regbusy_read((__dev), BBPCSR, BBPCSR_BUSY, (__reg))
55#define WAIT_FOR_RF(__dev, __reg) \
56 rt2x00pci_regbusy_read((__dev), RFCSR, RFCSR_BUSY, (__reg))
95ea3627 57
0e14f6d3 58static void rt2400pci_bbp_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 59 const unsigned int word, const u8 value)
60{
61 u32 reg;
62
8ff48a8b
ID		 63 mutex_lock(&rt2x00dev->csr_mutex);
64
95ea3627 65 /*
c9c3b1a5
ID		 66 * Wait until the BBP becomes available, afterwards we
67 * can safely write the new data into the register.
95ea3627 68 */
c9c3b1a5
ID		 69 if (WAIT_FOR_BBP(rt2x00dev, &reg)) {
70 reg = 0;
71 rt2x00_set_field32(&reg, BBPCSR_VALUE, value);
72 rt2x00_set_field32(&reg, BBPCSR_REGNUM, word);
73 rt2x00_set_field32(&reg, BBPCSR_BUSY, 1);
74 rt2x00_set_field32(&reg, BBPCSR_WRITE_CONTROL, 1);
75
76 rt2x00pci_register_write(rt2x00dev, BBPCSR, reg);
77 }
8ff48a8b 78
8ff48a8b 79 mutex_unlock(&rt2x00dev->csr_mutex);
95ea3627
ID		 80}
81
0e14f6d3 82static void rt2400pci_bbp_read(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 83 const unsigned int word, u8 *value)
84{
85 u32 reg;
86
8ff48a8b
ID		 87 mutex_lock(&rt2x00dev->csr_mutex);
88
95ea3627 89 /*
c9c3b1a5
ID		 90 * Wait until the BBP becomes available, afterwards we
91 * can safely write the read request into the register.
92 * After the data has been written, we wait until hardware
93 * returns the correct value, if at any time the register
94 * doesn't become available in time, reg will be 0xffffffff
95 * which means we return 0xff to the caller.
95ea3627 96 */
c9c3b1a5
ID		 97 if (WAIT_FOR_BBP(rt2x00dev, &reg)) {
98 reg = 0;
99 rt2x00_set_field32(&reg, BBPCSR_REGNUM, word);
100 rt2x00_set_field32(&reg, BBPCSR_BUSY, 1);
101 rt2x00_set_field32(&reg, BBPCSR_WRITE_CONTROL, 0);
95ea3627 102
c9c3b1a5 103 rt2x00pci_register_write(rt2x00dev, BBPCSR, reg);
95ea3627 104
c9c3b1a5
ID		 105 WAIT_FOR_BBP(rt2x00dev, &reg);
106 }
95ea3627
ID		 107
108 *value = rt2x00_get_field32(reg, BBPCSR_VALUE);
8ff48a8b
ID		 109
110 mutex_unlock(&rt2x00dev->csr_mutex);
95ea3627
ID		 111}
112
0e14f6d3 113static void rt2400pci_rf_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 114 const unsigned int word, const u32 value)
115{
116 u32 reg;
95ea3627 117
8ff48a8b
ID		 118 mutex_lock(&rt2x00dev->csr_mutex);
119
c9c3b1a5
ID		 120 /*
121 * Wait until the RF becomes available, afterwards we
122 * can safely write the new data into the register.
123 */
124 if (WAIT_FOR_RF(rt2x00dev, &reg)) {
125 reg = 0;
126 rt2x00_set_field32(&reg, RFCSR_VALUE, value);
127 rt2x00_set_field32(&reg, RFCSR_NUMBER_OF_BITS, 20);
128 rt2x00_set_field32(&reg, RFCSR_IF_SELECT, 0);
129 rt2x00_set_field32(&reg, RFCSR_BUSY, 1);
130
131 rt2x00pci_register_write(rt2x00dev, RFCSR, reg);
132 rt2x00_rf_write(rt2x00dev, word, value);
95ea3627
ID		 133 }
134
8ff48a8b 135 mutex_unlock(&rt2x00dev->csr_mutex);
95ea3627
ID		 136}
137
138static void rt2400pci_eepromregister_read(struct eeprom_93cx6 *eeprom)
139{
140 struct rt2x00_dev *rt2x00dev = eeprom->data;
141 u32 reg;
142
143 rt2x00pci_register_read(rt2x00dev, CSR21, &reg);
144
145 eeprom->reg_data_in = !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_IN);
146 eeprom->reg_data_out = !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_OUT);
147 eeprom->reg_data_clock =
148 !!rt2x00_get_field32(reg, CSR21_EEPROM_DATA_CLOCK);
149 eeprom->reg_chip_select =
150 !!rt2x00_get_field32(reg, CSR21_EEPROM_CHIP_SELECT);
151}
152
153static void rt2400pci_eepromregister_write(struct eeprom_93cx6 *eeprom)
154{
155 struct rt2x00_dev *rt2x00dev = eeprom->data;
156 u32 reg = 0;
157
158 rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_IN, !!eeprom->reg_data_in);
159 rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_OUT, !!eeprom->reg_data_out);
160 rt2x00_set_field32(&reg, CSR21_EEPROM_DATA_CLOCK,
161 !!eeprom->reg_data_clock);
162 rt2x00_set_field32(&reg, CSR21_EEPROM_CHIP_SELECT,
163 !!eeprom->reg_chip_select);
164
165 rt2x00pci_register_write(rt2x00dev, CSR21, reg);
166}
167
168#ifdef CONFIG_RT2X00_LIB_DEBUGFS
95ea3627
ID		 169static const struct rt2x00debug rt2400pci_rt2x00debug = {
170 .owner = THIS_MODULE,
171 .csr = {
743b97ca
ID		 172 .read = rt2x00pci_register_read,
173 .write = rt2x00pci_register_write,
174 .flags = RT2X00DEBUGFS_OFFSET,
175 .word_base = CSR_REG_BASE,
95ea3627
ID		 176 .word_size = sizeof(u32),
177 .word_count = CSR_REG_SIZE / sizeof(u32),
178 },
179 .eeprom = {
180 .read = rt2x00_eeprom_read,
181 .write = rt2x00_eeprom_write,
743b97ca 182 .word_base = EEPROM_BASE,
95ea3627
ID		 183 .word_size = sizeof(u16),
184 .word_count = EEPROM_SIZE / sizeof(u16),
185 },
186 .bbp = {
187 .read = rt2400pci_bbp_read,
188 .write = rt2400pci_bbp_write,
743b97ca 189 .word_base = BBP_BASE,
95ea3627
ID		 190 .word_size = sizeof(u8),
191 .word_count = BBP_SIZE / sizeof(u8),
192 },
193 .rf = {
194 .read = rt2x00_rf_read,
195 .write = rt2400pci_rf_write,
743b97ca 196 .word_base = RF_BASE,
95ea3627
ID		 197 .word_size = sizeof(u32),
198 .word_count = RF_SIZE / sizeof(u32),
199 },
200};
201#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
202
95ea3627
ID		 203static int rt2400pci_rfkill_poll(struct rt2x00_dev *rt2x00dev)
204{
205 u32 reg;
206
207 rt2x00pci_register_read(rt2x00dev, GPIOCSR, &reg);
208 return rt2x00_get_field32(reg, GPIOCSR_BIT0);
209}
95ea3627 210
771fd565 211#ifdef CONFIG_RT2X00_LIB_LEDS
a2e1d52a 212static void rt2400pci_brightness_set(struct led_classdev *led_cdev,
a9450b70
ID		 213 enum led_brightness brightness)
214{
215 struct rt2x00_led *led =
216 container_of(led_cdev, struct rt2x00_led, led_dev);
217 unsigned int enabled = brightness != LED_OFF;
a9450b70
ID		 218 u32 reg;
219
220 rt2x00pci_register_read(led->rt2x00dev, LEDCSR, &reg);
221
a2e1d52a 222 if (led->type == LED_TYPE_RADIO || led->type == LED_TYPE_ASSOC)
a9450b70 223 rt2x00_set_field32(&reg, LEDCSR_LINK, enabled);
a2e1d52a
ID		 224 else if (led->type == LED_TYPE_ACTIVITY)
225 rt2x00_set_field32(&reg, LEDCSR_ACTIVITY, enabled);
a9450b70
ID		 226
227 rt2x00pci_register_write(led->rt2x00dev, LEDCSR, reg);
228}
a2e1d52a
ID		 229
230static int rt2400pci_blink_set(struct led_classdev *led_cdev,
231 unsigned long *delay_on,
232 unsigned long *delay_off)
233{
234 struct rt2x00_led *led =
235 container_of(led_cdev, struct rt2x00_led, led_dev);
236 u32 reg;
237
238 rt2x00pci_register_read(led->rt2x00dev, LEDCSR, &reg);
239 rt2x00_set_field32(&reg, LEDCSR_ON_PERIOD, *delay_on);
240 rt2x00_set_field32(&reg, LEDCSR_OFF_PERIOD, *delay_off);
241 rt2x00pci_register_write(led->rt2x00dev, LEDCSR, reg);
242
243 return 0;
244}
475433be
ID		 245
246static void rt2400pci_init_led(struct rt2x00_dev *rt2x00dev,
247 struct rt2x00_led *led,
248 enum led_type type)
249{
250 led->rt2x00dev = rt2x00dev;
251 led->type = type;
252 led->led_dev.brightness_set = rt2400pci_brightness_set;
253 led->led_dev.blink_set = rt2400pci_blink_set;
254 led->flags = LED_INITIALIZED;
255}
771fd565 256#endif /* CONFIG_RT2X00_LIB_LEDS */
a9450b70 257
95ea3627
ID		 258/*
259 * Configuration handlers.
260 */
3a643d24
ID		 261static void rt2400pci_config_filter(struct rt2x00_dev *rt2x00dev,
262 const unsigned int filter_flags)
263{
264 u32 reg;
265
266 /*
267 * Start configuration steps.
268 * Note that the version error will always be dropped
269 * since there is no filter for it at this time.
270 */
271 rt2x00pci_register_read(rt2x00dev, RXCSR0, &reg);
272 rt2x00_set_field32(&reg, RXCSR0_DROP_CRC,
273 !(filter_flags & FIF_FCSFAIL));
274 rt2x00_set_field32(&reg, RXCSR0_DROP_PHYSICAL,
275 !(filter_flags & FIF_PLCPFAIL));
276 rt2x00_set_field32(&reg, RXCSR0_DROP_CONTROL,
277 !(filter_flags & FIF_CONTROL));
278 rt2x00_set_field32(&reg, RXCSR0_DROP_NOT_TO_ME,
279 !(filter_flags & FIF_PROMISC_IN_BSS));
280 rt2x00_set_field32(&reg, RXCSR0_DROP_TODS,
e0b005fa
ID		 281 !(filter_flags & FIF_PROMISC_IN_BSS) &&
282 !rt2x00dev->intf_ap_count);
3a643d24
ID		 283 rt2x00_set_field32(&reg, RXCSR0_DROP_VERSION_ERROR, 1);
284 rt2x00pci_register_write(rt2x00dev, RXCSR0, reg);
285}
286
6bb40dd1
ID		 287static void rt2400pci_config_intf(struct rt2x00_dev *rt2x00dev,
288 struct rt2x00_intf *intf,
289 struct rt2x00intf_conf *conf,
290 const unsigned int flags)
95ea3627 291{
6bb40dd1
ID		 292 unsigned int bcn_preload;
293 u32 reg;
95ea3627 294
6bb40dd1 295 if (flags & CONFIG_UPDATE_TYPE) {
6bb40dd1
ID		 296 /*
297 * Enable beacon config
298 */
bad13639 299 bcn_preload = PREAMBLE + GET_DURATION(IEEE80211_HEADER, 20);
6bb40dd1
ID		 300 rt2x00pci_register_read(rt2x00dev, BCNCSR1, &reg);
301 rt2x00_set_field32(&reg, BCNCSR1_PRELOAD, bcn_preload);
302 rt2x00pci_register_write(rt2x00dev, BCNCSR1, reg);
95ea3627 303
6bb40dd1
ID		 304 /*
305 * Enable synchronisation.
306 */
307 rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
6bb40dd1
ID		 308 rt2x00_set_field32(&reg, CSR14_TSF_SYNC, conf->sync);
309 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
310 }
95ea3627 311
6bb40dd1
ID		 312 if (flags & CONFIG_UPDATE_MAC)
313 rt2x00pci_register_multiwrite(rt2x00dev, CSR3,
314 conf->mac, sizeof(conf->mac));
95ea3627 315
6bb40dd1
ID		 316 if (flags & CONFIG_UPDATE_BSSID)
317 rt2x00pci_register_multiwrite(rt2x00dev, CSR5,
318 conf->bssid, sizeof(conf->bssid));
95ea3627
ID		 319}
320
3a643d24 321static void rt2400pci_config_erp(struct rt2x00_dev *rt2x00dev,
02044643
HS		 322 struct rt2x00lib_erp *erp,
323 u32 changed)
95ea3627 324{
5c58ee51 325 int preamble_mask;
95ea3627 326 u32 reg;
95ea3627 327
5c58ee51
ID		 328 /*
329 * When short preamble is enabled, we should set bit 0x08
330 */
02044643
HS		 331 if (changed & BSS_CHANGED_ERP_PREAMBLE) {
332 preamble_mask = erp->short_preamble << 3;
333
334 rt2x00pci_register_read(rt2x00dev, TXCSR1, &reg);
335 rt2x00_set_field32(&reg, TXCSR1_ACK_TIMEOUT, 0x1ff);
336 rt2x00_set_field32(&reg, TXCSR1_ACK_CONSUME_TIME, 0x13a);
337 rt2x00_set_field32(&reg, TXCSR1_TSF_OFFSET, IEEE80211_HEADER);
338 rt2x00_set_field32(&reg, TXCSR1_AUTORESPONDER, 1);
339 rt2x00pci_register_write(rt2x00dev, TXCSR1, reg);
340
341 rt2x00pci_register_read(rt2x00dev, ARCSR2, &reg);
342 rt2x00_set_field32(&reg, ARCSR2_SIGNAL, 0x00);
343 rt2x00_set_field32(&reg, ARCSR2_SERVICE, 0x04);
344 rt2x00_set_field32(&reg, ARCSR2_LENGTH,
345 GET_DURATION(ACK_SIZE, 10));
346 rt2x00pci_register_write(rt2x00dev, ARCSR2, reg);
347
348 rt2x00pci_register_read(rt2x00dev, ARCSR3, &reg);
349 rt2x00_set_field32(&reg, ARCSR3_SIGNAL, 0x01 | preamble_mask);
350 rt2x00_set_field32(&reg, ARCSR3_SERVICE, 0x04);
351 rt2x00_set_field32(&reg, ARCSR2_LENGTH,
352 GET_DURATION(ACK_SIZE, 20));
353 rt2x00pci_register_write(rt2x00dev, ARCSR3, reg);
354
355 rt2x00pci_register_read(rt2x00dev, ARCSR4, &reg);
356 rt2x00_set_field32(&reg, ARCSR4_SIGNAL, 0x02 | preamble_mask);
357 rt2x00_set_field32(&reg, ARCSR4_SERVICE, 0x04);
358 rt2x00_set_field32(&reg, ARCSR2_LENGTH,
359 GET_DURATION(ACK_SIZE, 55));
360 rt2x00pci_register_write(rt2x00dev, ARCSR4, reg);
361
362 rt2x00pci_register_read(rt2x00dev, ARCSR5, &reg);
363 rt2x00_set_field32(&reg, ARCSR5_SIGNAL, 0x03 | preamble_mask);
364 rt2x00_set_field32(&reg, ARCSR5_SERVICE, 0x84);
365 rt2x00_set_field32(&reg, ARCSR2_LENGTH,
366 GET_DURATION(ACK_SIZE, 110));
367 rt2x00pci_register_write(rt2x00dev, ARCSR5, reg);
368 }
369
370 if (changed & BSS_CHANGED_BASIC_RATES)
371 rt2x00pci_register_write(rt2x00dev, ARCSR1, erp->basic_rates);
372
373 if (changed & BSS_CHANGED_ERP_SLOT) {
374 rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
375 rt2x00_set_field32(&reg, CSR11_SLOT_TIME, erp->slot_time);
376 rt2x00pci_register_write(rt2x00dev, CSR11, reg);
377
378 rt2x00pci_register_read(rt2x00dev, CSR18, &reg);
379 rt2x00_set_field32(&reg, CSR18_SIFS, erp->sifs);
380 rt2x00_set_field32(&reg, CSR18_PIFS, erp->pifs);
381 rt2x00pci_register_write(rt2x00dev, CSR18, reg);
382
383 rt2x00pci_register_read(rt2x00dev, CSR19, &reg);
384 rt2x00_set_field32(&reg, CSR19_DIFS, erp->difs);
385 rt2x00_set_field32(&reg, CSR19_EIFS, erp->eifs);
386 rt2x00pci_register_write(rt2x00dev, CSR19, reg);
387 }
388
389 if (changed & BSS_CHANGED_BEACON_INT) {
390 rt2x00pci_register_read(rt2x00dev, CSR12, &reg);
391 rt2x00_set_field32(&reg, CSR12_BEACON_INTERVAL,
392 erp->beacon_int * 16);
393 rt2x00_set_field32(&reg, CSR12_CFP_MAX_DURATION,
394 erp->beacon_int * 16);
395 rt2x00pci_register_write(rt2x00dev, CSR12, reg);
396 }
95ea3627
ID		 397}
398
e4ea1c40
ID		 399static void rt2400pci_config_ant(struct rt2x00_dev *rt2x00dev,
400 struct antenna_setup *ant)
95ea3627 401{
e4ea1c40
ID		 402 u8 r1;
403 u8 r4;
404
405 /*
406 * We should never come here because rt2x00lib is supposed
407 * to catch this and send us the correct antenna explicitely.
408 */
409 BUG_ON(ant->rx == ANTENNA_SW_DIVERSITY ||
410 ant->tx == ANTENNA_SW_DIVERSITY);
411
412 rt2400pci_bbp_read(rt2x00dev, 4, &r4);
413 rt2400pci_bbp_read(rt2x00dev, 1, &r1);
414
415 /*
416 * Configure the TX antenna.
417 */
418 switch (ant->tx) {
419 case ANTENNA_HW_DIVERSITY:
420 rt2x00_set_field8(&r1, BBP_R1_TX_ANTENNA, 1);
421 break;
422 case ANTENNA_A:
423 rt2x00_set_field8(&r1, BBP_R1_TX_ANTENNA, 0);
424 break;
425 case ANTENNA_B:
426 default:
427 rt2x00_set_field8(&r1, BBP_R1_TX_ANTENNA, 2);
428 break;
429 }
430
431 /*
432 * Configure the RX antenna.
433 */
434 switch (ant->rx) {
435 case ANTENNA_HW_DIVERSITY:
436 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA, 1);
437 break;
438 case ANTENNA_A:
439 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA, 0);
440 break;
441 case ANTENNA_B:
442 default:
443 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA, 2);
444 break;
445 }
446
447 rt2400pci_bbp_write(rt2x00dev, 4, r4);
448 rt2400pci_bbp_write(rt2x00dev, 1, r1);
95ea3627
ID		 449}
450
451static void rt2400pci_config_channel(struct rt2x00_dev *rt2x00dev,
5c58ee51 452 struct rf_channel *rf)
95ea3627 453{
95ea3627
ID		 454 /*
455 * Switch on tuning bits.
456 */
5c58ee51
ID		 457 rt2x00_set_field32(&rf->rf1, RF1_TUNER, 1);
458 rt2x00_set_field32(&rf->rf3, RF3_TUNER, 1);
95ea3627 459
5c58ee51
ID		 460 rt2400pci_rf_write(rt2x00dev, 1, rf->rf1);
461 rt2400pci_rf_write(rt2x00dev, 2, rf->rf2);
462 rt2400pci_rf_write(rt2x00dev, 3, rf->rf3);
95ea3627
ID		 463
464 /*
465 * RF2420 chipset don't need any additional actions.
466 */
5122d898 467 if (rt2x00_rf(rt2x00dev, RF2420))
95ea3627
ID		 468 return;
469
470 /*
471 * For the RT2421 chipsets we need to write an invalid
472 * reference clock rate to activate auto_tune.
473 * After that we set the value back to the correct channel.
474 */
5c58ee51 475 rt2400pci_rf_write(rt2x00dev, 1, rf->rf1);
95ea3627 476 rt2400pci_rf_write(rt2x00dev, 2, 0x000c2a32);
5c58ee51 477 rt2400pci_rf_write(rt2x00dev, 3, rf->rf3);
95ea3627
ID		 478
479 msleep(1);
480
5c58ee51
ID		 481 rt2400pci_rf_write(rt2x00dev, 1, rf->rf1);
482 rt2400pci_rf_write(rt2x00dev, 2, rf->rf2);
483 rt2400pci_rf_write(rt2x00dev, 3, rf->rf3);
95ea3627
ID		 484
485 msleep(1);
486
487 /*
488 * Switch off tuning bits.
489 */
5c58ee51
ID		 490 rt2x00_set_field32(&rf->rf1, RF1_TUNER, 0);
491 rt2x00_set_field32(&rf->rf3, RF3_TUNER, 0);
95ea3627 492
5c58ee51
ID		 493 rt2400pci_rf_write(rt2x00dev, 1, rf->rf1);
494 rt2400pci_rf_write(rt2x00dev, 3, rf->rf3);
95ea3627
ID		 495
496 /*
497 * Clear false CRC during channel switch.
498 */
5c58ee51 499 rt2x00pci_register_read(rt2x00dev, CNT0, &rf->rf1);
95ea3627
ID		 500}
501
502static void rt2400pci_config_txpower(struct rt2x00_dev *rt2x00dev, int txpower)
503{
504 rt2400pci_bbp_write(rt2x00dev, 3, TXPOWER_TO_DEV(txpower));
505}
506
e4ea1c40
ID		 507static void rt2400pci_config_retry_limit(struct rt2x00_dev *rt2x00dev,
508 struct rt2x00lib_conf *libconf)
95ea3627 509{
e4ea1c40 510 u32 reg;
95ea3627 511
e4ea1c40
ID		 512 rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
513 rt2x00_set_field32(&reg, CSR11_LONG_RETRY,
514 libconf->conf->long_frame_max_tx_count);
515 rt2x00_set_field32(&reg, CSR11_SHORT_RETRY,
516 libconf->conf->short_frame_max_tx_count);
517 rt2x00pci_register_write(rt2x00dev, CSR11, reg);
95ea3627
ID		 518}
519
7d7f19cc
ID		 520static void rt2400pci_config_ps(struct rt2x00_dev *rt2x00dev,
521 struct rt2x00lib_conf *libconf)
522{
523 enum dev_state state =
524 (libconf->conf->flags & IEEE80211_CONF_PS) ?
525 STATE_SLEEP : STATE_AWAKE;
526 u32 reg;
527
528 if (state == STATE_SLEEP) {
529 rt2x00pci_register_read(rt2x00dev, CSR20, &reg);
530 rt2x00_set_field32(&reg, CSR20_DELAY_AFTER_TBCN,
6b347bff 531 (rt2x00dev->beacon_int - 20) * 16);
7d7f19cc
ID		 532 rt2x00_set_field32(&reg, CSR20_TBCN_BEFORE_WAKEUP,
533 libconf->conf->listen_interval - 1);
534
535 /* We must first disable autowake before it can be enabled */
536 rt2x00_set_field32(&reg, CSR20_AUTOWAKE, 0);
537 rt2x00pci_register_write(rt2x00dev, CSR20, reg);
538
539 rt2x00_set_field32(&reg, CSR20_AUTOWAKE, 1);
540 rt2x00pci_register_write(rt2x00dev, CSR20, reg);
5731858d
GW		 541 } else {
542 rt2x00pci_register_read(rt2x00dev, CSR20, &reg);
543 rt2x00_set_field32(&reg, CSR20_AUTOWAKE, 0);
544 rt2x00pci_register_write(rt2x00dev, CSR20, reg);
7d7f19cc
ID		 545 }
546
547 rt2x00dev->ops->lib->set_device_state(rt2x00dev, state);
548}
549
95ea3627 550static void rt2400pci_config(struct rt2x00_dev *rt2x00dev,
6bb40dd1
ID		 551 struct rt2x00lib_conf *libconf,
552 const unsigned int flags)
95ea3627 553{
e4ea1c40 554 if (flags & IEEE80211_CONF_CHANGE_CHANNEL)
5c58ee51 555 rt2400pci_config_channel(rt2x00dev, &libconf->rf);
e4ea1c40 556 if (flags & IEEE80211_CONF_CHANGE_POWER)
5c58ee51
ID		 557 rt2400pci_config_txpower(rt2x00dev,
558 libconf->conf->power_level);
e4ea1c40
ID		 559 if (flags & IEEE80211_CONF_CHANGE_RETRY_LIMITS)
560 rt2400pci_config_retry_limit(rt2x00dev, libconf);
7d7f19cc
ID		 561 if (flags & IEEE80211_CONF_CHANGE_PS)
562 rt2400pci_config_ps(rt2x00dev, libconf);
95ea3627
ID		 563}
564
565static void rt2400pci_config_cw(struct rt2x00_dev *rt2x00dev,
181d6902 566 const int cw_min, const int cw_max)
95ea3627
ID		 567{
568 u32 reg;
569
570 rt2x00pci_register_read(rt2x00dev, CSR11, &reg);
181d6902
ID		 571 rt2x00_set_field32(&reg, CSR11_CWMIN, cw_min);
572 rt2x00_set_field32(&reg, CSR11_CWMAX, cw_max);
95ea3627
ID		 573 rt2x00pci_register_write(rt2x00dev, CSR11, reg);
574}
575
95ea3627
ID		 576/*
577 * Link tuning
578 */
ebcf26da
ID		 579static void rt2400pci_link_stats(struct rt2x00_dev *rt2x00dev,
580 struct link_qual *qual)
95ea3627
ID		 581{
582 u32 reg;
583 u8 bbp;
584
585 /*
586 * Update FCS error count from register.
587 */
588 rt2x00pci_register_read(rt2x00dev, CNT0, &reg);
ebcf26da 589 qual->rx_failed = rt2x00_get_field32(reg, CNT0_FCS_ERROR);
95ea3627
ID		 590
591 /*
592 * Update False CCA count from register.
593 */
594 rt2400pci_bbp_read(rt2x00dev, 39, &bbp);
ebcf26da 595 qual->false_cca = bbp;
95ea3627
ID		 596}
597
5352ff65
ID		 598static inline void rt2400pci_set_vgc(struct rt2x00_dev *rt2x00dev,
599 struct link_qual *qual, u8 vgc_level)
eb20b4e8 600{
223dcc26
ID		 601 if (qual->vgc_level_reg != vgc_level) {
602 rt2400pci_bbp_write(rt2x00dev, 13, vgc_level);
603 qual->vgc_level = vgc_level;
604 qual->vgc_level_reg = vgc_level;
605 }
eb20b4e8
ID		 606}
607
5352ff65
ID		 608static void rt2400pci_reset_tuner(struct rt2x00_dev *rt2x00dev,
609 struct link_qual *qual)
95ea3627 610{
5352ff65 611 rt2400pci_set_vgc(rt2x00dev, qual, 0x08);
95ea3627
ID		 612}
613
5352ff65
ID		 614static void rt2400pci_link_tuner(struct rt2x00_dev *rt2x00dev,
615 struct link_qual *qual, const u32 count)
95ea3627 616{
95ea3627
ID		 617 /*
618 * The link tuner should not run longer then 60 seconds,
619 * and should run once every 2 seconds.
620 */
5352ff65 621 if (count > 60 || !(count & 1))
95ea3627
ID		 622 return;
623
624 /*
625 * Base r13 link tuning on the false cca count.
626 */
5352ff65
ID		 627 if ((qual->false_cca > 512) && (qual->vgc_level < 0x20))
628 rt2400pci_set_vgc(rt2x00dev, qual, ++qual->vgc_level);
629 else if ((qual->false_cca < 100) && (qual->vgc_level > 0x08))
630 rt2400pci_set_vgc(rt2x00dev, qual, --qual->vgc_level);
95ea3627
ID		 631}
632
5450b7e2
ID		 633/*
634 * Queue handlers.
635 */
636static void rt2400pci_start_queue(struct data_queue *queue)
637{
638 struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
639 u32 reg;
640
641 switch (queue->qid) {
642 case QID_RX:
643 rt2x00pci_register_read(rt2x00dev, RXCSR0, &reg);
644 rt2x00_set_field32(&reg, RXCSR0_DISABLE_RX, 0);
645 rt2x00pci_register_write(rt2x00dev, RXCSR0, reg);
646 break;
647 case QID_BEACON:
bcf3cfd0
HS		 648 /*
649 * Allow the tbtt tasklet to be scheduled.
650 */
651 tasklet_enable(&rt2x00dev->tbtt_tasklet);
652
5450b7e2
ID		 653 rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
654 rt2x00_set_field32(&reg, CSR14_TSF_COUNT, 1);
655 rt2x00_set_field32(&reg, CSR14_TBCN, 1);
656 rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 1);
657 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
658 break;
659 default:
660 break;
661 }
662}
663
664static void rt2400pci_kick_queue(struct data_queue *queue)
665{
666 struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
667 u32 reg;
668
669 switch (queue->qid) {
f615e9a3 670 case QID_AC_VO:
5450b7e2
ID		 671 rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
672 rt2x00_set_field32(&reg, TXCSR0_KICK_PRIO, 1);
673 rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
674 break;
f615e9a3 675 case QID_AC_VI:
5450b7e2
ID		 676 rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
677 rt2x00_set_field32(&reg, TXCSR0_KICK_TX, 1);
678 rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
679 break;
680 case QID_ATIM:
681 rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
682 rt2x00_set_field32(&reg, TXCSR0_KICK_ATIM, 1);
683 rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
684 break;
685 default:
686 break;
687 }
688}
689
690static void rt2400pci_stop_queue(struct data_queue *queue)
691{
692 struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
693 u32 reg;
694
695 switch (queue->qid) {
f615e9a3
ID		 696 case QID_AC_VO:
697 case QID_AC_VI:
5450b7e2
ID		 698 case QID_ATIM:
699 rt2x00pci_register_read(rt2x00dev, TXCSR0, &reg);
700 rt2x00_set_field32(&reg, TXCSR0_ABORT, 1);
701 rt2x00pci_register_write(rt2x00dev, TXCSR0, reg);
702 break;
703 case QID_RX:
704 rt2x00pci_register_read(rt2x00dev, RXCSR0, &reg);
705 rt2x00_set_field32(&reg, RXCSR0_DISABLE_RX, 1);
706 rt2x00pci_register_write(rt2x00dev, RXCSR0, reg);
707 break;
708 case QID_BEACON:
709 rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
710 rt2x00_set_field32(&reg, CSR14_TSF_COUNT, 0);
711 rt2x00_set_field32(&reg, CSR14_TBCN, 0);
712 rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 0);
713 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
bcf3cfd0
HS		 714
715 /*
716 * Wait for possibly running tbtt tasklets.
717 */
718 tasklet_disable(&rt2x00dev->tbtt_tasklet);
5450b7e2
ID		 719 break;
720 default:
721 break;
722 }
723}
724
95ea3627
ID		 725/*
726 * Initialization functions.
727 */
798b7adb 728static bool rt2400pci_get_entry_state(struct queue_entry *entry)
95ea3627 729{
b8be63ff 730 struct queue_entry_priv_pci *entry_priv = entry->priv_data;
95ea3627
ID		 731 u32 word;
732
798b7adb
ID		 733 if (entry->queue->qid == QID_RX) {
734 rt2x00_desc_read(entry_priv->desc, 0, &word);
95ea3627 735
798b7adb
ID		 736 return rt2x00_get_field32(word, RXD_W0_OWNER_NIC);
737 } else {
738 rt2x00_desc_read(entry_priv->desc, 0, &word);
95ea3627 739
798b7adb
ID		 740 return (rt2x00_get_field32(word, TXD_W0_OWNER_NIC) ||
741 rt2x00_get_field32(word, TXD_W0_VALID));
742 }
95ea3627
ID		 743}
744
798b7adb 745static void rt2400pci_clear_entry(struct queue_entry *entry)
95ea3627 746{
b8be63ff 747 struct queue_entry_priv_pci *entry_priv = entry->priv_data;
798b7adb 748 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
95ea3627
ID		 749 u32 word;
750
798b7adb
ID		 751 if (entry->queue->qid == QID_RX) {
752 rt2x00_desc_read(entry_priv->desc, 2, &word);
753 rt2x00_set_field32(&word, RXD_W2_BUFFER_LENGTH, entry->skb->len);
754 rt2x00_desc_write(entry_priv->desc, 2, word);
755
756 rt2x00_desc_read(entry_priv->desc, 1, &word);
757 rt2x00_set_field32(&word, RXD_W1_BUFFER_ADDRESS, skbdesc->skb_dma);
758 rt2x00_desc_write(entry_priv->desc, 1, word);
759
760 rt2x00_desc_read(entry_priv->desc, 0, &word);
761 rt2x00_set_field32(&word, RXD_W0_OWNER_NIC, 1);
762 rt2x00_desc_write(entry_priv->desc, 0, word);
763 } else {
764 rt2x00_desc_read(entry_priv->desc, 0, &word);
765 rt2x00_set_field32(&word, TXD_W0_VALID, 0);
766 rt2x00_set_field32(&word, TXD_W0_OWNER_NIC, 0);
767 rt2x00_desc_write(entry_priv->desc, 0, word);
768 }
95ea3627
ID		 769}
770
181d6902 771static int rt2400pci_init_queues(struct rt2x00_dev *rt2x00dev)
95ea3627 772{
b8be63ff 773 struct queue_entry_priv_pci *entry_priv;
95ea3627
ID		 774 u32 reg;
775
95ea3627
ID		 776 /*
777 * Initialize registers.
778 */
779 rt2x00pci_register_read(rt2x00dev, TXCSR2, &reg);
181d6902
ID		 780 rt2x00_set_field32(&reg, TXCSR2_TXD_SIZE, rt2x00dev->tx[0].desc_size);
781 rt2x00_set_field32(&reg, TXCSR2_NUM_TXD, rt2x00dev->tx[1].limit);
782 rt2x00_set_field32(&reg, TXCSR2_NUM_ATIM, rt2x00dev->bcn[1].limit);
783 rt2x00_set_field32(&reg, TXCSR2_NUM_PRIO, rt2x00dev->tx[0].limit);
95ea3627
ID		 784 rt2x00pci_register_write(rt2x00dev, TXCSR2, reg);
785
b8be63ff 786 entry_priv = rt2x00dev->tx[1].entries[0].priv_data;
95ea3627 787 rt2x00pci_register_read(rt2x00dev, TXCSR3, &reg);
30b3a23c 788 rt2x00_set_field32(&reg, TXCSR3_TX_RING_REGISTER,
b8be63ff 789 entry_priv->desc_dma);
95ea3627
ID		 790 rt2x00pci_register_write(rt2x00dev, TXCSR3, reg);
791
b8be63ff 792 entry_priv = rt2x00dev->tx[0].entries[0].priv_data;
95ea3627 793 rt2x00pci_register_read(rt2x00dev, TXCSR5, &reg);
30b3a23c 794 rt2x00_set_field32(&reg, TXCSR5_PRIO_RING_REGISTER,
b8be63ff 795 entry_priv->desc_dma);
95ea3627
ID		 796 rt2x00pci_register_write(rt2x00dev, TXCSR5, reg);
797
b8be63ff 798 entry_priv = rt2x00dev->bcn[1].entries[0].priv_data;
95ea3627 799 rt2x00pci_register_read(rt2x00dev, TXCSR4, &reg);
30b3a23c 800 rt2x00_set_field32(&reg, TXCSR4_ATIM_RING_REGISTER,
b8be63ff 801 entry_priv->desc_dma);
95ea3627
ID		 802 rt2x00pci_register_write(rt2x00dev, TXCSR4, reg);
803
b8be63ff 804 entry_priv = rt2x00dev->bcn[0].entries[0].priv_data;
95ea3627 805 rt2x00pci_register_read(rt2x00dev, TXCSR6, &reg);
30b3a23c 806 rt2x00_set_field32(&reg, TXCSR6_BEACON_RING_REGISTER,
b8be63ff 807 entry_priv->desc_dma);
95ea3627
ID		 808 rt2x00pci_register_write(rt2x00dev, TXCSR6, reg);
809
810 rt2x00pci_register_read(rt2x00dev, RXCSR1, &reg);
811 rt2x00_set_field32(&reg, RXCSR1_RXD_SIZE, rt2x00dev->rx->desc_size);
181d6902 812 rt2x00_set_field32(&reg, RXCSR1_NUM_RXD, rt2x00dev->rx->limit);
95ea3627
ID		 813 rt2x00pci_register_write(rt2x00dev, RXCSR1, reg);
814
b8be63ff 815 entry_priv = rt2x00dev->rx->entries[0].priv_data;
95ea3627 816 rt2x00pci_register_read(rt2x00dev, RXCSR2, &reg);
b8be63ff
ID		 817 rt2x00_set_field32(&reg, RXCSR2_RX_RING_REGISTER,
818 entry_priv->desc_dma);
95ea3627
ID		 819 rt2x00pci_register_write(rt2x00dev, RXCSR2, reg);
820
821 return 0;
822}
823
824static int rt2400pci_init_registers(struct rt2x00_dev *rt2x00dev)
825{
826 u32 reg;
827
828 rt2x00pci_register_write(rt2x00dev, PSCSR0, 0x00020002);
829 rt2x00pci_register_write(rt2x00dev, PSCSR1, 0x00000002);
830 rt2x00pci_register_write(rt2x00dev, PSCSR2, 0x00023f20);
831 rt2x00pci_register_write(rt2x00dev, PSCSR3, 0x00000002);
832
833 rt2x00pci_register_read(rt2x00dev, TIMECSR, &reg);
834 rt2x00_set_field32(&reg, TIMECSR_US_COUNT, 33);
835 rt2x00_set_field32(&reg, TIMECSR_US_64_COUNT, 63);
836 rt2x00_set_field32(&reg, TIMECSR_BEACON_EXPECT, 0);
837 rt2x00pci_register_write(rt2x00dev, TIMECSR, reg);
838
839 rt2x00pci_register_read(rt2x00dev, CSR9, &reg);
840 rt2x00_set_field32(&reg, CSR9_MAX_FRAME_UNIT,
841 (rt2x00dev->rx->data_size / 128));
842 rt2x00pci_register_write(rt2x00dev, CSR9, reg);
843
1f909162
ID		 844 rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
845 rt2x00_set_field32(&reg, CSR14_TSF_COUNT, 0);
846 rt2x00_set_field32(&reg, CSR14_TSF_SYNC, 0);
847 rt2x00_set_field32(&reg, CSR14_TBCN, 0);
848 rt2x00_set_field32(&reg, CSR14_TCFP, 0);
849 rt2x00_set_field32(&reg, CSR14_TATIMW, 0);
850 rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 0);
851 rt2x00_set_field32(&reg, CSR14_CFP_COUNT_PRELOAD, 0);
852 rt2x00_set_field32(&reg, CSR14_TBCM_PRELOAD, 0);
853 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
854
95ea3627
ID		 855 rt2x00pci_register_write(rt2x00dev, CNT3, 0x3f080000);
856
857 rt2x00pci_register_read(rt2x00dev, ARCSR0, &reg);
858 rt2x00_set_field32(&reg, ARCSR0_AR_BBP_DATA0, 133);
859 rt2x00_set_field32(&reg, ARCSR0_AR_BBP_ID0, 134);
860 rt2x00_set_field32(&reg, ARCSR0_AR_BBP_DATA1, 136);
861 rt2x00_set_field32(&reg, ARCSR0_AR_BBP_ID1, 135);
862 rt2x00pci_register_write(rt2x00dev, ARCSR0, reg);
863
864 rt2x00pci_register_read(rt2x00dev, RXCSR3, &reg);
865 rt2x00_set_field32(&reg, RXCSR3_BBP_ID0, 3); /* Tx power.*/
866 rt2x00_set_field32(&reg, RXCSR3_BBP_ID0_VALID, 1);
867 rt2x00_set_field32(&reg, RXCSR3_BBP_ID1, 32); /* Signal */
868 rt2x00_set_field32(&reg, RXCSR3_BBP_ID1_VALID, 1);
869 rt2x00_set_field32(&reg, RXCSR3_BBP_ID2, 36); /* Rssi */
870 rt2x00_set_field32(&reg, RXCSR3_BBP_ID2_VALID, 1);
871 rt2x00pci_register_write(rt2x00dev, RXCSR3, reg);
872
873 rt2x00pci_register_write(rt2x00dev, PWRCSR0, 0x3f3b3100);
874
875 if (rt2x00dev->ops->lib->set_device_state(rt2x00dev, STATE_AWAKE))
876 return -EBUSY;
877
878 rt2x00pci_register_write(rt2x00dev, MACCSR0, 0x00217223);
879 rt2x00pci_register_write(rt2x00dev, MACCSR1, 0x00235518);
880
881 rt2x00pci_register_read(rt2x00dev, MACCSR2, &reg);
882 rt2x00_set_field32(&reg, MACCSR2_DELAY, 64);
883 rt2x00pci_register_write(rt2x00dev, MACCSR2, reg);
884
885 rt2x00pci_register_read(rt2x00dev, RALINKCSR, &reg);
886 rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_DATA0, 17);
887 rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_ID0, 154);
888 rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_DATA1, 0);
889 rt2x00_set_field32(&reg, RALINKCSR_AR_BBP_ID1, 154);
890 rt2x00pci_register_write(rt2x00dev, RALINKCSR, reg);
891
892 rt2x00pci_register_read(rt2x00dev, CSR1, &reg);
893 rt2x00_set_field32(&reg, CSR1_SOFT_RESET, 1);
894 rt2x00_set_field32(&reg, CSR1_BBP_RESET, 0);
895 rt2x00_set_field32(&reg, CSR1_HOST_READY, 0);
896 rt2x00pci_register_write(rt2x00dev, CSR1, reg);
897
898 rt2x00pci_register_read(rt2x00dev, CSR1, &reg);
899 rt2x00_set_field32(&reg, CSR1_SOFT_RESET, 0);
900 rt2x00_set_field32(&reg, CSR1_HOST_READY, 1);
901 rt2x00pci_register_write(rt2x00dev, CSR1, reg);
902
903 /*
904 * We must clear the FCS and FIFO error count.
905 * These registers are cleared on read,
906 * so we may pass a useless variable to store the value.
907 */
908 rt2x00pci_register_read(rt2x00dev, CNT0, &reg);
909 rt2x00pci_register_read(rt2x00dev, CNT4, &reg);
910
911 return 0;
912}
913
2b08da3f 914static int rt2400pci_wait_bbp_ready(struct rt2x00_dev *rt2x00dev)
95ea3627
ID		 915{
916 unsigned int i;
95ea3627
ID		 917 u8 value;
918
919 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
920 rt2400pci_bbp_read(rt2x00dev, 0, &value);
921 if ((value != 0xff) && (value != 0x00))
2b08da3f 922 return 0;
95ea3627
ID		 923 udelay(REGISTER_BUSY_DELAY);
924 }
925
926 ERROR(rt2x00dev, "BBP register access failed, aborting.\n");
927 return -EACCES;
2b08da3f
ID		 928}
929
930static int rt2400pci_init_bbp(struct rt2x00_dev *rt2x00dev)
931{
932 unsigned int i;
933 u16 eeprom;
934 u8 reg_id;
935 u8 value;
936
937 if (unlikely(rt2400pci_wait_bbp_ready(rt2x00dev)))
938 return -EACCES;
95ea3627 939
95ea3627
ID		 940 rt2400pci_bbp_write(rt2x00dev, 1, 0x00);
941 rt2400pci_bbp_write(rt2x00dev, 3, 0x27);
942 rt2400pci_bbp_write(rt2x00dev, 4, 0x08);
943 rt2400pci_bbp_write(rt2x00dev, 10, 0x0f);
944 rt2400pci_bbp_write(rt2x00dev, 15, 0x72);
945 rt2400pci_bbp_write(rt2x00dev, 16, 0x74);
946 rt2400pci_bbp_write(rt2x00dev, 17, 0x20);
947 rt2400pci_bbp_write(rt2x00dev, 18, 0x72);
948 rt2400pci_bbp_write(rt2x00dev, 19, 0x0b);
949 rt2400pci_bbp_write(rt2x00dev, 20, 0x00);
950 rt2400pci_bbp_write(rt2x00dev, 28, 0x11);
951 rt2400pci_bbp_write(rt2x00dev, 29, 0x04);
952 rt2400pci_bbp_write(rt2x00dev, 30, 0x21);
953 rt2400pci_bbp_write(rt2x00dev, 31, 0x00);
954
95ea3627
ID		 955 for (i = 0; i < EEPROM_BBP_SIZE; i++) {
956 rt2x00_eeprom_read(rt2x00dev, EEPROM_BBP_START + i, &eeprom);
957
958 if (eeprom != 0xffff && eeprom != 0x0000) {
959 reg_id = rt2x00_get_field16(eeprom, EEPROM_BBP_REG_ID);
960 value = rt2x00_get_field16(eeprom, EEPROM_BBP_VALUE);
95ea3627
ID		 961 rt2400pci_bbp_write(rt2x00dev, reg_id, value);
962 }
963 }
95ea3627
ID		 964
965 return 0;
966}
967
968/*
969 * Device state switch handlers.
970 */
95ea3627
ID		 971static void rt2400pci_toggle_irq(struct rt2x00_dev *rt2x00dev,
972 enum dev_state state)
973{
b550911a 974 int mask = (state == STATE_RADIO_IRQ_OFF);
95ea3627 975 u32 reg;
bcf3cfd0 976 unsigned long flags;
95ea3627
ID		 977
978 /*
979 * When interrupts are being enabled, the interrupt registers
980 * should clear the register to assure a clean state.
981 */
982 if (state == STATE_RADIO_IRQ_ON) {
983 rt2x00pci_register_read(rt2x00dev, CSR7, &reg);
984 rt2x00pci_register_write(rt2x00dev, CSR7, reg);
bcf3cfd0
HS		 985
986 /*
987 * Enable tasklets.
988 */
989 tasklet_enable(&rt2x00dev->txstatus_tasklet);
990 tasklet_enable(&rt2x00dev->rxdone_tasklet);
95ea3627
ID		 991 }
992
993 /*
994 * Only toggle the interrupts bits we are going to use.
995 * Non-checked interrupt bits are disabled by default.
996 */
bcf3cfd0
HS		 997 spin_lock_irqsave(&rt2x00dev->irqmask_lock, flags);
998
95ea3627
ID		 999 rt2x00pci_register_read(rt2x00dev, CSR8, &reg);
1000 rt2x00_set_field32(&reg, CSR8_TBCN_EXPIRE, mask);
1001 rt2x00_set_field32(&reg, CSR8_TXDONE_TXRING, mask);
1002 rt2x00_set_field32(&reg, CSR8_TXDONE_ATIMRING, mask);
1003 rt2x00_set_field32(&reg, CSR8_TXDONE_PRIORING, mask);
1004 rt2x00_set_field32(&reg, CSR8_RXDONE, mask);
1005 rt2x00pci_register_write(rt2x00dev, CSR8, reg);
bcf3cfd0
HS		 1006
1007 spin_unlock_irqrestore(&rt2x00dev->irqmask_lock, flags);
1008
1009 if (state == STATE_RADIO_IRQ_OFF) {
1010 /*
1011 * Ensure that all tasklets are finished before
1012 * disabling the interrupts.
1013 */
1014 tasklet_disable(&rt2x00dev->txstatus_tasklet);
1015 tasklet_disable(&rt2x00dev->rxdone_tasklet);
1016 }
95ea3627
ID		 1017}
1018
1019static int rt2400pci_enable_radio(struct rt2x00_dev *rt2x00dev)
1020{
1021 /*
1022 * Initialize all registers.
1023 */
2b08da3f
ID		 1024 if (unlikely(rt2400pci_init_queues(rt2x00dev) ||
1025 rt2400pci_init_registers(rt2x00dev) ||
1026 rt2400pci_init_bbp(rt2x00dev)))
95ea3627 1027 return -EIO;
95ea3627 1028
95ea3627
ID		 1029 return 0;
1030}
1031
1032static void rt2400pci_disable_radio(struct rt2x00_dev *rt2x00dev)
1033{
95ea3627 1034 /*
a2c9b652 1035 * Disable power
95ea3627 1036 */
a2c9b652 1037 rt2x00pci_register_write(rt2x00dev, PWRCSR0, 0);
95ea3627
ID		 1038}
1039
1040static int rt2400pci_set_state(struct rt2x00_dev *rt2x00dev,
1041 enum dev_state state)
1042{
9655a6ec 1043 u32 reg, reg2;
95ea3627
ID		 1044 unsigned int i;
1045 char put_to_sleep;
1046 char bbp_state;
1047 char rf_state;
1048
1049 put_to_sleep = (state != STATE_AWAKE);
1050
1051 rt2x00pci_register_read(rt2x00dev, PWRCSR1, &reg);
1052 rt2x00_set_field32(&reg, PWRCSR1_SET_STATE, 1);
1053 rt2x00_set_field32(&reg, PWRCSR1_BBP_DESIRE_STATE, state);
1054 rt2x00_set_field32(&reg, PWRCSR1_RF_DESIRE_STATE, state);
1055 rt2x00_set_field32(&reg, PWRCSR1_PUT_TO_SLEEP, put_to_sleep);
1056 rt2x00pci_register_write(rt2x00dev, PWRCSR1, reg);
1057
1058 /*
1059 * Device is not guaranteed to be in the requested state yet.
1060 * We must wait until the register indicates that the
1061 * device has entered the correct state.
1062 */
1063 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
9655a6ec
GW		 1064 rt2x00pci_register_read(rt2x00dev, PWRCSR1, &reg2);
1065 bbp_state = rt2x00_get_field32(reg2, PWRCSR1_BBP_CURR_STATE);
1066 rf_state = rt2x00_get_field32(reg2, PWRCSR1_RF_CURR_STATE);
95ea3627
ID		 1067 if (bbp_state == state && rf_state == state)
1068 return 0;
9655a6ec 1069 rt2x00pci_register_write(rt2x00dev, PWRCSR1, reg);
95ea3627
ID		 1070 msleep(10);
1071 }
1072
95ea3627
ID		 1073 return -EBUSY;
1074}
1075
1076static int rt2400pci_set_device_state(struct rt2x00_dev *rt2x00dev,
1077 enum dev_state state)
1078{
1079 int retval = 0;
1080
1081 switch (state) {
1082 case STATE_RADIO_ON:
1083 retval = rt2400pci_enable_radio(rt2x00dev);
1084 break;
1085 case STATE_RADIO_OFF:
1086 rt2400pci_disable_radio(rt2x00dev);
1087 break;
2b08da3f
ID		 1088 case STATE_RADIO_IRQ_ON:
1089 case STATE_RADIO_IRQ_OFF:
1090 rt2400pci_toggle_irq(rt2x00dev, state);
95ea3627
ID		 1091 break;
1092 case STATE_DEEP_SLEEP:
1093 case STATE_SLEEP:
1094 case STATE_STANDBY:
1095 case STATE_AWAKE:
1096 retval = rt2400pci_set_state(rt2x00dev, state);
1097 break;
1098 default:
1099 retval = -ENOTSUPP;
1100 break;
1101 }
1102
2b08da3f
ID		 1103 if (unlikely(retval))
1104 ERROR(rt2x00dev, "Device failed to enter state %d (%d).\n",
1105 state, retval);
1106
95ea3627
ID		 1107 return retval;
1108}
1109
1110/*
1111 * TX descriptor initialization
1112 */
93331458 1113static void rt2400pci_write_tx_desc(struct queue_entry *entry,
61486e0f 1114 struct txentry_desc *txdesc)
95ea3627 1115{
93331458
ID		 1116 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
1117 struct queue_entry_priv_pci *entry_priv = entry->priv_data;
85b7a8b3 1118 __le32 *txd = entry_priv->desc;
95ea3627 1119 u32 word;
95ea3627
ID		 1120
1121 /*
1122 * Start writing the descriptor words.
1123 */
85b7a8b3 1124 rt2x00_desc_read(txd, 1, &word);
c4da0048 1125 rt2x00_set_field32(&word, TXD_W1_BUFFER_ADDRESS, skbdesc->skb_dma);
85b7a8b3 1126 rt2x00_desc_write(txd, 1, word);
4de36fe5 1127
95ea3627 1128 rt2x00_desc_read(txd, 2, &word);
df624ca5
GW		 1129 rt2x00_set_field32(&word, TXD_W2_BUFFER_LENGTH, txdesc->length);
1130 rt2x00_set_field32(&word, TXD_W2_DATABYTE_COUNT, txdesc->length);
95ea3627
ID		 1131 rt2x00_desc_write(txd, 2, word);
1132
1133 rt2x00_desc_read(txd, 3, &word);
26a1d07f 1134 rt2x00_set_field32(&word, TXD_W3_PLCP_SIGNAL, txdesc->u.plcp.signal);
49da2605
ID		 1135 rt2x00_set_field32(&word, TXD_W3_PLCP_SIGNAL_REGNUM, 5);
1136 rt2x00_set_field32(&word, TXD_W3_PLCP_SIGNAL_BUSY, 1);
26a1d07f 1137 rt2x00_set_field32(&word, TXD_W3_PLCP_SERVICE, txdesc->u.plcp.service);
49da2605
ID		 1138 rt2x00_set_field32(&word, TXD_W3_PLCP_SERVICE_REGNUM, 6);
1139 rt2x00_set_field32(&word, TXD_W3_PLCP_SERVICE_BUSY, 1);
95ea3627
ID		 1140 rt2x00_desc_write(txd, 3, word);
1141
1142 rt2x00_desc_read(txd, 4, &word);
26a1d07f
HS		 1143 rt2x00_set_field32(&word, TXD_W4_PLCP_LENGTH_LOW,
1144 txdesc->u.plcp.length_low);
49da2605
ID		 1145 rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_LOW_REGNUM, 8);
1146 rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_LOW_BUSY, 1);
26a1d07f
HS		 1147 rt2x00_set_field32(&word, TXD_W4_PLCP_LENGTH_HIGH,
1148 txdesc->u.plcp.length_high);
49da2605
ID		 1149 rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_HIGH_REGNUM, 7);
1150 rt2x00_set_field32(&word, TXD_W3_PLCP_LENGTH_HIGH_BUSY, 1);
95ea3627
ID		 1151 rt2x00_desc_write(txd, 4, word);
1152
e01f1ec3
GW		 1153 /*
1154 * Writing TXD word 0 must the last to prevent a race condition with
1155 * the device, whereby the device may take hold of the TXD before we
1156 * finished updating it.
1157 */
95ea3627
ID		 1158 rt2x00_desc_read(txd, 0, &word);
1159 rt2x00_set_field32(&word, TXD_W0_OWNER_NIC, 1);
1160 rt2x00_set_field32(&word, TXD_W0_VALID, 1);
1161 rt2x00_set_field32(&word, TXD_W0_MORE_FRAG,
181d6902 1162 test_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags));
95ea3627 1163 rt2x00_set_field32(&word, TXD_W0_ACK,
181d6902 1164 test_bit(ENTRY_TXD_ACK, &txdesc->flags));
95ea3627 1165 rt2x00_set_field32(&word, TXD_W0_TIMESTAMP,
181d6902 1166 test_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags));
95ea3627 1167 rt2x00_set_field32(&word, TXD_W0_RTS,
181d6902 1168 test_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags));
2517794b 1169 rt2x00_set_field32(&word, TXD_W0_IFS, txdesc->u.plcp.ifs);
95ea3627 1170 rt2x00_set_field32(&word, TXD_W0_RETRY_MODE,
aade5102 1171 test_bit(ENTRY_TXD_RETRY_MODE, &txdesc->flags));
95ea3627 1172 rt2x00_desc_write(txd, 0, word);
85b7a8b3
GW		 1173
1174 /*
1175 * Register descriptor details in skb frame descriptor.
1176 */
1177 skbdesc->desc = txd;
1178 skbdesc->desc_len = TXD_DESC_SIZE;
95ea3627
ID		 1179}
1180
1181/*
1182 * TX data initialization
1183 */
f224f4ef
GW		 1184static void rt2400pci_write_beacon(struct queue_entry *entry,
1185 struct txentry_desc *txdesc)
bd88a781
ID		 1186{
1187 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
bd88a781
ID		 1188 u32 reg;
1189
1190 /*
1191 * Disable beaconing while we are reloading the beacon data,
1192 * otherwise we might be sending out invalid data.
1193 */
1194 rt2x00pci_register_read(rt2x00dev, CSR14, &reg);
bd88a781
ID		 1195 rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 0);
1196 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
1197
fa69560f 1198 rt2x00queue_map_txskb(entry);
bd88a781 1199
5c3b685c
GW		 1200 /*
1201 * Write the TX descriptor for the beacon.
1202 */
93331458 1203 rt2400pci_write_tx_desc(entry, txdesc);
5c3b685c
GW		 1204
1205 /*
1206 * Dump beacon to userspace through debugfs.
1207 */
1208 rt2x00debug_dump_frame(rt2x00dev, DUMP_FRAME_BEACON, entry->skb);
d61cb266
GW		 1209
1210 /*
1211 * Enable beaconing again.
1212 */
d61cb266
GW		 1213 rt2x00_set_field32(&reg, CSR14_BEACON_GEN, 1);
1214 rt2x00pci_register_write(rt2x00dev, CSR14, reg);
bd88a781
ID		 1215}
1216
95ea3627
ID		 1217/*
1218 * RX control handlers
1219 */
181d6902
ID		 1220static void rt2400pci_fill_rxdone(struct queue_entry *entry,
1221 struct rxdone_entry_desc *rxdesc)
95ea3627 1222{
ae73e58e 1223 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
b8be63ff 1224 struct queue_entry_priv_pci *entry_priv = entry->priv_data;
95ea3627
ID		 1225 u32 word0;
1226 u32 word2;
89993890 1227 u32 word3;
ae73e58e
ID		 1228 u32 word4;
1229 u64 tsf;
1230 u32 rx_low;
1231 u32 rx_high;
95ea3627 1232
b8be63ff
ID		 1233 rt2x00_desc_read(entry_priv->desc, 0, &word0);
1234 rt2x00_desc_read(entry_priv->desc, 2, &word2);
1235 rt2x00_desc_read(entry_priv->desc, 3, &word3);
ae73e58e 1236 rt2x00_desc_read(entry_priv->desc, 4, &word4);
95ea3627 1237
4150c572 1238 if (rt2x00_get_field32(word0, RXD_W0_CRC_ERROR))
181d6902 1239 rxdesc->flags |= RX_FLAG_FAILED_FCS_CRC;
4150c572 1240 if (rt2x00_get_field32(word0, RXD_W0_PHYSICAL_ERROR))
181d6902 1241 rxdesc->flags |= RX_FLAG_FAILED_PLCP_CRC;
95ea3627 1242
ae73e58e
ID		 1243 /*
1244 * We only get the lower 32bits from the timestamp,
1245 * to get the full 64bits we must complement it with
1246 * the timestamp from get_tsf().
1247 * Note that when a wraparound of the lower 32bits
1248 * has occurred between the frame arrival and the get_tsf()
1249 * call, we must decrease the higher 32bits with 1 to get
1250 * to correct value.
1251 */
1252 tsf = rt2x00dev->ops->hw->get_tsf(rt2x00dev->hw);
1253 rx_low = rt2x00_get_field32(word4, RXD_W4_RX_END_TIME);
1254 rx_high = upper_32_bits(tsf);
1255
1256 if ((u32)tsf <= rx_low)
1257 rx_high--;
1258
95ea3627
ID		 1259 /*
1260 * Obtain the status about this packet.
8ed09854
ID		 1261 * The signal is the PLCP value, and needs to be stripped
1262 * of the preamble bit (0x08).
95ea3627 1263 */
ae73e58e 1264 rxdesc->timestamp = ((u64)rx_high << 32) | rx_low;
8ed09854 1265 rxdesc->signal = rt2x00_get_field32(word2, RXD_W2_SIGNAL) & ~0x08;
89993890 1266 rxdesc->rssi = rt2x00_get_field32(word2, RXD_W3_RSSI) -
181d6902 1267 entry->queue->rt2x00dev->rssi_offset;
181d6902 1268 rxdesc->size = rt2x00_get_field32(word0, RXD_W0_DATABYTE_COUNT);
19d30e02 1269
dec13b6b 1270 rxdesc->dev_flags |= RXDONE_SIGNAL_PLCP;
19d30e02
ID		 1271 if (rt2x00_get_field32(word0, RXD_W0_MY_BSS))
1272 rxdesc->dev_flags |= RXDONE_MY_BSS;
95ea3627
ID		 1273}
1274
1275/*
1276 * Interrupt functions.
1277 */
181d6902 1278static void rt2400pci_txdone(struct rt2x00_dev *rt2x00dev,
e58c6aca 1279 const enum data_queue_qid queue_idx)
95ea3627 1280{
181d6902 1281 struct data_queue *queue = rt2x00queue_get_queue(rt2x00dev, queue_idx);
b8be63ff 1282 struct queue_entry_priv_pci *entry_priv;
181d6902
ID		 1283 struct queue_entry *entry;
1284 struct txdone_entry_desc txdesc;
95ea3627 1285 u32 word;
95ea3627 1286
181d6902
ID		 1287 while (!rt2x00queue_empty(queue)) {
1288 entry = rt2x00queue_get_entry(queue, Q_INDEX_DONE);
b8be63ff
ID		 1289 entry_priv = entry->priv_data;
1290 rt2x00_desc_read(entry_priv->desc, 0, &word);
95ea3627
ID		 1291
1292 if (rt2x00_get_field32(word, TXD_W0_OWNER_NIC) ||
1293 !rt2x00_get_field32(word, TXD_W0_VALID))
1294 break;
1295
1296 /*
1297 * Obtain the status about this packet.
1298 */
fb55f4d1
ID		 1299 txdesc.flags = 0;
1300 switch (rt2x00_get_field32(word, TXD_W0_RESULT)) {
1301 case 0: /* Success */
1302 case 1: /* Success with retry */
1303 __set_bit(TXDONE_SUCCESS, &txdesc.flags);
1304 break;
1305 case 2: /* Failure, excessive retries */
1306 __set_bit(TXDONE_EXCESSIVE_RETRY, &txdesc.flags);
1307 /* Don't break, this is a failed frame! */
1308 default: /* Failure */
1309 __set_bit(TXDONE_FAILURE, &txdesc.flags);
1310 }
181d6902 1311 txdesc.retry = rt2x00_get_field32(word, TXD_W0_RETRY_COUNT);
95ea3627 1312
e513a0b6 1313 rt2x00lib_txdone(entry, &txdesc);
95ea3627 1314 }
95ea3627
ID		 1315}
1316
bcf3cfd0
HS		 1317static void rt2400pci_enable_interrupt(struct rt2x00_dev *rt2x00dev,
1318 struct rt2x00_field32 irq_field)
95ea3627 1319{
bcf3cfd0 1320 u32 reg;
95ea3627
ID		 1321
1322 /*
bcf3cfd0
HS		 1323 * Enable a single interrupt. The interrupt mask register
1324 * access needs locking.
95ea3627 1325 */
0aa13b2e 1326 spin_lock_irq(&rt2x00dev->irqmask_lock);
95ea3627 1327
bcf3cfd0
HS		 1328 rt2x00pci_register_read(rt2x00dev, CSR8, &reg);
1329 rt2x00_set_field32(&reg, irq_field, 0);
1330 rt2x00pci_register_write(rt2x00dev, CSR8, reg);
95ea3627 1331
0aa13b2e 1332 spin_unlock_irq(&rt2x00dev->irqmask_lock);
bcf3cfd0 1333}
95ea3627 1334
bcf3cfd0
HS		 1335static void rt2400pci_txstatus_tasklet(unsigned long data)
1336{
1337 struct rt2x00_dev *rt2x00dev = (struct rt2x00_dev *)data;
1338 u32 reg;
95ea3627
ID		 1339
1340 /*
bcf3cfd0 1341 * Handle all tx queues.
95ea3627 1342 */
bcf3cfd0
HS		 1343 rt2400pci_txdone(rt2x00dev, QID_ATIM);
1344 rt2400pci_txdone(rt2x00dev, QID_AC_VO);
1345 rt2400pci_txdone(rt2x00dev, QID_AC_VI);
95ea3627
ID		 1346
1347 /*
bcf3cfd0 1348 * Enable all TXDONE interrupts again.
95ea3627 1349 */
0aa13b2e 1350 spin_lock_irq(&rt2x00dev->irqmask_lock);
95ea3627 1351
bcf3cfd0
HS		 1352 rt2x00pci_register_read(rt2x00dev, CSR8, &reg);
1353 rt2x00_set_field32(&reg, CSR8_TXDONE_TXRING, 0);
1354 rt2x00_set_field32(&reg, CSR8_TXDONE_ATIMRING, 0);
1355 rt2x00_set_field32(&reg, CSR8_TXDONE_PRIORING, 0);
1356 rt2x00pci_register_write(rt2x00dev, CSR8, reg);
1357
0aa13b2e 1358 spin_unlock_irq(&rt2x00dev->irqmask_lock);
bcf3cfd0
HS		 1359}
1360
1361static void rt2400pci_tbtt_tasklet(unsigned long data)
1362{
1363 struct rt2x00_dev *rt2x00dev = (struct rt2x00_dev *)data;
1364 rt2x00lib_beacondone(rt2x00dev);
1365 rt2400pci_enable_interrupt(rt2x00dev, CSR8_TBCN_EXPIRE);
1366}
1367
1368static void rt2400pci_rxdone_tasklet(unsigned long data)
1369{
1370 struct rt2x00_dev *rt2x00dev = (struct rt2x00_dev *)data;
1371 rt2x00pci_rxdone(rt2x00dev);
1372 rt2400pci_enable_interrupt(rt2x00dev, CSR8_RXDONE);
95ea3627
ID		 1373}
1374
78e256c9
HS		 1375static irqreturn_t rt2400pci_interrupt(int irq, void *dev_instance)
1376{
1377 struct rt2x00_dev *rt2x00dev = dev_instance;
bcf3cfd0 1378 u32 reg, mask;
78e256c9
HS		 1379
1380 /*
1381 * Get the interrupt sources & saved to local variable.
1382 * Write register value back to clear pending interrupts.
1383 */
1384 rt2x00pci_register_read(rt2x00dev, CSR7, &reg);
1385 rt2x00pci_register_write(rt2x00dev, CSR7, reg);
1386
1387 if (!reg)
1388 return IRQ_NONE;
1389
1390 if (!test_bit(DEVICE_STATE_ENABLED_RADIO, &rt2x00dev->flags))
1391 return IRQ_HANDLED;
1392
bcf3cfd0
HS		 1393 mask = reg;
1394
1395 /*
1396 * Schedule tasklets for interrupt handling.
1397 */
1398 if (rt2x00_get_field32(reg, CSR7_TBCN_EXPIRE))
1399 tasklet_hi_schedule(&rt2x00dev->tbtt_tasklet);
1400
1401 if (rt2x00_get_field32(reg, CSR7_RXDONE))
1402 tasklet_schedule(&rt2x00dev->rxdone_tasklet);
1403
1404 if (rt2x00_get_field32(reg, CSR7_TXDONE_ATIMRING) ||
1405 rt2x00_get_field32(reg, CSR7_TXDONE_PRIORING) ||
1406 rt2x00_get_field32(reg, CSR7_TXDONE_TXRING)) {
1407 tasklet_schedule(&rt2x00dev->txstatus_tasklet);
1408 /*
1409 * Mask out all txdone interrupts.
1410 */
1411 rt2x00_set_field32(&mask, CSR8_TXDONE_TXRING, 1);
1412 rt2x00_set_field32(&mask, CSR8_TXDONE_ATIMRING, 1);
1413 rt2x00_set_field32(&mask, CSR8_TXDONE_PRIORING, 1);
1414 }
78e256c9 1415
bcf3cfd0
HS		 1416 /*
1417 * Disable all interrupts for which a tasklet was scheduled right now,
1418 * the tasklet will reenable the appropriate interrupts.
1419 */
0aa13b2e 1420 spin_lock(&rt2x00dev->irqmask_lock);
78e256c9 1421
bcf3cfd0
HS		 1422 rt2x00pci_register_read(rt2x00dev, CSR8, &reg);
1423 reg |= mask;
1424 rt2x00pci_register_write(rt2x00dev, CSR8, reg);
1425
0aa13b2e 1426 spin_unlock(&rt2x00dev->irqmask_lock);
bcf3cfd0
HS		 1427
1428
1429
1430 return IRQ_HANDLED;
78e256c9
HS		 1431}
1432
95ea3627
ID		 1433/*
1434 * Device probe functions.
1435 */
1436static int rt2400pci_validate_eeprom(struct rt2x00_dev *rt2x00dev)
1437{
1438 struct eeprom_93cx6 eeprom;
1439 u32 reg;
1440 u16 word;
1441 u8 *mac;
1442
1443 rt2x00pci_register_read(rt2x00dev, CSR21, &reg);
1444
1445 eeprom.data = rt2x00dev;
1446 eeprom.register_read = rt2400pci_eepromregister_read;
1447 eeprom.register_write = rt2400pci_eepromregister_write;
1448 eeprom.width = rt2x00_get_field32(reg, CSR21_TYPE_93C46) ?
1449 PCI_EEPROM_WIDTH_93C46 : PCI_EEPROM_WIDTH_93C66;
1450 eeprom.reg_data_in = 0;
1451 eeprom.reg_data_out = 0;
1452 eeprom.reg_data_clock = 0;
1453 eeprom.reg_chip_select = 0;
1454
1455 eeprom_93cx6_multiread(&eeprom, EEPROM_BASE, rt2x00dev->eeprom,
1456 EEPROM_SIZE / sizeof(u16));
1457
1458 /*
1459 * Start validation of the data that has been read.
1460 */
1461 mac = rt2x00_eeprom_addr(rt2x00dev, EEPROM_MAC_ADDR_0);
1462 if (!is_valid_ether_addr(mac)) {
1463 random_ether_addr(mac);
e174961c 1464 EEPROM(rt2x00dev, "MAC: %pM\n", mac);
95ea3627
ID		 1465 }
1466
1467 rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &word);
1468 if (word == 0xffff) {
1469 ERROR(rt2x00dev, "Invalid EEPROM data detected.\n");
1470 return -EINVAL;
1471 }
1472
1473 return 0;
1474}
1475
1476static int rt2400pci_init_eeprom(struct rt2x00_dev *rt2x00dev)
1477{
1478 u32 reg;
1479 u16 value;
1480 u16 eeprom;
1481
1482 /*
1483 * Read EEPROM word for configuration.
1484 */
1485 rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &eeprom);
1486
1487 /*
1488 * Identify RF chipset.
1489 */
1490 value = rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RF_TYPE);
1491 rt2x00pci_register_read(rt2x00dev, CSR0, &reg);
49e721ec
GW		 1492 rt2x00_set_chip(rt2x00dev, RT2460, value,
1493 rt2x00_get_field32(reg, CSR0_REVISION));
95ea3627 1494
5122d898 1495 if (!rt2x00_rf(rt2x00dev, RF2420) && !rt2x00_rf(rt2x00dev, RF2421)) {
95ea3627
ID		 1496 ERROR(rt2x00dev, "Invalid RF chipset detected.\n");
1497 return -ENODEV;
1498 }
1499
1500 /*
1501 * Identify default antenna configuration.
1502 */
addc81bd 1503 rt2x00dev->default_ant.tx =
95ea3627 1504 rt2x00_get_field16(eeprom, EEPROM_ANTENNA_TX_DEFAULT);
addc81bd 1505 rt2x00dev->default_ant.rx =
95ea3627
ID		 1506 rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RX_DEFAULT);
1507
addc81bd
ID		 1508 /*
1509 * When the eeprom indicates SW_DIVERSITY use HW_DIVERSITY instead.
1510 * I am not 100% sure about this, but the legacy drivers do not
1511 * indicate antenna swapping in software is required when
1512 * diversity is enabled.
1513 */
1514 if (rt2x00dev->default_ant.tx == ANTENNA_SW_DIVERSITY)
1515 rt2x00dev->default_ant.tx = ANTENNA_HW_DIVERSITY;
1516 if (rt2x00dev->default_ant.rx == ANTENNA_SW_DIVERSITY)
1517 rt2x00dev->default_ant.rx = ANTENNA_HW_DIVERSITY;
1518
95ea3627
ID		 1519 /*
1520 * Store led mode, for correct led behaviour.
1521 */
771fd565 1522#ifdef CONFIG_RT2X00_LIB_LEDS
a9450b70
ID		 1523 value = rt2x00_get_field16(eeprom, EEPROM_ANTENNA_LED_MODE);
1524
475433be 1525 rt2400pci_init_led(rt2x00dev, &rt2x00dev->led_radio, LED_TYPE_RADIO);
3d3e451f
ID		 1526 if (value == LED_MODE_TXRX_ACTIVITY ||
1527 value == LED_MODE_DEFAULT ||
1528 value == LED_MODE_ASUS)
475433be
ID		 1529 rt2400pci_init_led(rt2x00dev, &rt2x00dev->led_qual,
1530 LED_TYPE_ACTIVITY);
771fd565 1531#endif /* CONFIG_RT2X00_LIB_LEDS */
95ea3627
ID		 1532
1533 /*
1534 * Detect if this device has an hardware controlled radio.
1535 */
1536 if (rt2x00_get_field16(eeprom, EEPROM_ANTENNA_HARDWARE_RADIO))
066cb637 1537 __set_bit(CONFIG_SUPPORT_HW_BUTTON, &rt2x00dev->flags);
95ea3627
ID		 1538
1539 /*
1540 * Check if the BBP tuning should be enabled.
1541 */
27df2a9c
ID		 1542 if (rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RX_AGCVGC_TUNING))
1543 __set_bit(DRIVER_SUPPORT_LINK_TUNING, &rt2x00dev->flags);
95ea3627
ID		 1544
1545 return 0;
1546}
1547
1548/*
1549 * RF value list for RF2420 & RF2421
1550 * Supports: 2.4 GHz
1551 */
8c5e7a5f 1552static const struct rf_channel rf_vals_b[] = {
95ea3627
ID		 1553 { 1, 0x00022058, 0x000c1fda, 0x00000101, 0 },
1554 { 2, 0x00022058, 0x000c1fee, 0x00000101, 0 },
1555 { 3, 0x00022058, 0x000c2002, 0x00000101, 0 },
1556 { 4, 0x00022058, 0x000c2016, 0x00000101, 0 },
1557 { 5, 0x00022058, 0x000c202a, 0x00000101, 0 },
1558 { 6, 0x00022058, 0x000c203e, 0x00000101, 0 },
1559 { 7, 0x00022058, 0x000c2052, 0x00000101, 0 },
1560 { 8, 0x00022058, 0x000c2066, 0x00000101, 0 },
1561 { 9, 0x00022058, 0x000c207a, 0x00000101, 0 },
1562 { 10, 0x00022058, 0x000c208e, 0x00000101, 0 },
1563 { 11, 0x00022058, 0x000c20a2, 0x00000101, 0 },
1564 { 12, 0x00022058, 0x000c20b6, 0x00000101, 0 },
1565 { 13, 0x00022058, 0x000c20ca, 0x00000101, 0 },
1566 { 14, 0x00022058, 0x000c20fa, 0x00000101, 0 },
1567};
1568
8c5e7a5f 1569static int rt2400pci_probe_hw_mode(struct rt2x00_dev *rt2x00dev)
95ea3627
ID		 1570{
1571 struct hw_mode_spec *spec = &rt2x00dev->spec;
8c5e7a5f
ID		 1572 struct channel_info *info;
1573 char *tx_power;
95ea3627
ID		 1574 unsigned int i;
1575
1576 /*
1577 * Initialize all hw fields.
1578 */
566bfe5a 1579 rt2x00dev->hw->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
4be8c387
JB		 1580 IEEE80211_HW_SIGNAL_DBM |
1581 IEEE80211_HW_SUPPORTS_PS |
1582 IEEE80211_HW_PS_NULLFUNC_STACK;
95ea3627 1583
14a3bf89 1584 SET_IEEE80211_DEV(rt2x00dev->hw, rt2x00dev->dev);
95ea3627
ID		 1585 SET_IEEE80211_PERM_ADDR(rt2x00dev->hw,
1586 rt2x00_eeprom_addr(rt2x00dev,
1587 EEPROM_MAC_ADDR_0));
1588
95ea3627
ID		 1589 /*
1590 * Initialize hw_mode information.
1591 */
31562e80
ID		 1592 spec->supported_bands = SUPPORT_BAND_2GHZ;
1593 spec->supported_rates = SUPPORT_RATE_CCK;
95ea3627 1594
8c5e7a5f
ID		 1595 spec->num_channels = ARRAY_SIZE(rf_vals_b);
1596 spec->channels = rf_vals_b;
1597
1598 /*
1599 * Create channel information array
1600 */
baeb2ffa 1601 info = kcalloc(spec->num_channels, sizeof(*info), GFP_KERNEL);
8c5e7a5f
ID		 1602 if (!info)
1603 return -ENOMEM;
1604
1605 spec->channels_info = info;
1606
1607 tx_power = rt2x00_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_START);
8d1331b3
ID		 1608 for (i = 0; i < 14; i++) {
1609 info[i].max_power = TXPOWER_FROM_DEV(MAX_TXPOWER);
1610 info[i].default_power1 = TXPOWER_FROM_DEV(tx_power[i]);
1611 }
8c5e7a5f
ID		 1612
1613 return 0;
95ea3627
ID		 1614}
1615
1616static int rt2400pci_probe_hw(struct rt2x00_dev *rt2x00dev)
1617{
1618 int retval;
1619
1620 /*
1621 * Allocate eeprom data.
1622 */
1623 retval = rt2400pci_validate_eeprom(rt2x00dev);
1624 if (retval)
1625 return retval;
1626
1627 retval = rt2400pci_init_eeprom(rt2x00dev);
1628 if (retval)
1629 return retval;
1630
1631 /*
1632 * Initialize hw specifications.
1633 */
8c5e7a5f
ID		 1634 retval = rt2400pci_probe_hw_mode(rt2x00dev);
1635 if (retval)
1636 return retval;
95ea3627
ID		 1637
1638 /*
c4da0048 1639 * This device requires the atim queue and DMA-mapped skbs.
95ea3627 1640 */
181d6902 1641 __set_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
c4da0048 1642 __set_bit(DRIVER_REQUIRE_DMA, &rt2x00dev->flags);
7fe7ee77 1643 __set_bit(DRIVER_REQUIRE_SW_SEQNO, &rt2x00dev->flags);
95ea3627
ID		 1644
1645 /*
1646 * Set the rssi offset.
1647 */
1648 rt2x00dev->rssi_offset = DEFAULT_RSSI_OFFSET;
1649
1650 return 0;
1651}
1652
1653/*
1654 * IEEE80211 stack callback functions.
1655 */
e100bb64 1656static int rt2400pci_conf_tx(struct ieee80211_hw *hw, u16 queue,
95ea3627
ID		 1657 const struct ieee80211_tx_queue_params *params)
1658{
1659 struct rt2x00_dev *rt2x00dev = hw->priv;
1660
1661 /*
1662 * We don't support variating cw_min and cw_max variables
1663 * per queue. So by default we only configure the TX queue,
1664 * and ignore all other configurations.
1665 */
e100bb64 1666 if (queue != 0)
95ea3627
ID		 1667 return -EINVAL;
1668
1669 if (rt2x00mac_conf_tx(hw, queue, params))
1670 return -EINVAL;
1671
1672 /*
1673 * Write configuration to register.
1674 */
181d6902
ID		 1675 rt2400pci_config_cw(rt2x00dev,
1676 rt2x00dev->tx->cw_min, rt2x00dev->tx->cw_max);
95ea3627
ID		 1677
1678 return 0;
1679}
1680
1681static u64 rt2400pci_get_tsf(struct ieee80211_hw *hw)
1682{
1683 struct rt2x00_dev *rt2x00dev = hw->priv;
1684 u64 tsf;
1685 u32 reg;
1686
1687 rt2x00pci_register_read(rt2x00dev, CSR17, &reg);
1688 tsf = (u64) rt2x00_get_field32(reg, CSR17_HIGH_TSFTIMER) << 32;
1689 rt2x00pci_register_read(rt2x00dev, CSR16, &reg);
1690 tsf |= rt2x00_get_field32(reg, CSR16_LOW_TSFTIMER);
1691
1692 return tsf;
1693}
1694
95ea3627
ID		 1695static int rt2400pci_tx_last_beacon(struct ieee80211_hw *hw)
1696{
1697 struct rt2x00_dev *rt2x00dev = hw->priv;
1698 u32 reg;
1699
1700 rt2x00pci_register_read(rt2x00dev, CSR15, &reg);
1701 return rt2x00_get_field32(reg, CSR15_BEACON_SENT);
1702}
1703
1704static const struct ieee80211_ops rt2400pci_mac80211_ops = {
1705 .tx = rt2x00mac_tx,
4150c572
JB		 1706 .start = rt2x00mac_start,
1707 .stop = rt2x00mac_stop,
95ea3627
ID		 1708 .add_interface = rt2x00mac_add_interface,
1709 .remove_interface = rt2x00mac_remove_interface,
1710 .config = rt2x00mac_config,
3a643d24 1711 .configure_filter = rt2x00mac_configure_filter,
d8147f9d
ID		 1712 .sw_scan_start = rt2x00mac_sw_scan_start,
1713 .sw_scan_complete = rt2x00mac_sw_scan_complete,
95ea3627 1714 .get_stats = rt2x00mac_get_stats,
471b3efd 1715 .bss_info_changed = rt2x00mac_bss_info_changed,
95ea3627 1716 .conf_tx = rt2400pci_conf_tx,
95ea3627 1717 .get_tsf = rt2400pci_get_tsf,
95ea3627 1718 .tx_last_beacon = rt2400pci_tx_last_beacon,
e47a5cdd 1719 .rfkill_poll = rt2x00mac_rfkill_poll,
f44df18c 1720 .flush = rt2x00mac_flush,
95ea3627
ID		 1721};
1722
1723static const struct rt2x00lib_ops rt2400pci_rt2x00_ops = {
1724 .irq_handler = rt2400pci_interrupt,
bcf3cfd0
HS		 1725 .txstatus_tasklet = rt2400pci_txstatus_tasklet,
1726 .tbtt_tasklet = rt2400pci_tbtt_tasklet,
1727 .rxdone_tasklet = rt2400pci_rxdone_tasklet,
95ea3627
ID		 1728 .probe_hw = rt2400pci_probe_hw,
1729 .initialize = rt2x00pci_initialize,
1730 .uninitialize = rt2x00pci_uninitialize,
798b7adb
ID		 1731 .get_entry_state = rt2400pci_get_entry_state,
1732 .clear_entry = rt2400pci_clear_entry,
95ea3627 1733 .set_device_state = rt2400pci_set_device_state,
95ea3627 1734 .rfkill_poll = rt2400pci_rfkill_poll,
95ea3627
ID		 1735 .link_stats = rt2400pci_link_stats,
1736 .reset_tuner = rt2400pci_reset_tuner,
1737 .link_tuner = rt2400pci_link_tuner,
dbba306f
ID		 1738 .start_queue = rt2400pci_start_queue,
1739 .kick_queue = rt2400pci_kick_queue,
1740 .stop_queue = rt2400pci_stop_queue,
95ea3627 1741 .write_tx_desc = rt2400pci_write_tx_desc,
bd88a781 1742 .write_beacon = rt2400pci_write_beacon,
95ea3627 1743 .fill_rxdone = rt2400pci_fill_rxdone,
3a643d24 1744 .config_filter = rt2400pci_config_filter,
6bb40dd1 1745 .config_intf = rt2400pci_config_intf,
72810379 1746 .config_erp = rt2400pci_config_erp,
e4ea1c40 1747 .config_ant = rt2400pci_config_ant,
95ea3627
ID		 1748 .config = rt2400pci_config,
1749};
1750
181d6902 1751static const struct data_queue_desc rt2400pci_queue_rx = {
efd2f271 1752 .entry_num = 24,
181d6902
ID		 1753 .data_size = DATA_FRAME_SIZE,
1754 .desc_size = RXD_DESC_SIZE,
b8be63ff 1755 .priv_size = sizeof(struct queue_entry_priv_pci),
181d6902
ID		 1756};
1757
1758static const struct data_queue_desc rt2400pci_queue_tx = {
efd2f271 1759 .entry_num = 24,
181d6902
ID		 1760 .data_size = DATA_FRAME_SIZE,
1761 .desc_size = TXD_DESC_SIZE,
b8be63ff 1762 .priv_size = sizeof(struct queue_entry_priv_pci),
181d6902
ID		 1763};
1764
1765static const struct data_queue_desc rt2400pci_queue_bcn = {
efd2f271 1766 .entry_num = 1,
181d6902
ID		 1767 .data_size = MGMT_FRAME_SIZE,
1768 .desc_size = TXD_DESC_SIZE,
b8be63ff 1769 .priv_size = sizeof(struct queue_entry_priv_pci),
181d6902
ID		 1770};
1771
1772static const struct data_queue_desc rt2400pci_queue_atim = {
efd2f271 1773 .entry_num = 8,
181d6902
ID		 1774 .data_size = DATA_FRAME_SIZE,
1775 .desc_size = TXD_DESC_SIZE,
b8be63ff 1776 .priv_size = sizeof(struct queue_entry_priv_pci),
181d6902
ID		 1777};
1778
95ea3627 1779static const struct rt2x00_ops rt2400pci_ops = {
04d0362e
GW		 1780 .name = KBUILD_MODNAME,
1781 .max_sta_intf = 1,
1782 .max_ap_intf = 1,
1783 .eeprom_size = EEPROM_SIZE,
1784 .rf_size = RF_SIZE,
1785 .tx_queues = NUM_TX_QUEUES,
e6218cc4 1786 .extra_tx_headroom = 0,
04d0362e
GW		 1787 .rx = &rt2400pci_queue_rx,
1788 .tx = &rt2400pci_queue_tx,
1789 .bcn = &rt2400pci_queue_bcn,
1790 .atim = &rt2400pci_queue_atim,
1791 .lib = &rt2400pci_rt2x00_ops,
1792 .hw = &rt2400pci_mac80211_ops,
95ea3627 1793#ifdef CONFIG_RT2X00_LIB_DEBUGFS
04d0362e 1794 .debugfs = &rt2400pci_rt2x00debug,
95ea3627
ID		 1795#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
1796};
1797
1798/*
1799 * RT2400pci module information.
1800 */
a3aa1884 1801static DEFINE_PCI_DEVICE_TABLE(rt2400pci_device_table) = {
95ea3627
ID		 1802 { PCI_DEVICE(0x1814, 0x0101), PCI_DEVICE_DATA(&rt2400pci_ops) },
1803 { 0, }
1804};
1805
1806MODULE_AUTHOR(DRV_PROJECT);
1807MODULE_VERSION(DRV_VERSION);
1808MODULE_DESCRIPTION("Ralink RT2400 PCI & PCMCIA Wireless LAN driver.");
1809MODULE_SUPPORTED_DEVICE("Ralink RT2460 PCI & PCMCIA chipset based cards");
1810MODULE_DEVICE_TABLE(pci, rt2400pci_device_table);
1811MODULE_LICENSE("GPL");
1812
1813static struct pci_driver rt2400pci_driver = {
2360157c 1814 .name = KBUILD_MODNAME,
95ea3627
ID		 1815 .id_table = rt2400pci_device_table,
1816 .probe = rt2x00pci_probe,
1817 .remove = __devexit_p(rt2x00pci_remove),
1818 .suspend = rt2x00pci_suspend,
1819 .resume = rt2x00pci_resume,
1820};
1821
1822static int __init rt2400pci_init(void)
1823{
1824 return pci_register_driver(&rt2400pci_driver);
1825}
1826
1827static void __exit rt2400pci_exit(void)
1828{
1829 pci_unregister_driver(&rt2400pci_driver);
1830}
1831
1832module_init(rt2400pci_init);
1833module_exit(rt2400pci_exit);
Ubuntu Hirsute Linux kernel mirror