]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/wireless/rt2x00/rt2x00.h
Fix common misspellings
[mirror_ubuntu-zesty-kernel.git] / drivers / net / wireless / rt2x00 / rt2x00.h
CommitLineData
95ea3627 1/*
7e613e16
ID
2 Copyright (C) 2010 Willow Garage <http://www.willowgarage.com>
3 Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com>
9c9a0d14 4 Copyright (C) 2004 - 2009 Gertjan van Wingerde <gwingerde@gmail.com>
95ea3627
ID
5 <http://rt2x00.serialmonkey.com>
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 2 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the
19 Free Software Foundation, Inc.,
20 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
21 */
22
23/*
24 Module: rt2x00
25 Abstract: rt2x00 global information.
26 */
27
28#ifndef RT2X00_H
29#define RT2X00_H
30
31#include <linux/bitops.h>
95ea3627
ID
32#include <linux/skbuff.h>
33#include <linux/workqueue.h>
34#include <linux/firmware.h>
a9450b70 35#include <linux/leds.h>
3d82346c 36#include <linux/mutex.h>
61af43c5 37#include <linux/etherdevice.h>
cca3e998 38#include <linux/input-polldev.h>
96c3da7d 39#include <linux/kfifo.h>
95ea3627
ID
40
41#include <net/mac80211.h>
42
43#include "rt2x00debug.h"
b4df4708 44#include "rt2x00dump.h"
a9450b70 45#include "rt2x00leds.h"
95ea3627 46#include "rt2x00reg.h"
181d6902 47#include "rt2x00queue.h"
95ea3627
ID
48
49/*
50 * Module information.
95ea3627 51 */
754be309 52#define DRV_VERSION "2.3.0"
95ea3627
ID
53#define DRV_PROJECT "http://rt2x00.serialmonkey.com"
54
55/*
56 * Debug definitions.
57 * Debug output has to be enabled during compile time.
58 */
59#define DEBUG_PRINTK_MSG(__dev, __kernlvl, __lvl, __msg, __args...) \
60 printk(__kernlvl "%s -> %s: %s - " __msg, \
c94c93da 61 wiphy_name((__dev)->hw->wiphy), __func__, __lvl, ##__args)
95ea3627
ID
62
63#define DEBUG_PRINTK_PROBE(__kernlvl, __lvl, __msg, __args...) \
64 printk(__kernlvl "%s -> %s: %s - " __msg, \
c94c93da 65 KBUILD_MODNAME, __func__, __lvl, ##__args)
95ea3627
ID
66
67#ifdef CONFIG_RT2X00_DEBUG
68#define DEBUG_PRINTK(__dev, __kernlvl, __lvl, __msg, __args...) \
e85b4c04 69 DEBUG_PRINTK_MSG(__dev, __kernlvl, __lvl, __msg, ##__args)
95ea3627
ID
70#else
71#define DEBUG_PRINTK(__dev, __kernlvl, __lvl, __msg, __args...) \
72 do { } while (0)
73#endif /* CONFIG_RT2X00_DEBUG */
74
75/*
76 * Various debug levels.
77 * The debug levels PANIC and ERROR both indicate serious problems,
78 * for this reason they should never be ignored.
79 * The special ERROR_PROBE message is for messages that are generated
80 * when the rt2x00_dev is not yet initialized.
81 */
82#define PANIC(__dev, __msg, __args...) \
83 DEBUG_PRINTK_MSG(__dev, KERN_CRIT, "Panic", __msg, ##__args)
84#define ERROR(__dev, __msg, __args...) \
85 DEBUG_PRINTK_MSG(__dev, KERN_ERR, "Error", __msg, ##__args)
86#define ERROR_PROBE(__msg, __args...) \
87 DEBUG_PRINTK_PROBE(KERN_ERR, "Error", __msg, ##__args)
88#define WARNING(__dev, __msg, __args...) \
89 DEBUG_PRINTK(__dev, KERN_WARNING, "Warning", __msg, ##__args)
90#define NOTICE(__dev, __msg, __args...) \
91 DEBUG_PRINTK(__dev, KERN_NOTICE, "Notice", __msg, ##__args)
92#define INFO(__dev, __msg, __args...) \
93 DEBUG_PRINTK(__dev, KERN_INFO, "Info", __msg, ##__args)
94#define DEBUG(__dev, __msg, __args...) \
95 DEBUG_PRINTK(__dev, KERN_DEBUG, "Debug", __msg, ##__args)
96#define EEPROM(__dev, __msg, __args...) \
97 DEBUG_PRINTK(__dev, KERN_DEBUG, "EEPROM recovery", __msg, ##__args)
98
bad13639
ID
99/*
100 * Duration calculations
101 * The rate variable passed is: 100kbs.
102 * To convert from bytes to bits we multiply size with 8,
103 * then the size is multiplied with 10 to make the
104 * real rate -> rate argument correction.
105 */
106#define GET_DURATION(__size, __rate) (((__size) * 8 * 10) / (__rate))
107#define GET_DURATION_RES(__size, __rate)(((__size) * 8 * 10) % (__rate))
108
77e73d18
GW
109/*
110 * Determine the number of L2 padding bytes required between the header and
111 * the payload.
112 */
113#define L2PAD_SIZE(__hdrlen) (-(__hdrlen) & 3)
114
9f166171
ID
115/*
116 * Determine the alignment requirement,
117 * to make sure the 802.11 payload is padded to a 4-byte boundrary
118 * we must determine the address of the payload and calculate the
119 * amount of bytes needed to move the data.
120 */
121#define ALIGN_SIZE(__skb, __header) \
122 ( ((unsigned long)((__skb)->data + (__header))) & 3 )
123
7a4a77b7
GW
124/*
125 * Constants for extra TX headroom for alignment purposes.
126 */
127#define RT2X00_ALIGN_SIZE 4 /* Only whole frame needs alignment */
128#define RT2X00_L2PAD_SIZE 8 /* Both header & payload need alignment */
129
95ea3627
ID
130/*
131 * Standard timing and size defines.
132 * These values should follow the ieee80211 specifications.
133 */
134#define ACK_SIZE 14
135#define IEEE80211_HEADER 24
136#define PLCP 48
137#define BEACON 100
138#define PREAMBLE 144
139#define SHORT_PREAMBLE 72
140#define SLOT_TIME 20
141#define SHORT_SLOT_TIME 9
142#define SIFS 10
143#define PIFS ( SIFS + SLOT_TIME )
144#define SHORT_PIFS ( SIFS + SHORT_SLOT_TIME )
145#define DIFS ( PIFS + SLOT_TIME )
146#define SHORT_DIFS ( SHORT_PIFS + SHORT_SLOT_TIME )
f2fdbc48 147#define EIFS ( SIFS + DIFS + \
bad13639 148 GET_DURATION(IEEE80211_HEADER + ACK_SIZE, 10) )
f2fdbc48 149#define SHORT_EIFS ( SIFS + SHORT_DIFS + \
bad13639 150 GET_DURATION(IEEE80211_HEADER + ACK_SIZE, 10) )
95ea3627 151
66679a65
LE
152/*
153 * Structure for average calculation
154 * The avg field contains the actual average value,
155 * but avg_weight is internally used during calculations
156 * to prevent rounding errors.
157 */
158struct avg_val {
159 int avg;
160 int avg_weight;
161};
162
5822e070
BZ
163enum rt2x00_chip_intf {
164 RT2X00_CHIP_INTF_PCI,
6e1fdd11 165 RT2X00_CHIP_INTF_PCIE,
5822e070 166 RT2X00_CHIP_INTF_USB,
cea90e55 167 RT2X00_CHIP_INTF_SOC,
5822e070
BZ
168};
169
95ea3627
ID
170/*
171 * Chipset identification
172 * The chipset on the device is composed of a RT and RF chip.
173 * The chipset combination is important for determining device capabilities.
174 */
175struct rt2x00_chip {
176 u16 rt;
49e721ec
GW
177#define RT2460 0x2460
178#define RT2560 0x2560
179#define RT2570 0x2570
180#define RT2661 0x2661
181#define RT2573 0x2573
5ed8f458 182#define RT2860 0x2860 /* 2.4GHz */
e148b4c8 183#define RT2872 0x2872 /* WSOC */
49e721ec 184#define RT2883 0x2883 /* WSOC */
49e721ec
GW
185#define RT3070 0x3070
186#define RT3071 0x3071
a9b3a9f7 187#define RT3090 0x3090 /* 2.4GHz PCIe */
49e721ec
GW
188#define RT3390 0x3390
189#define RT3572 0x3572
e148b4c8
GW
190#define RT3593 0x3593 /* PCIe */
191#define RT3883 0x3883 /* WSOC */
60687ba7 192#define RT5390 0x5390 /* 2.4GHz */
95ea3627
ID
193
194 u16 rf;
49e721ec 195 u16 rev;
5822e070
BZ
196
197 enum rt2x00_chip_intf intf;
95ea3627
ID
198};
199
200/*
201 * RF register values that belong to a particular channel.
202 */
203struct rf_channel {
204 int channel;
205 u32 rf1;
206 u32 rf2;
207 u32 rf3;
208 u32 rf4;
209};
210
8c5e7a5f
ID
211/*
212 * Channel information structure
213 */
214struct channel_info {
215 unsigned int flags;
216#define GEOGRAPHY_ALLOWED 0x00000001
217
8d1331b3
ID
218 short max_power;
219 short default_power1;
220 short default_power2;
8c5e7a5f
ID
221};
222
addc81bd
ID
223/*
224 * Antenna setup values.
225 */
226struct antenna_setup {
227 enum antenna rx;
228 enum antenna tx;
d96aa640
RJH
229 u8 rx_chain_num;
230 u8 tx_chain_num;
addc81bd
ID
231};
232
95ea3627 233/*
ebcf26da 234 * Quality statistics about the currently active link.
95ea3627 235 */
ebcf26da 236struct link_qual {
95ea3627 237 /*
5352ff65
ID
238 * Statistics required for Link tuning by driver
239 * The rssi value is provided by rt2x00lib during the
240 * link_tuner() callback function.
241 * The false_cca field is filled during the link_stats()
242 * callback function and could be used during the
243 * link_tuner() callback function.
95ea3627 244 */
5352ff65 245 int rssi;
95ea3627
ID
246 int false_cca;
247
248 /*
5352ff65
ID
249 * VGC levels
250 * Hardware driver will tune the VGC level during each call
251 * to the link_tuner() callback function. This vgc_level is
252 * is determined based on the link quality statistics like
253 * average RSSI and the false CCA count.
95ea3627 254 *
5352ff65
ID
255 * In some cases the drivers need to differentiate between
256 * the currently "desired" VGC level and the level configured
257 * in the hardware. The latter is important to reduce the
258 * number of BBP register reads to reduce register access
259 * overhead. For this reason we store both values here.
260 */
261 u8 vgc_level;
262 u8 vgc_level_reg;
263
264 /*
265 * Statistics required for Signal quality calculation.
266 * These fields might be changed during the link_stats()
267 * callback function.
95ea3627 268 */
95ea3627
ID
269 int rx_success;
270 int rx_failed;
95ea3627
ID
271 int tx_success;
272 int tx_failed;
ebcf26da
ID
273};
274
69f81a2c
ID
275/*
276 * Antenna settings about the currently active link.
277 */
278struct link_ant {
279 /*
280 * Antenna flags
281 */
282 unsigned int flags;
283#define ANTENNA_RX_DIVERSITY 0x00000001
284#define ANTENNA_TX_DIVERSITY 0x00000002
285#define ANTENNA_MODE_SAMPLE 0x00000004
286
287 /*
288 * Currently active TX/RX antenna setup.
289 * When software diversity is used, this will indicate
290 * which antenna is actually used at this time.
291 */
292 struct antenna_setup active;
293
294 /*
193df183
LE
295 * RSSI history information for the antenna.
296 * Used to determine when to switch antenna
297 * when using software diversity.
69f81a2c 298 */
193df183 299 int rssi_history;
69f81a2c
ID
300
301 /*
302 * Current RSSI average of the currently active antenna.
303 * Similar to the avg_rssi in the link_qual structure
304 * this value is updated by using the walking average.
305 */
66679a65 306 struct avg_val rssi_ant;
69f81a2c
ID
307};
308
ebcf26da
ID
309/*
310 * To optimize the quality of the link we need to store
311 * the quality of received frames and periodically
312 * optimize the link.
313 */
314struct link {
315 /*
316 * Link tuner counter
317 * The number of times the link has been tuned
318 * since the radio has been switched on.
319 */
320 u32 count;
321
322 /*
323 * Quality measurement values.
324 */
325 struct link_qual qual;
326
addc81bd 327 /*
69f81a2c 328 * TX/RX antenna setup.
addc81bd 329 */
69f81a2c 330 struct link_ant ant;
addc81bd 331
ebcf26da 332 /*
5352ff65 333 * Currently active average RSSI value
ebcf26da 334 */
66679a65 335 struct avg_val avg_rssi;
eb20b4e8 336
95ea3627
ID
337 /*
338 * Work structure for scheduling periodic link tuning.
339 */
340 struct delayed_work work;
c965c74b
ID
341
342 /*
343 * Work structure for scheduling periodic watchdog monitoring.
cdfd2c5c
ID
344 * This work must be scheduled on the kernel workqueue, while
345 * all other work structures must be queued on the mac80211
346 * workqueue. This guarantees that the watchdog can schedule
347 * other work structures and wait for their completion in order
348 * to bring the device/driver back into the desired state.
c965c74b
ID
349 */
350 struct delayed_work watchdog_work;
95ea3627
ID
351};
352
bfe6a15d
HS
353enum rt2x00_delayed_flags {
354 DELAYED_UPDATE_BEACON,
355};
356
95ea3627
ID
357/*
358 * Interface structure
6bb40dd1
ID
359 * Per interface configuration details, this structure
360 * is allocated as the private data for ieee80211_vif.
95ea3627 361 */
6bb40dd1 362struct rt2x00_intf {
17512dc3
IP
363 /*
364 * beacon->skb must be protected with the mutex.
365 */
366 struct mutex beacon_skb_mutex;
367
6bb40dd1
ID
368 /*
369 * Entry in the beacon queue which belongs to
370 * this interface. Each interface has its own
371 * dedicated beacon entry.
372 */
373 struct queue_entry *beacon;
69cf36a4 374 bool enable_beacon;
95ea3627 375
6bb40dd1
ID
376 /*
377 * Actions that needed rescheduling.
378 */
bfe6a15d 379 unsigned long delayed_flags;
f591fa5d 380
d4764b29
ID
381 /*
382 * Software sequence counter, this is only required
383 * for hardware which doesn't support hardware
384 * sequence counting.
385 */
386 spinlock_t seqlock;
f591fa5d 387 u16 seqno;
6bb40dd1
ID
388};
389
390static inline struct rt2x00_intf* vif_to_intf(struct ieee80211_vif *vif)
95ea3627 391{
6bb40dd1 392 return (struct rt2x00_intf *)vif->drv_priv;
95ea3627
ID
393}
394
31562e80
ID
395/**
396 * struct hw_mode_spec: Hardware specifications structure
397 *
95ea3627
ID
398 * Details about the supported modes, rates and channels
399 * of a particular chipset. This is used by rt2x00lib
400 * to build the ieee80211_hw_mode array for mac80211.
31562e80
ID
401 *
402 * @supported_bands: Bitmask contained the supported bands (2.4GHz, 5.2GHz).
403 * @supported_rates: Rate types which are supported (CCK, OFDM).
404 * @num_channels: Number of supported channels. This is used as array size
405 * for @tx_power_a, @tx_power_bg and @channels.
9a46d44e 406 * @channels: Device/chipset specific channel values (See &struct rf_channel).
8c5e7a5f 407 * @channels_info: Additional information for channels (See &struct channel_info).
35f00cfc 408 * @ht: Driver HT Capabilities (See &ieee80211_sta_ht_cap).
95ea3627
ID
409 */
410struct hw_mode_spec {
31562e80
ID
411 unsigned int supported_bands;
412#define SUPPORT_BAND_2GHZ 0x00000001
413#define SUPPORT_BAND_5GHZ 0x00000002
414
415 unsigned int supported_rates;
416#define SUPPORT_RATE_CCK 0x00000001
417#define SUPPORT_RATE_OFDM 0x00000002
418
419 unsigned int num_channels;
420 const struct rf_channel *channels;
8c5e7a5f 421 const struct channel_info *channels_info;
35f00cfc
ID
422
423 struct ieee80211_sta_ht_cap ht;
95ea3627
ID
424};
425
5c58ee51
ID
426/*
427 * Configuration structure wrapper around the
428 * mac80211 configuration structure.
429 * When mac80211 configures the driver, rt2x00lib
430 * can precalculate values which are equal for all
431 * rt2x00 drivers. Those values can be stored in here.
432 */
433struct rt2x00lib_conf {
434 struct ieee80211_conf *conf;
8c5e7a5f 435
5c58ee51 436 struct rf_channel rf;
8c5e7a5f 437 struct channel_info channel;
5c58ee51
ID
438};
439
72810379
ID
440/*
441 * Configuration structure for erp settings.
442 */
443struct rt2x00lib_erp {
444 int short_preamble;
e360c4cb 445 int cts_protection;
72810379 446
881d948c 447 u32 basic_rates;
e4ea1c40
ID
448
449 int slot_time;
450
451 short sifs;
452 short pifs;
453 short difs;
454 short eifs;
8a566afe
ID
455
456 u16 beacon_int;
87c1915d 457 u16 ht_opmode;
72810379
ID
458};
459
2bb057d0
ID
460/*
461 * Configuration structure for hardware encryption.
462 */
463struct rt2x00lib_crypto {
464 enum cipher cipher;
465
466 enum set_key_cmd cmd;
467 const u8 *address;
468
469 u32 bssidx;
2bb057d0
ID
470
471 u8 key[16];
472 u8 tx_mic[8];
473 u8 rx_mic[8];
474};
475
6bb40dd1
ID
476/*
477 * Configuration structure wrapper around the
478 * rt2x00 interface configuration handler.
479 */
480struct rt2x00intf_conf {
481 /*
482 * Interface type
483 */
05c914fe 484 enum nl80211_iftype type;
6bb40dd1
ID
485
486 /*
25985edc 487 * TSF sync value, this is dependent on the operation type.
6bb40dd1
ID
488 */
489 enum tsf_sync sync;
490
491 /*
25985edc
LDM
492 * The MAC and BSSID addresses are simple array of bytes,
493 * these arrays are little endian, so when sending the addresses
6bb40dd1
ID
494 * to the drivers, copy the it into a endian-signed variable.
495 *
496 * Note that all devices (except rt2500usb) have 32 bits
497 * register word sizes. This means that whatever variable we
498 * pass _must_ be a multiple of 32 bits. Otherwise the device
499 * might not accept what we are sending to it.
500 * This will also make it easier for the driver to write
501 * the data to the device.
502 */
503 __le32 mac[2];
504 __le32 bssid[2];
505};
506
95ea3627
ID
507/*
508 * rt2x00lib callback functions.
509 */
510struct rt2x00lib_ops {
511 /*
512 * Interrupt handlers.
513 */
514 irq_handler_t irq_handler;
515
96c3da7d
HS
516 /*
517 * TX status tasklet handler.
518 */
519 void (*txstatus_tasklet) (unsigned long data);
c5c65761
HS
520 void (*pretbtt_tasklet) (unsigned long data);
521 void (*tbtt_tasklet) (unsigned long data);
522 void (*rxdone_tasklet) (unsigned long data);
523 void (*autowake_tasklet) (unsigned long data);
96c3da7d 524
95ea3627
ID
525 /*
526 * Device init handlers.
527 */
528 int (*probe_hw) (struct rt2x00_dev *rt2x00dev);
529 char *(*get_firmware_name) (struct rt2x00_dev *rt2x00dev);
0cbe0064
ID
530 int (*check_firmware) (struct rt2x00_dev *rt2x00dev,
531 const u8 *data, const size_t len);
532 int (*load_firmware) (struct rt2x00_dev *rt2x00dev,
533 const u8 *data, const size_t len);
95ea3627
ID
534
535 /*
536 * Device initialization/deinitialization handlers.
537 */
538 int (*initialize) (struct rt2x00_dev *rt2x00dev);
539 void (*uninitialize) (struct rt2x00_dev *rt2x00dev);
540
837e7f24 541 /*
181d6902 542 * queue initialization handlers
837e7f24 543 */
798b7adb
ID
544 bool (*get_entry_state) (struct queue_entry *entry);
545 void (*clear_entry) (struct queue_entry *entry);
837e7f24 546
95ea3627
ID
547 /*
548 * Radio control handlers.
549 */
550 int (*set_device_state) (struct rt2x00_dev *rt2x00dev,
551 enum dev_state state);
552 int (*rfkill_poll) (struct rt2x00_dev *rt2x00dev);
ebcf26da
ID
553 void (*link_stats) (struct rt2x00_dev *rt2x00dev,
554 struct link_qual *qual);
5352ff65
ID
555 void (*reset_tuner) (struct rt2x00_dev *rt2x00dev,
556 struct link_qual *qual);
557 void (*link_tuner) (struct rt2x00_dev *rt2x00dev,
558 struct link_qual *qual, const u32 count);
dbba306f
ID
559
560 /*
561 * Data queue handlers.
562 */
c965c74b 563 void (*watchdog) (struct rt2x00_dev *rt2x00dev);
dbba306f
ID
564 void (*start_queue) (struct data_queue *queue);
565 void (*kick_queue) (struct data_queue *queue);
566 void (*stop_queue) (struct data_queue *queue);
5be65609 567 void (*flush_queue) (struct data_queue *queue);
95ea3627
ID
568
569 /*
570 * TX control handlers
571 */
93331458 572 void (*write_tx_desc) (struct queue_entry *entry,
61486e0f 573 struct txentry_desc *txdesc);
76dd5ddf
GW
574 void (*write_tx_data) (struct queue_entry *entry,
575 struct txentry_desc *txdesc);
f224f4ef
GW
576 void (*write_beacon) (struct queue_entry *entry,
577 struct txentry_desc *txdesc);
69cf36a4 578 void (*clear_beacon) (struct queue_entry *entry);
f1ca2167 579 int (*get_tx_data_len) (struct queue_entry *entry);
95ea3627
ID
580
581 /*
582 * RX control handlers
583 */
181d6902
ID
584 void (*fill_rxdone) (struct queue_entry *entry,
585 struct rxdone_entry_desc *rxdesc);
95ea3627
ID
586
587 /*
588 * Configuration handlers.
589 */
2bb057d0
ID
590 int (*config_shared_key) (struct rt2x00_dev *rt2x00dev,
591 struct rt2x00lib_crypto *crypto,
592 struct ieee80211_key_conf *key);
593 int (*config_pairwise_key) (struct rt2x00_dev *rt2x00dev,
594 struct rt2x00lib_crypto *crypto,
595 struct ieee80211_key_conf *key);
3a643d24
ID
596 void (*config_filter) (struct rt2x00_dev *rt2x00dev,
597 const unsigned int filter_flags);
6bb40dd1
ID
598 void (*config_intf) (struct rt2x00_dev *rt2x00dev,
599 struct rt2x00_intf *intf,
600 struct rt2x00intf_conf *conf,
601 const unsigned int flags);
602#define CONFIG_UPDATE_TYPE ( 1 << 1 )
603#define CONFIG_UPDATE_MAC ( 1 << 2 )
604#define CONFIG_UPDATE_BSSID ( 1 << 3 )
605
3a643d24 606 void (*config_erp) (struct rt2x00_dev *rt2x00dev,
02044643
HS
607 struct rt2x00lib_erp *erp,
608 u32 changed);
e4ea1c40
ID
609 void (*config_ant) (struct rt2x00_dev *rt2x00dev,
610 struct antenna_setup *ant);
6bb40dd1
ID
611 void (*config) (struct rt2x00_dev *rt2x00dev,
612 struct rt2x00lib_conf *libconf,
e4ea1c40 613 const unsigned int changed_flags);
95ea3627
ID
614};
615
616/*
617 * rt2x00 driver callback operation structure.
618 */
619struct rt2x00_ops {
620 const char *name;
6bb40dd1
ID
621 const unsigned int max_sta_intf;
622 const unsigned int max_ap_intf;
95ea3627
ID
623 const unsigned int eeprom_size;
624 const unsigned int rf_size;
61448f88 625 const unsigned int tx_queues;
e6218cc4 626 const unsigned int extra_tx_headroom;
181d6902
ID
627 const struct data_queue_desc *rx;
628 const struct data_queue_desc *tx;
629 const struct data_queue_desc *bcn;
630 const struct data_queue_desc *atim;
95ea3627 631 const struct rt2x00lib_ops *lib;
e796643e 632 const void *drv;
95ea3627
ID
633 const struct ieee80211_ops *hw;
634#ifdef CONFIG_RT2X00_LIB_DEBUGFS
635 const struct rt2x00debug *debugfs;
636#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
637};
638
483272f5
ID
639/*
640 * rt2x00 device flags
641 */
642enum rt2x00_flags {
643 /*
644 * Device state flags
645 */
0262ab0d
ID
646 DEVICE_STATE_PRESENT,
647 DEVICE_STATE_REGISTERED_HW,
648 DEVICE_STATE_INITIALIZED,
649 DEVICE_STATE_STARTED,
0262ab0d 650 DEVICE_STATE_ENABLED_RADIO,
d8147f9d 651 DEVICE_STATE_SCANNING,
483272f5
ID
652
653 /*
2bb057d0 654 * Driver requirements
483272f5
ID
655 */
656 DRIVER_REQUIRE_FIRMWARE,
181d6902
ID
657 DRIVER_REQUIRE_BEACON_GUARD,
658 DRIVER_REQUIRE_ATIM_QUEUE,
c4da0048 659 DRIVER_REQUIRE_DMA,
3f787bd6 660 DRIVER_REQUIRE_COPY_IV,
9f166171 661 DRIVER_REQUIRE_L2PAD,
96c3da7d 662 DRIVER_REQUIRE_TXSTATUS_FIFO,
20ed3166 663 DRIVER_REQUIRE_TASKLET_CONTEXT,
7fe7ee77 664 DRIVER_REQUIRE_SW_SEQNO,
26a1d07f 665 DRIVER_REQUIRE_HT_TX_DESC,
483272f5
ID
666
667 /*
2bb057d0 668 * Driver features
483272f5
ID
669 */
670 CONFIG_SUPPORT_HW_BUTTON,
2bb057d0 671 CONFIG_SUPPORT_HW_CRYPTO,
e90c54b2 672 CONFIG_SUPPORT_POWER_LIMIT,
1afcfd54
IP
673 DRIVER_SUPPORT_CONTROL_FILTERS,
674 DRIVER_SUPPORT_CONTROL_FILTER_PSPOLL,
9f926fb5 675 DRIVER_SUPPORT_PRE_TBTT_INTERRUPT,
27df2a9c 676 DRIVER_SUPPORT_LINK_TUNING,
c965c74b 677 DRIVER_SUPPORT_WATCHDOG,
2bb057d0
ID
678
679 /*
680 * Driver configuration
681 */
483272f5
ID
682 CONFIG_FRAME_TYPE,
683 CONFIG_RF_SEQUENCE,
684 CONFIG_EXTERNAL_LNA_A,
685 CONFIG_EXTERNAL_LNA_BG,
686 CONFIG_DOUBLE_ANTENNA,
35f00cfc 687 CONFIG_CHANNEL_HT40,
483272f5
ID
688};
689
95ea3627
ID
690/*
691 * rt2x00 device structure.
692 */
693struct rt2x00_dev {
694 /*
695 * Device structure.
696 * The structure stored in here depends on the
697 * system bus (PCI or USB).
698 * When accessing this variable, the rt2x00dev_{pci,usb}
49513481 699 * macros should be used for correct typecasting.
95ea3627 700 */
14a3bf89 701 struct device *dev;
95ea3627
ID
702
703 /*
704 * Callback functions.
705 */
706 const struct rt2x00_ops *ops;
707
708 /*
709 * IEEE80211 control structure.
710 */
711 struct ieee80211_hw *hw;
8318d78a
JB
712 struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS];
713 enum ieee80211_band curr_band;
e5ef5bad 714 int curr_freq;
95ea3627 715
95ea3627
ID
716 /*
717 * If enabled, the debugfs interface structures
718 * required for deregistration of debugfs.
719 */
720#ifdef CONFIG_RT2X00_LIB_DEBUGFS
4d8dd66c 721 struct rt2x00debug_intf *debugfs_intf;
95ea3627
ID
722#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
723
a9450b70
ID
724 /*
725 * LED structure for changing the LED status
726 * by mac8011 or the kernel.
727 */
728#ifdef CONFIG_RT2X00_LIB_LEDS
a9450b70
ID
729 struct rt2x00_led led_radio;
730 struct rt2x00_led led_assoc;
731 struct rt2x00_led led_qual;
732 u16 led_mcu_reg;
733#endif /* CONFIG_RT2X00_LIB_LEDS */
734
95ea3627
ID
735 /*
736 * Device flags.
737 * In these flags the current status and some
738 * of the device capabilities are stored.
739 */
740 unsigned long flags;
95ea3627 741
440ddada
ID
742 /*
743 * Device information, Bus IRQ and name (PCI, SoC)
744 */
745 int irq;
746 const char *name;
747
95ea3627
ID
748 /*
749 * Chipset identification.
750 */
751 struct rt2x00_chip chip;
752
753 /*
754 * hw capability specifications.
755 */
756 struct hw_mode_spec spec;
757
addc81bd
ID
758 /*
759 * This is the default TX/RX antenna setup as indicated
6d64360a 760 * by the device's EEPROM.
addc81bd
ID
761 */
762 struct antenna_setup default_ant;
763
95ea3627
ID
764 /*
765 * Register pointers
21795094
ID
766 * csr.base: CSR base register address. (PCI)
767 * csr.cache: CSR cache for usb_control_msg. (USB)
95ea3627 768 */
21795094
ID
769 union csr {
770 void __iomem *base;
771 void *cache;
772 } csr;
95ea3627 773
3d82346c 774 /*
8ff48a8b
ID
775 * Mutex to protect register accesses.
776 * For PCI and USB devices it protects against concurrent indirect
777 * register access (BBP, RF, MCU) since accessing those
778 * registers require multiple calls to the CSR registers.
779 * For USB devices it also protects the csr_cache since that
780 * field is used for normal CSR access and it cannot support
781 * multiple callers simultaneously.
782 */
783 struct mutex csr_mutex;
3d82346c 784
3c4f2085
ID
785 /*
786 * Current packet filter configuration for the device.
787 * This contains all currently active FIF_* flags send
788 * to us by mac80211 during configure_filter().
789 */
790 unsigned int packet_filter;
791
95ea3627 792 /*
6bb40dd1
ID
793 * Interface details:
794 * - Open ap interface count.
795 * - Open sta interface count.
796 * - Association count.
69cf36a4 797 * - Beaconing enabled count.
95ea3627 798 */
6bb40dd1
ID
799 unsigned int intf_ap_count;
800 unsigned int intf_sta_count;
801 unsigned int intf_associated;
69cf36a4 802 unsigned int intf_beaconing;
95ea3627
ID
803
804 /*
805 * Link quality
806 */
807 struct link link;
808
809 /*
810 * EEPROM data.
811 */
812 __le16 *eeprom;
813
814 /*
815 * Active RF register values.
816 * These are stored here so we don't need
817 * to read the rf registers and can directly
818 * use this value instead.
819 * This field should be accessed by using
820 * rt2x00_rf_read() and rt2x00_rf_write().
821 */
822 u32 *rf;
823
ba2ab471
ID
824 /*
825 * LNA gain
826 */
827 short lna_gain;
828
95ea3627
ID
829 /*
830 * Current TX power value.
831 */
832 u16 tx_power;
833
42c82857
ID
834 /*
835 * Current retry values.
836 */
837 u8 short_retry;
838 u8 long_retry;
839
95ea3627
ID
840 /*
841 * Rssi <-> Dbm offset
842 */
843 u8 rssi_offset;
844
845 /*
846 * Frequency offset (for rt61pci & rt73usb).
847 */
848 u8 freq_offset;
849
35f00cfc
ID
850 /*
851 * Calibration information (for rt2800usb & rt2800pci).
852 * [0] -> BW20
853 * [1] -> BW40
854 */
855 u8 calibration[2];
856
6b347bff
ID
857 /*
858 * Beacon interval.
859 */
860 u16 beacon_int;
861
95ea3627
ID
862 /*
863 * Low level statistics which will have
864 * to be kept up to date while device is running.
865 */
866 struct ieee80211_low_level_stats low_level_stats;
867
0439f536
ID
868 /**
869 * Work queue for all work which should not be placed
870 * on the mac80211 workqueue (because of dependencies
871 * between various work structures).
872 */
873 struct workqueue_struct *workqueue;
874
95ea3627 875 /*
4150c572 876 * Scheduled work.
8e260c22
ID
877 * NOTE: intf_work will use ieee80211_iterate_active_interfaces()
878 * which means it cannot be placed on the hw->workqueue
879 * due to RTNL locking requirements.
95ea3627 880 */
6bb40dd1 881 struct work_struct intf_work;
95ea3627 882
7e613e16
ID
883 /**
884 * Scheduled work for TX/RX done handling (USB devices)
885 */
886 struct work_struct rxdone_work;
887 struct work_struct txdone_work;
888
95ea3627 889 /*
e74df4a7 890 * Data queue arrays for RX, TX, Beacon and ATIM.
95ea3627 891 */
b869767b 892 unsigned int data_queues;
181d6902
ID
893 struct data_queue *rx;
894 struct data_queue *tx;
895 struct data_queue *bcn;
e74df4a7 896 struct data_queue *atim;
95ea3627
ID
897
898 /*
899 * Firmware image.
900 */
901 const struct firmware *fw;
ee134fcc 902
96c3da7d
HS
903 /*
904 * FIFO for storing tx status reports between isr and tasklet.
905 */
c4d63244 906 DECLARE_KFIFO_PTR(txstatus_fifo, u32);
96c3da7d
HS
907
908 /*
909 * Tasklet for processing tx status reports (rt2800pci).
910 */
911 struct tasklet_struct txstatus_tasklet;
c5c65761
HS
912 struct tasklet_struct pretbtt_tasklet;
913 struct tasklet_struct tbtt_tasklet;
914 struct tasklet_struct rxdone_tasklet;
915 struct tasklet_struct autowake_tasklet;
916
917 /*
918 * Protect the interrupt mask register.
919 */
920 spinlock_t irqmask_lock;
95ea3627
ID
921};
922
1f285f14
BZ
923/*
924 * Register defines.
925 * Some registers require multiple attempts before success,
926 * in those cases REGISTER_BUSY_COUNT attempts should be
927 * taken with a REGISTER_BUSY_DELAY interval.
928 */
ae4ecb9f 929#define REGISTER_BUSY_COUNT 100
1f285f14
BZ
930#define REGISTER_BUSY_DELAY 100
931
95ea3627
ID
932/*
933 * Generic RF access.
934 * The RF is being accessed by word index.
935 */
0e14f6d3 936static inline void rt2x00_rf_read(struct rt2x00_dev *rt2x00dev,
95ea3627
ID
937 const unsigned int word, u32 *data)
938{
6b26dead
PR
939 BUG_ON(word < 1 || word > rt2x00dev->ops->rf_size / sizeof(u32));
940 *data = rt2x00dev->rf[word - 1];
95ea3627
ID
941}
942
0e14f6d3 943static inline void rt2x00_rf_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID
944 const unsigned int word, u32 data)
945{
6b26dead
PR
946 BUG_ON(word < 1 || word > rt2x00dev->ops->rf_size / sizeof(u32));
947 rt2x00dev->rf[word - 1] = data;
95ea3627
ID
948}
949
950/*
951 * Generic EEPROM access.
952 * The EEPROM is being accessed by word index.
953 */
0e14f6d3 954static inline void *rt2x00_eeprom_addr(struct rt2x00_dev *rt2x00dev,
95ea3627
ID
955 const unsigned int word)
956{
957 return (void *)&rt2x00dev->eeprom[word];
958}
959
0e14f6d3 960static inline void rt2x00_eeprom_read(struct rt2x00_dev *rt2x00dev,
95ea3627
ID
961 const unsigned int word, u16 *data)
962{
963 *data = le16_to_cpu(rt2x00dev->eeprom[word]);
964}
965
0e14f6d3 966static inline void rt2x00_eeprom_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID
967 const unsigned int word, u16 data)
968{
969 rt2x00dev->eeprom[word] = cpu_to_le16(data);
970}
971
972/*
973 * Chipset handlers
974 */
975static inline void rt2x00_set_chip(struct rt2x00_dev *rt2x00dev,
49e721ec 976 const u16 rt, const u16 rf, const u16 rev)
95ea3627 977{
95ea3627
ID
978 rt2x00dev->chip.rt = rt;
979 rt2x00dev->chip.rf = rf;
980 rt2x00dev->chip.rev = rev;
440ddada 981
16475b09 982 INFO(rt2x00dev,
49e721ec 983 "Chipset detected - rt: %04x, rf: %04x, rev: %04x.\n",
16475b09
GW
984 rt2x00dev->chip.rt, rt2x00dev->chip.rf, rt2x00dev->chip.rev);
985}
986
8d0c9b65 987static inline bool rt2x00_rt(struct rt2x00_dev *rt2x00dev, const u16 rt)
95ea3627 988{
5122d898 989 return (rt2x00dev->chip.rt == rt);
95ea3627
ID
990}
991
8d0c9b65 992static inline bool rt2x00_rf(struct rt2x00_dev *rt2x00dev, const u16 rf)
95ea3627 993{
5122d898 994 return (rt2x00dev->chip.rf == rf);
95ea3627
ID
995}
996
49e721ec 997static inline u16 rt2x00_rev(struct rt2x00_dev *rt2x00dev)
95ea3627 998{
5122d898 999 return rt2x00dev->chip.rev;
95ea3627
ID
1000}
1001
8d0c9b65
GW
1002static inline bool rt2x00_rt_rev(struct rt2x00_dev *rt2x00dev,
1003 const u16 rt, const u16 rev)
1004{
1005 return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) == rev);
1006}
1007
1008static inline bool rt2x00_rt_rev_lt(struct rt2x00_dev *rt2x00dev,
1009 const u16 rt, const u16 rev)
1010{
1011 return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) < rev);
1012}
1013
1014static inline bool rt2x00_rt_rev_gte(struct rt2x00_dev *rt2x00dev,
1015 const u16 rt, const u16 rev)
1016{
1017 return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) >= rev);
1018}
1019
5822e070
BZ
1020static inline void rt2x00_set_chip_intf(struct rt2x00_dev *rt2x00dev,
1021 enum rt2x00_chip_intf intf)
1022{
1023 rt2x00dev->chip.intf = intf;
1024}
1025
5122d898 1026static inline bool rt2x00_intf(struct rt2x00_dev *rt2x00dev,
5822e070
BZ
1027 enum rt2x00_chip_intf intf)
1028{
5122d898 1029 return (rt2x00dev->chip.intf == intf);
5822e070
BZ
1030}
1031
cea90e55 1032static inline bool rt2x00_is_pci(struct rt2x00_dev *rt2x00dev)
5822e070 1033{
6e1fdd11
GW
1034 return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCI) ||
1035 rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCIE);
1036}
1037
1038static inline bool rt2x00_is_pcie(struct rt2x00_dev *rt2x00dev)
1039{
1040 return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCIE);
5822e070
BZ
1041}
1042
cea90e55 1043static inline bool rt2x00_is_usb(struct rt2x00_dev *rt2x00dev)
5822e070 1044{
5122d898 1045 return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_USB);
5822e070
BZ
1046}
1047
cea90e55
GW
1048static inline bool rt2x00_is_soc(struct rt2x00_dev *rt2x00dev)
1049{
1050 return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_SOC);
1051}
1052
239c249d 1053/**
c4da0048 1054 * rt2x00queue_map_txskb - Map a skb into DMA for TX purposes.
fa69560f 1055 * @entry: Pointer to &struct queue_entry
239c249d 1056 */
fa69560f 1057void rt2x00queue_map_txskb(struct queue_entry *entry);
239c249d 1058
0b8004aa
GW
1059/**
1060 * rt2x00queue_unmap_skb - Unmap a skb from DMA.
fa69560f 1061 * @entry: Pointer to &struct queue_entry
0b8004aa 1062 */
fa69560f 1063void rt2x00queue_unmap_skb(struct queue_entry *entry);
0b8004aa 1064
11f818e0
HS
1065/**
1066 * rt2x00queue_get_tx_queue - Convert tx queue index to queue pointer
1067 * @rt2x00dev: Pointer to &struct rt2x00_dev.
1068 * @queue: rt2x00 queue index (see &enum data_queue_qid).
1069 *
1070 * Returns NULL for non tx queues.
1071 */
1072static inline struct data_queue *
1073rt2x00queue_get_tx_queue(struct rt2x00_dev *rt2x00dev,
1074 const enum data_queue_qid queue)
1075{
1076 if (queue < rt2x00dev->ops->tx_queues && rt2x00dev->tx)
1077 return &rt2x00dev->tx[queue];
1078
61c6e489
GW
1079 if (queue == QID_ATIM)
1080 return rt2x00dev->atim;
1081
11f818e0
HS
1082 return NULL;
1083}
1084
181d6902
ID
1085/**
1086 * rt2x00queue_get_entry - Get queue entry where the given index points to.
9a46d44e 1087 * @queue: Pointer to &struct data_queue from where we obtain the entry.
181d6902
ID
1088 * @index: Index identifier for obtaining the correct index.
1089 */
1090struct queue_entry *rt2x00queue_get_entry(struct data_queue *queue,
1091 enum queue_index index);
1092
0b7fde54
ID
1093/**
1094 * rt2x00queue_pause_queue - Pause a data queue
1095 * @queue: Pointer to &struct data_queue.
1096 *
1097 * This function will pause the data queue locally, preventing
1098 * new frames to be added to the queue (while the hardware is
1099 * still allowed to run).
1100 */
1101void rt2x00queue_pause_queue(struct data_queue *queue);
1102
1103/**
1104 * rt2x00queue_unpause_queue - unpause a data queue
1105 * @queue: Pointer to &struct data_queue.
1106 *
1107 * This function will unpause the data queue locally, allowing
1108 * new frames to be added to the queue again.
1109 */
1110void rt2x00queue_unpause_queue(struct data_queue *queue);
1111
1112/**
1113 * rt2x00queue_start_queue - Start a data queue
1114 * @queue: Pointer to &struct data_queue.
1115 *
1116 * This function will start handling all pending frames in the queue.
1117 */
1118void rt2x00queue_start_queue(struct data_queue *queue);
1119
1120/**
1121 * rt2x00queue_stop_queue - Halt a data queue
1122 * @queue: Pointer to &struct data_queue.
1123 *
1124 * This function will stop all pending frames in the queue.
1125 */
1126void rt2x00queue_stop_queue(struct data_queue *queue);
1127
5be65609
ID
1128/**
1129 * rt2x00queue_flush_queue - Flush a data queue
1130 * @queue: Pointer to &struct data_queue.
1131 * @drop: True to drop all pending frames.
1132 *
1133 * This function will flush the queue. After this call
25985edc 1134 * the queue is guaranteed to be empty.
5be65609
ID
1135 */
1136void rt2x00queue_flush_queue(struct data_queue *queue, bool drop);
1137
0b7fde54
ID
1138/**
1139 * rt2x00queue_start_queues - Start all data queues
1140 * @rt2x00dev: Pointer to &struct rt2x00_dev.
1141 *
1142 * This function will loop through all available queues to start them
1143 */
1144void rt2x00queue_start_queues(struct rt2x00_dev *rt2x00dev);
1145
1146/**
1147 * rt2x00queue_stop_queues - Halt all data queues
1148 * @rt2x00dev: Pointer to &struct rt2x00_dev.
1149 *
1150 * This function will loop through all available queues to stop
1151 * any pending frames.
1152 */
1153void rt2x00queue_stop_queues(struct rt2x00_dev *rt2x00dev);
1154
5be65609
ID
1155/**
1156 * rt2x00queue_flush_queues - Flush all data queues
1157 * @rt2x00dev: Pointer to &struct rt2x00_dev.
1158 * @drop: True to drop all pending frames.
1159 *
1160 * This function will loop through all available queues to flush
1161 * any pending frames.
1162 */
1163void rt2x00queue_flush_queues(struct rt2x00_dev *rt2x00dev, bool drop);
1164
b4df4708
GW
1165/*
1166 * Debugfs handlers.
1167 */
1168/**
1169 * rt2x00debug_dump_frame - Dump a frame to userspace through debugfs.
1170 * @rt2x00dev: Pointer to &struct rt2x00_dev.
1171 * @type: The type of frame that is being dumped.
1172 * @skb: The skb containing the frame to be dumped.
1173 */
1174#ifdef CONFIG_RT2X00_LIB_DEBUGFS
1175void rt2x00debug_dump_frame(struct rt2x00_dev *rt2x00dev,
1176 enum rt2x00_dump_type type, struct sk_buff *skb);
1177#else
1178static inline void rt2x00debug_dump_frame(struct rt2x00_dev *rt2x00dev,
1179 enum rt2x00_dump_type type,
1180 struct sk_buff *skb)
1181{
1182}
1183#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
1184
95ea3627
ID
1185/*
1186 * Interrupt context handlers.
1187 */
1188void rt2x00lib_beacondone(struct rt2x00_dev *rt2x00dev);
9f926fb5 1189void rt2x00lib_pretbtt(struct rt2x00_dev *rt2x00dev);
64e7d723 1190void rt2x00lib_dmastart(struct queue_entry *entry);
652a9dd2 1191void rt2x00lib_dmadone(struct queue_entry *entry);
181d6902
ID
1192void rt2x00lib_txdone(struct queue_entry *entry,
1193 struct txdone_entry_desc *txdesc);
3392bece 1194void rt2x00lib_txdone_noinfo(struct queue_entry *entry, u32 status);
fa69560f 1195void rt2x00lib_rxdone(struct queue_entry *entry);
95ea3627 1196
95ea3627
ID
1197/*
1198 * mac80211 handlers.
1199 */
7bb45683 1200void rt2x00mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb);
95ea3627
ID
1201int rt2x00mac_start(struct ieee80211_hw *hw);
1202void rt2x00mac_stop(struct ieee80211_hw *hw);
1203int rt2x00mac_add_interface(struct ieee80211_hw *hw,
1ed32e4f 1204 struct ieee80211_vif *vif);
95ea3627 1205void rt2x00mac_remove_interface(struct ieee80211_hw *hw,
1ed32e4f 1206 struct ieee80211_vif *vif);
e8975581 1207int rt2x00mac_config(struct ieee80211_hw *hw, u32 changed);
3a643d24
ID
1208void rt2x00mac_configure_filter(struct ieee80211_hw *hw,
1209 unsigned int changed_flags,
1210 unsigned int *total_flags,
3ac64bee 1211 u64 multicast);
930c06f2
SS
1212int rt2x00mac_set_tim(struct ieee80211_hw *hw, struct ieee80211_sta *sta,
1213 bool set);
2bb057d0
ID
1214#ifdef CONFIG_RT2X00_LIB_CRYPTO
1215int rt2x00mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
dc822b5d 1216 struct ieee80211_vif *vif, struct ieee80211_sta *sta,
2bb057d0
ID
1217 struct ieee80211_key_conf *key);
1218#else
1219#define rt2x00mac_set_key NULL
1220#endif /* CONFIG_RT2X00_LIB_CRYPTO */
d8147f9d
ID
1221void rt2x00mac_sw_scan_start(struct ieee80211_hw *hw);
1222void rt2x00mac_sw_scan_complete(struct ieee80211_hw *hw);
95ea3627
ID
1223int rt2x00mac_get_stats(struct ieee80211_hw *hw,
1224 struct ieee80211_low_level_stats *stats);
471b3efd
JB
1225void rt2x00mac_bss_info_changed(struct ieee80211_hw *hw,
1226 struct ieee80211_vif *vif,
1227 struct ieee80211_bss_conf *bss_conf,
1228 u32 changes);
e100bb64 1229int rt2x00mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
95ea3627 1230 const struct ieee80211_tx_queue_params *params);
e47a5cdd 1231void rt2x00mac_rfkill_poll(struct ieee80211_hw *hw);
f44df18c 1232void rt2x00mac_flush(struct ieee80211_hw *hw, bool drop);
95ea3627
ID
1233
1234/*
1235 * Driver allocation handlers.
1236 */
1237int rt2x00lib_probe_dev(struct rt2x00_dev *rt2x00dev);
1238void rt2x00lib_remove_dev(struct rt2x00_dev *rt2x00dev);
1239#ifdef CONFIG_PM
1240int rt2x00lib_suspend(struct rt2x00_dev *rt2x00dev, pm_message_t state);
1241int rt2x00lib_resume(struct rt2x00_dev *rt2x00dev);
1242#endif /* CONFIG_PM */
1243
1244#endif /* RT2X00_H */