]>
Commit | Line | Data |
---|---|---|
f5fc0f86 LC |
1 | /* |
2 | * This file is part of wl1271 | |
3 | * | |
4 | * Copyright (C) 1998-2009 Texas Instruments. All rights reserved. | |
5 | * Copyright (C) 2008-2009 Nokia Corporation | |
6 | * | |
7 | * Contact: Luciano Coelho <luciano.coelho@nokia.com> | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License | |
11 | * version 2 as published by the Free Software Foundation. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but | |
14 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
16 | * General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA | |
21 | * 02110-1301 USA | |
22 | * | |
23 | */ | |
24 | ||
00d20100 SL |
25 | #ifndef __WL12XX_H__ |
26 | #define __WL12XX_H__ | |
f5fc0f86 LC |
27 | |
28 | #include <linux/mutex.h> | |
29 | #include <linux/completion.h> | |
30 | #include <linux/spinlock.h> | |
31 | #include <linux/list.h> | |
32 | #include <linux/bitops.h> | |
33 | #include <net/mac80211.h> | |
34 | ||
00d20100 SL |
35 | #include "conf.h" |
36 | #include "ini.h" | |
2b60100b | 37 | |
f5fc0f86 LC |
38 | #define DRIVER_NAME "wl1271" |
39 | #define DRIVER_PREFIX DRIVER_NAME ": " | |
40 | ||
4b7fac77 LS |
41 | /* |
42 | * FW versions support BA 11n | |
43 | * versions marks x.x.x.50-60.x | |
44 | */ | |
45 | #define WL12XX_BA_SUPPORT_FW_COST_VER2_START 50 | |
46 | #define WL12XX_BA_SUPPORT_FW_COST_VER2_END 60 | |
47 | ||
f5fc0f86 LC |
48 | enum { |
49 | DEBUG_NONE = 0, | |
50 | DEBUG_IRQ = BIT(0), | |
51 | DEBUG_SPI = BIT(1), | |
52 | DEBUG_BOOT = BIT(2), | |
53 | DEBUG_MAILBOX = BIT(3), | |
c8c90873 | 54 | DEBUG_TESTMODE = BIT(4), |
f5fc0f86 LC |
55 | DEBUG_EVENT = BIT(5), |
56 | DEBUG_TX = BIT(6), | |
57 | DEBUG_RX = BIT(7), | |
58 | DEBUG_SCAN = BIT(8), | |
59 | DEBUG_CRYPT = BIT(9), | |
60 | DEBUG_PSM = BIT(10), | |
61 | DEBUG_MAC80211 = BIT(11), | |
62 | DEBUG_CMD = BIT(12), | |
63 | DEBUG_ACX = BIT(13), | |
a3b8ea75 | 64 | DEBUG_SDIO = BIT(14), |
14b228a0 | 65 | DEBUG_FILTERS = BIT(15), |
5da11dcd | 66 | DEBUG_ADHOC = BIT(16), |
e78a287a AN |
67 | DEBUG_AP = BIT(17), |
68 | DEBUG_MASTER = (DEBUG_ADHOC | DEBUG_AP), | |
f5fc0f86 LC |
69 | DEBUG_ALL = ~0, |
70 | }; | |
71 | ||
17c1755c | 72 | extern u32 wl12xx_debug_level; |
f5fc0f86 LC |
73 | |
74 | #define DEBUG_DUMP_LIMIT 1024 | |
75 | ||
76 | #define wl1271_error(fmt, arg...) \ | |
17c1755c | 77 | pr_err(DRIVER_PREFIX "ERROR " fmt "\n", ##arg) |
f5fc0f86 LC |
78 | |
79 | #define wl1271_warning(fmt, arg...) \ | |
17c1755c | 80 | pr_warning(DRIVER_PREFIX "WARNING " fmt "\n", ##arg) |
f5fc0f86 LC |
81 | |
82 | #define wl1271_notice(fmt, arg...) \ | |
17c1755c | 83 | pr_info(DRIVER_PREFIX fmt "\n", ##arg) |
f5fc0f86 LC |
84 | |
85 | #define wl1271_info(fmt, arg...) \ | |
17c1755c | 86 | pr_info(DRIVER_PREFIX fmt "\n", ##arg) |
f5fc0f86 LC |
87 | |
88 | #define wl1271_debug(level, fmt, arg...) \ | |
89 | do { \ | |
17c1755c EP |
90 | if (level & wl12xx_debug_level) \ |
91 | pr_debug(DRIVER_PREFIX fmt "\n", ##arg); \ | |
f5fc0f86 LC |
92 | } while (0) |
93 | ||
17c1755c | 94 | /* TODO: use pr_debug_hex_dump when it will be available */ |
f5fc0f86 LC |
95 | #define wl1271_dump(level, prefix, buf, len) \ |
96 | do { \ | |
17c1755c | 97 | if (level & wl12xx_debug_level) \ |
f5fc0f86 LC |
98 | print_hex_dump(KERN_DEBUG, DRIVER_PREFIX prefix, \ |
99 | DUMP_PREFIX_OFFSET, 16, 1, \ | |
100 | buf, \ | |
101 | min_t(size_t, len, DEBUG_DUMP_LIMIT), \ | |
102 | 0); \ | |
103 | } while (0) | |
104 | ||
105 | #define wl1271_dump_ascii(level, prefix, buf, len) \ | |
106 | do { \ | |
17c1755c | 107 | if (level & wl12xx_debug_level) \ |
f5fc0f86 LC |
108 | print_hex_dump(KERN_DEBUG, DRIVER_PREFIX prefix, \ |
109 | DUMP_PREFIX_OFFSET, 16, 1, \ | |
110 | buf, \ | |
111 | min_t(size_t, len, DEBUG_DUMP_LIMIT), \ | |
112 | true); \ | |
113 | } while (0) | |
114 | ||
c302b2c9 AN |
115 | #define WL127X_FW_NAME "ti-connectivity/wl127x-fw-3.bin" |
116 | #define WL128X_FW_NAME "ti-connectivity/wl128x-fw-3.bin" | |
166d504e | 117 | |
5aa42346 SL |
118 | /* |
119 | * wl127x and wl128x are using the same NVS file name. However, the | |
120 | * ini parameters between them are different. The driver validates | |
121 | * the correct NVS size in wl1271_boot_upload_nvs(). | |
122 | */ | |
123 | #define WL12XX_NVS_NAME "ti-connectivity/wl1271-nvs.bin" | |
152ee6e0 | 124 | |
04e36fc5 JO |
125 | #define WL1271_TX_SECURITY_LO16(s) ((u16)((s) & 0xffff)) |
126 | #define WL1271_TX_SECURITY_HI32(s) ((u32)(((s) >> 16) & 0xffffffff)) | |
b992c682 | 127 | #define WL1271_TX_SQN_POST_RECOVERY_PADDING 0xff |
04e36fc5 | 128 | |
7a55724e JO |
129 | #define WL1271_CIPHER_SUITE_GEM 0x00147201 |
130 | ||
259da430 | 131 | #define WL1271_BUSY_WORD_CNT 1 |
545f1da8 | 132 | #define WL1271_BUSY_WORD_LEN (WL1271_BUSY_WORD_CNT * sizeof(u32)) |
f5fc0f86 LC |
133 | |
134 | #define WL1271_ELP_HW_STATE_ASLEEP 0 | |
135 | #define WL1271_ELP_HW_STATE_IRQ 1 | |
136 | ||
d94cd297 JO |
137 | #define WL1271_DEFAULT_BEACON_INT 100 |
138 | #define WL1271_DEFAULT_DTIM_PERIOD 1 | |
139 | ||
c690ec81 | 140 | #define WL12XX_MAX_ROLES 4 |
f80c2d12 | 141 | #define WL12XX_MAX_LINKS 12 |
7f097988 EP |
142 | #define WL12XX_INVALID_ROLE_ID 0xff |
143 | #define WL12XX_INVALID_LINK_ID 0xff | |
e51ae9be AN |
144 | |
145 | /* Defined by FW as 0. Will not be freed or allocated. */ | |
f4df1bd5 | 146 | #define WL12XX_SYSTEM_HLID 0 |
e51ae9be | 147 | |
b622d992 | 148 | /* |
9b17f1b3 | 149 | * When in AP-mode, we allow (at least) this number of packets |
b622d992 AN |
150 | * to be transmitted to FW for a STA in PS-mode. Only when packets are |
151 | * present in the FW buffers it will wake the sleeping STA. We want to put | |
152 | * enough packets for the driver to transmit all of its buffered data before | |
9b17f1b3 | 153 | * the STA goes to sleep again. But we don't want to take too much memory |
b622d992 | 154 | * as it might hurt the throughput of active STAs. |
b622d992 | 155 | */ |
9b17f1b3 | 156 | #define WL1271_PS_STA_MAX_PACKETS 2 |
b622d992 | 157 | |
98bdaabb | 158 | #define WL1271_AP_BSS_INDEX 0 |
98bdaabb AN |
159 | #define WL1271_AP_DEF_BEACON_EXP 20 |
160 | ||
79b122dc | 161 | #define ACX_TX_DESCRIPTORS 16 |
be7078c2 | 162 | |
1f37cbc9 IY |
163 | #define WL1271_AGGR_BUFFER_SIZE (4 * PAGE_SIZE) |
164 | ||
f5fc0f86 LC |
165 | enum wl1271_state { |
166 | WL1271_STATE_OFF, | |
167 | WL1271_STATE_ON, | |
168 | WL1271_STATE_PLT, | |
169 | }; | |
170 | ||
171 | enum wl1271_partition_type { | |
172 | PART_DOWN, | |
173 | PART_WORK, | |
174 | PART_DRPW, | |
175 | ||
176 | PART_TABLE_LEN | |
177 | }; | |
178 | ||
179 | struct wl1271_partition { | |
180 | u32 size; | |
181 | u32 start; | |
182 | }; | |
183 | ||
184 | struct wl1271_partition_set { | |
185 | struct wl1271_partition mem; | |
186 | struct wl1271_partition reg; | |
451de97a JO |
187 | struct wl1271_partition mem2; |
188 | struct wl1271_partition mem3; | |
f5fc0f86 LC |
189 | }; |
190 | ||
191 | struct wl1271; | |
192 | ||
e7ddf549 LC |
193 | enum { |
194 | FW_VER_CHIP, | |
195 | FW_VER_IF_TYPE, | |
196 | FW_VER_MAJOR, | |
197 | FW_VER_SUBTYPE, | |
198 | FW_VER_MINOR, | |
199 | ||
200 | NUM_FW_VER | |
201 | }; | |
202 | ||
203 | #define FW_VER_CHIP_WL127X 6 | |
204 | #define FW_VER_CHIP_WL128X 7 | |
205 | ||
206 | #define FW_VER_IF_TYPE_STA 1 | |
207 | #define FW_VER_IF_TYPE_AP 2 | |
208 | ||
209 | #define FW_VER_MINOR_1_SPARE_STA_MIN 58 | |
210 | #define FW_VER_MINOR_1_SPARE_AP_MIN 47 | |
4b7fac77 | 211 | |
95dac04f IY |
212 | #define FW_VER_MINOR_FWLOG_STA_MIN 70 |
213 | ||
f5fc0f86 LC |
214 | struct wl1271_chip { |
215 | u32 id; | |
4b7fac77 | 216 | char fw_ver_str[ETHTOOL_BUSINFO_LEN]; |
e7ddf549 | 217 | unsigned int fw_ver[NUM_FW_VER]; |
f5fc0f86 LC |
218 | }; |
219 | ||
220 | struct wl1271_stats { | |
221 | struct acx_statistics *fw_stats; | |
222 | unsigned long fw_stats_update; | |
223 | ||
224 | unsigned int retry_count; | |
225 | unsigned int excessive_retries; | |
226 | }; | |
227 | ||
f5fc0f86 LC |
228 | #define NUM_TX_QUEUES 4 |
229 | #define NUM_RX_PKT_DESC 8 | |
230 | ||
c47e8229 | 231 | #define AP_MAX_STATIONS 8 |
beb6c880 | 232 | |
4d56ad9c EP |
233 | /* FW status registers */ |
234 | struct wl12xx_fw_status { | |
d0f63b20 | 235 | __le32 intr; |
f5fc0f86 LC |
236 | u8 fw_rx_counter; |
237 | u8 drv_rx_counter; | |
238 | u8 reserved; | |
239 | u8 tx_results_counter; | |
d0f63b20 | 240 | __le32 rx_pkt_descs[NUM_RX_PKT_DESC]; |
d0f63b20 | 241 | __le32 fw_localtime; |
beb6c880 AN |
242 | |
243 | /* | |
244 | * A bitmap (where each bit represents a single HLID) | |
245 | * to indicate if the station is in PS mode. | |
246 | */ | |
247 | __le32 link_ps_bitmap; | |
248 | ||
4d56ad9c EP |
249 | /* |
250 | * A bitmap (where each bit represents a single HLID) to indicate | |
251 | * if the station is in Fast mode | |
252 | */ | |
253 | __le32 link_fast_bitmap; | |
f5fc0f86 | 254 | |
4d56ad9c EP |
255 | /* Cumulative counter of total released mem blocks since FW-reset */ |
256 | __le32 total_released_blks; | |
c8bde243 | 257 | |
4d56ad9c EP |
258 | /* Size (in Memory Blocks) of TX pool */ |
259 | __le32 tx_total; | |
c8bde243 | 260 | |
bf54e301 AN |
261 | /* Cumulative counter of released packets per AC */ |
262 | u8 tx_released_pkts[NUM_TX_QUEUES]; | |
c8bde243 | 263 | |
9b17f1b3 AN |
264 | /* Cumulative counter of freed packets per HLID */ |
265 | u8 tx_lnk_free_pkts[WL12XX_MAX_LINKS]; | |
4d56ad9c EP |
266 | |
267 | /* Cumulative counter of released Voice memory blocks */ | |
268 | u8 tx_voice_released_blks; | |
f80c2d12 | 269 | u8 padding_1[3]; |
4d56ad9c EP |
270 | __le32 log_start_addr; |
271 | } __packed; | |
c8bde243 | 272 | |
f5fc0f86 LC |
273 | struct wl1271_rx_mem_pool_addr { |
274 | u32 addr; | |
275 | u32 addr_extra; | |
276 | }; | |
277 | ||
4a31c11c | 278 | #define WL1271_MAX_CHANNELS 64 |
abb0b3bf | 279 | struct wl1271_scan { |
4fb26fa9 | 280 | struct cfg80211_scan_request *req; |
4a31c11c | 281 | unsigned long scanned_ch[BITS_TO_LONGS(WL1271_MAX_CHANNELS)]; |
78abd320 | 282 | bool failed; |
abb0b3bf | 283 | u8 state; |
3b40c040 | 284 | u8 ssid[IEEE80211_MAX_SSID_LEN+1]; |
abb0b3bf | 285 | size_t ssid_len; |
abb0b3bf TP |
286 | }; |
287 | ||
8197b711 TP |
288 | struct wl1271_if_operations { |
289 | void (*read)(struct wl1271 *wl, int addr, void *buf, size_t len, | |
290 | bool fixed); | |
291 | void (*write)(struct wl1271 *wl, int addr, void *buf, size_t len, | |
292 | bool fixed); | |
293 | void (*reset)(struct wl1271 *wl); | |
294 | void (*init)(struct wl1271 *wl); | |
2cc78ff7 | 295 | int (*power)(struct wl1271 *wl, bool enable); |
8197b711 TP |
296 | struct device* (*dev)(struct wl1271 *wl); |
297 | void (*enable_irq)(struct wl1271 *wl); | |
298 | void (*disable_irq)(struct wl1271 *wl); | |
0da13da7 | 299 | void (*set_block_size) (struct wl1271 *wl, unsigned int blksz); |
8197b711 TP |
300 | }; |
301 | ||
7f179b46 AN |
302 | #define MAX_NUM_KEYS 14 |
303 | #define MAX_KEY_SIZE 32 | |
304 | ||
305 | struct wl1271_ap_key { | |
306 | u8 id; | |
307 | u8 key_type; | |
308 | u8 key_size; | |
309 | u8 key[MAX_KEY_SIZE]; | |
310 | u8 hlid; | |
311 | u32 tx_seq_32; | |
312 | u16 tx_seq_16; | |
313 | }; | |
314 | ||
72c2d9e5 EP |
315 | enum wl12xx_flags { |
316 | WL1271_FLAG_STA_ASSOCIATED, | |
227e81e1 | 317 | WL1271_FLAG_IBSS_JOINED, |
72c2d9e5 EP |
318 | WL1271_FLAG_GPIO_POWER, |
319 | WL1271_FLAG_TX_QUEUE_STOPPED, | |
b07d4037 | 320 | WL1271_FLAG_TX_PENDING, |
72c2d9e5 | 321 | WL1271_FLAG_IN_ELP, |
a665d6e2 | 322 | WL1271_FLAG_ELP_REQUESTED, |
72c2d9e5 EP |
323 | WL1271_FLAG_PSM, |
324 | WL1271_FLAG_PSM_REQUESTED, | |
72c2d9e5 EP |
325 | WL1271_FLAG_IRQ_RUNNING, |
326 | WL1271_FLAG_IDLE, | |
72c2d9e5 EP |
327 | WL1271_FLAG_PSPOLL_FAILURE, |
328 | WL1271_FLAG_STA_STATE_SENT, | |
329 | WL1271_FLAG_FW_TX_BUSY, | |
13026dec JO |
330 | WL1271_FLAG_AP_STARTED, |
331 | WL1271_FLAG_IF_INITIALIZED, | |
990f5de7 | 332 | WL1271_FLAG_DUMMY_PACKET_PENDING, |
f44e5868 EP |
333 | WL1271_FLAG_SUSPENDED, |
334 | WL1271_FLAG_PENDING_WORK, | |
77ddaa10 EP |
335 | WL1271_FLAG_SOFT_GEMINI, |
336 | WL1271_FLAG_RX_STREAMING_STARTED, | |
baacb9ae | 337 | WL1271_FLAG_RECOVERY_IN_PROGRESS, |
6d158ff3 | 338 | WL1271_FLAG_CS_PROGRESS, |
72c2d9e5 EP |
339 | }; |
340 | ||
a8c0ddb5 AN |
341 | struct wl1271_link { |
342 | /* AP-mode - TX queue per AC in link */ | |
343 | struct sk_buff_head tx_queue[NUM_TX_QUEUES]; | |
09039f42 | 344 | |
9b17f1b3 AN |
345 | /* accounting for allocated / freed packets in FW */ |
346 | u8 allocated_pkts; | |
347 | u8 prev_freed_pkts; | |
b622d992 AN |
348 | |
349 | u8 addr[ETH_ALEN]; | |
0f9c8250 AN |
350 | |
351 | /* bitmap of TIDs where RX BA sessions are active for this link */ | |
352 | u8 ba_bitmap; | |
a8c0ddb5 AN |
353 | }; |
354 | ||
f5fc0f86 | 355 | struct wl1271 { |
3b56dd6a | 356 | struct platform_device *plat_dev; |
f5fc0f86 LC |
357 | struct ieee80211_hw *hw; |
358 | bool mac80211_registered; | |
359 | ||
8197b711 TP |
360 | void *if_priv; |
361 | ||
362 | struct wl1271_if_operations *if_ops; | |
f5fc0f86 LC |
363 | |
364 | void (*set_power)(bool enable); | |
365 | int irq; | |
15cea993 | 366 | int ref_clock; |
f5fc0f86 LC |
367 | |
368 | spinlock_t wl_lock; | |
369 | ||
370 | enum wl1271_state state; | |
371 | struct mutex mutex; | |
372 | ||
830fb67b JO |
373 | unsigned long flags; |
374 | ||
451de97a | 375 | struct wl1271_partition_set part; |
f5fc0f86 LC |
376 | |
377 | struct wl1271_chip chip; | |
378 | ||
379 | int cmd_box_addr; | |
380 | int event_box_addr; | |
381 | ||
382 | u8 *fw; | |
383 | size_t fw_len; | |
bc765bf3 | 384 | void *nvs; |
02fabb0e | 385 | size_t nvs_len; |
f5fc0f86 | 386 | |
d717fd61 JO |
387 | s8 hw_pg_ver; |
388 | ||
f5fc0f86 | 389 | u8 mac_addr[ETH_ALEN]; |
f5fc0f86 | 390 | int channel; |
f4df1bd5 | 391 | u8 system_hlid; |
c690ec81 EP |
392 | |
393 | unsigned long links_map[BITS_TO_LONGS(WL12XX_MAX_LINKS)]; | |
394 | unsigned long roles_map[BITS_TO_LONGS(WL12XX_MAX_ROLES)]; | |
251c177f | 395 | unsigned long roc_map[BITS_TO_LONGS(WL12XX_MAX_ROLES)]; |
f5fc0f86 | 396 | |
87627214 | 397 | struct list_head wlvif_list; |
a4e4130d EP |
398 | u8 sta_count; |
399 | u8 ap_count; | |
87627214 | 400 | |
f5fc0f86 LC |
401 | struct wl1271_acx_mem_map *target_mem_map; |
402 | ||
403 | /* Accounting for allocated / available TX blocks on HW */ | |
4d56ad9c | 404 | u32 tx_blocks_freed; |
f5fc0f86 | 405 | u32 tx_blocks_available; |
7bb5d6ce | 406 | u32 tx_allocated_blocks; |
ffb591cd | 407 | u32 tx_results_count; |
f5fc0f86 | 408 | |
e9eb8cbe GE |
409 | /* amount of spare TX blocks to use */ |
410 | u32 tx_spare_blocks; | |
411 | ||
bf54e301 AN |
412 | /* Accounting for allocated / available Tx packets in HW */ |
413 | u32 tx_pkts_freed[NUM_TX_QUEUES]; | |
742246f8 | 414 | u32 tx_allocated_pkts[NUM_TX_QUEUES]; |
bf54e301 | 415 | |
f5fc0f86 | 416 | /* Transmitted TX packets counter for chipset interface */ |
ffb591cd | 417 | u32 tx_packets_count; |
f5fc0f86 LC |
418 | |
419 | /* Time-offset between host and chipset clocks */ | |
ac5e1e39 | 420 | s64 time_offset; |
f5fc0f86 | 421 | |
f5fc0f86 | 422 | /* Frames scheduled for transmission, not handled yet */ |
f1a46384 | 423 | int tx_queue_count[NUM_TX_QUEUES]; |
708bb3cf | 424 | long stopped_queues_map; |
f5fc0f86 | 425 | |
a620865e IY |
426 | /* Frames received, not handled yet by mac80211 */ |
427 | struct sk_buff_head deferred_rx_queue; | |
428 | ||
429 | /* Frames sent, not returned yet to mac80211 */ | |
430 | struct sk_buff_head deferred_tx_queue; | |
431 | ||
f5fc0f86 | 432 | struct work_struct tx_work; |
92ef8960 | 433 | struct workqueue_struct *freezable_wq; |
c87dec9f | 434 | |
f5fc0f86 | 435 | /* Pending TX frames */ |
25eeb9e3 | 436 | unsigned long tx_frames_map[BITS_TO_LONGS(ACX_TX_DESCRIPTORS)]; |
be7078c2 | 437 | struct sk_buff *tx_frames[ACX_TX_DESCRIPTORS]; |
781608c4 | 438 | int tx_frames_cnt; |
f5fc0f86 LC |
439 | |
440 | /* FW Rx counter */ | |
441 | u32 rx_counter; | |
442 | ||
443 | /* Rx memory pool address */ | |
444 | struct wl1271_rx_mem_pool_addr rx_mem_pool_addr; | |
445 | ||
1f37cbc9 IY |
446 | /* Intermediate buffer, used for packet aggregation */ |
447 | u8 *aggr_buf; | |
448 | ||
990f5de7 IY |
449 | /* Reusable dummy packet template */ |
450 | struct sk_buff *dummy_packet; | |
451 | ||
a620865e IY |
452 | /* Network stack work */ |
453 | struct work_struct netstack_work; | |
f5fc0f86 | 454 | |
95dac04f IY |
455 | /* FW log buffer */ |
456 | u8 *fwlog; | |
457 | ||
458 | /* Number of valid bytes in the FW log buffer */ | |
459 | ssize_t fwlog_size; | |
460 | ||
461 | /* Sysfs FW log entry readers wait queue */ | |
462 | wait_queue_head_t fwlog_waitq; | |
463 | ||
52b0e7a6 JO |
464 | /* Hardware recovery work */ |
465 | struct work_struct recovery_work; | |
466 | ||
f5fc0f86 LC |
467 | /* The mbox event mask */ |
468 | u32 event_mask; | |
469 | ||
470 | /* Mailbox pointers */ | |
471 | u32 mbox_ptr[2]; | |
472 | ||
473 | /* Are we currently scanning */ | |
784f694d | 474 | struct ieee80211_vif *scan_vif; |
abb0b3bf | 475 | struct wl1271_scan scan; |
78abd320 | 476 | struct delayed_work scan_complete_work; |
f5fc0f86 | 477 | |
33c2c06c LC |
478 | bool sched_scanning; |
479 | ||
8a5a37a6 JO |
480 | /* The current band */ |
481 | enum ieee80211_band band; | |
482 | ||
f5fc0f86 | 483 | struct completion *elp_compl; |
37b70a81 | 484 | struct delayed_work elp_work; |
90494a90 | 485 | |
f5fc0f86 LC |
486 | /* in dBm */ |
487 | int power_level; | |
488 | ||
489 | struct wl1271_stats stats; | |
f5fc0f86 | 490 | |
554d7209 | 491 | __le32 buffer_32; |
f5fc0f86 | 492 | u32 buffer_cmd; |
545f1da8 | 493 | u32 buffer_busyword[WL1271_BUSY_WORD_CNT]; |
f5fc0f86 | 494 | |
4d56ad9c | 495 | struct wl12xx_fw_status *fw_status; |
f5fc0f86 | 496 | struct wl1271_tx_hw_res_if *tx_res_if; |
b771eee5 JO |
497 | |
498 | struct ieee80211_vif *vif; | |
d6e19d13 | 499 | |
2b60100b JO |
500 | /* Current chipset configuration */ |
501 | struct conf_drv_settings conf; | |
01c09162 | 502 | |
7fc3a864 JO |
503 | bool sg_enabled; |
504 | ||
02fabb0e JO |
505 | bool enable_11a; |
506 | ||
01c09162 | 507 | struct list_head list; |
ece550d0 JL |
508 | |
509 | /* Most recently reported noise in dBm */ | |
510 | s8 noise; | |
f84f7d78 | 511 | |
a8aaaf53 LC |
512 | /* bands supported by this instance of wl12xx */ |
513 | struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS]; | |
4b7fac77 | 514 | |
5ea417ae | 515 | int tcxo_clock; |
48a61477 | 516 | |
402e4861 EP |
517 | /* |
518 | * wowlan trigger was configured during suspend. | |
519 | * (currently, only "ANY" trigger is supported) | |
520 | */ | |
521 | bool wow_enabled; | |
6bb04332 | 522 | bool irq_wake_enabled; |
402e4861 | 523 | |
a8c0ddb5 AN |
524 | /* |
525 | * AP-mode - links indexed by HLID. The global and broadcast links | |
526 | * are always active. | |
527 | */ | |
c7ffb902 | 528 | struct wl1271_link links[WL12XX_MAX_LINKS]; |
a8c0ddb5 | 529 | |
b622d992 AN |
530 | /* AP-mode - a bitmap of links currently in PS mode according to FW */ |
531 | u32 ap_fw_ps_map; | |
532 | ||
533 | /* AP-mode - a bitmap of links currently in PS mode in mac80211 */ | |
534 | unsigned long ap_ps_map; | |
606ea9fa IY |
535 | |
536 | /* Quirks of specific hardware revisions */ | |
537 | unsigned int quirks; | |
341b7cde IY |
538 | |
539 | /* Platform limitations */ | |
540 | unsigned int platform_quirks; | |
0f9c8250 AN |
541 | |
542 | /* number of currently active RX BA sessions */ | |
543 | int ba_rx_session_count; | |
da03209e AN |
544 | |
545 | /* AP-mode - number of currently connected stations */ | |
546 | int active_sta_count; | |
f84f7d78 AN |
547 | }; |
548 | ||
549 | struct wl1271_station { | |
550 | u8 hlid; | |
f5fc0f86 LC |
551 | }; |
552 | ||
87fbcb0f | 553 | struct wl12xx_vif { |
252efa4f | 554 | struct wl1271 *wl; |
87627214 | 555 | struct list_head list; |
536129c8 | 556 | u8 bss_type; |
fb0e707c | 557 | u8 p2p; /* we are using p2p role */ |
0603d891 | 558 | u8 role_id; |
536129c8 | 559 | |
7edebf56 EP |
560 | /* sta/ibss specific */ |
561 | u8 dev_role_id; | |
afaf8bdb | 562 | u8 dev_hlid; |
7edebf56 | 563 | |
154da67c EP |
564 | union { |
565 | struct { | |
566 | u8 hlid; | |
d0802abd | 567 | u8 ba_rx_bitmap; |
154da67c | 568 | } sta; |
a8ab39a4 EP |
569 | struct { |
570 | u8 global_hlid; | |
571 | u8 bcast_hlid; | |
c7ffb902 EP |
572 | |
573 | /* HLIDs bitmap of associated stations */ | |
574 | unsigned long sta_hlid_map[BITS_TO_LONGS( | |
575 | WL12XX_MAX_LINKS)]; | |
170d0e67 EP |
576 | |
577 | /* recoreded keys - set here before AP startup */ | |
578 | struct wl1271_ap_key *recorded_keys[MAX_NUM_KEYS]; | |
a8ab39a4 | 579 | } ap; |
154da67c EP |
580 | }; |
581 | ||
4438aca9 EP |
582 | /* the hlid of the last transmitted skb */ |
583 | int last_tx_hlid; | |
584 | ||
c7ffb902 EP |
585 | unsigned long links_map[BITS_TO_LONGS(WL12XX_MAX_LINKS)]; |
586 | ||
1fe9f161 EP |
587 | u8 ssid[IEEE80211_MAX_SSID_LEN + 1]; |
588 | u8 ssid_len; | |
589 | ||
83587505 | 590 | u32 bitrate_masks[IEEE80211_NUM_BANDS]; |
87fbcb0f | 591 | u32 basic_rate_set; |
30d0c8fd EP |
592 | |
593 | /* | |
594 | * currently configured rate set: | |
595 | * bits 0-15 - 802.11abg rates | |
596 | * bits 16-23 - 802.11n MCS index mask | |
597 | * support only 1 stream, thus only 8 bits for the MCS rates (0-7). | |
598 | */ | |
d2d66c56 | 599 | u32 basic_rate; |
30d0c8fd | 600 | u32 rate_set; |
bddb29b8 EP |
601 | |
602 | /* probe-req template for the current AP */ | |
603 | struct sk_buff *probereq; | |
6840e37a | 604 | |
6a899796 EP |
605 | /* Beaconing interval (needed for ad-hoc) */ |
606 | u32 beacon_int; | |
607 | ||
f75c753f EP |
608 | /* Default key (for WEP) */ |
609 | u32 default_key; | |
610 | ||
6840e37a EP |
611 | /* Our association ID */ |
612 | u16 aid; | |
98b86253 EP |
613 | |
614 | /* Session counter for the chipset */ | |
615 | int session_counter; | |
252efa4f | 616 | |
6ec45dc2 | 617 | struct completion *ps_compl; |
252efa4f | 618 | struct delayed_work pspoll_work; |
74ec8395 EP |
619 | |
620 | /* counter for ps-poll delivery failures */ | |
621 | int ps_poll_failures; | |
622 | ||
623 | /* retry counter for PSM entries */ | |
624 | u8 psm_entry_retry; | |
04324d99 EP |
625 | |
626 | int rssi_thold; | |
627 | int last_rssi_event; | |
d0802abd EP |
628 | |
629 | /* RX BA constraint value */ | |
630 | bool ba_support; | |
631 | bool ba_allowed; | |
48e93e40 | 632 | |
9eb599e9 EP |
633 | /* Rx Streaming */ |
634 | struct work_struct rx_streaming_enable_work; | |
635 | struct work_struct rx_streaming_disable_work; | |
636 | struct timer_list rx_streaming_timer; | |
637 | ||
48e93e40 EP |
638 | /* |
639 | * This struct must be last! | |
640 | * data that has to be saved acrossed reconfigs (e.g. recovery) | |
641 | * should be declared in this struct. | |
642 | */ | |
643 | struct { | |
644 | u8 persistent[0]; | |
645 | /* | |
646 | * Security sequence number | |
647 | * bits 0-15: lower 16 bits part of sequence number | |
648 | * bits 16-47: higher 32 bits part of sequence number | |
649 | * bits 48-63: not in use | |
650 | */ | |
651 | u64 tx_security_seq; | |
652 | ||
653 | /* 8 bits of the last sequence number in use */ | |
654 | u8 tx_security_last_seq_lsb; | |
655 | }; | |
87fbcb0f EP |
656 | }; |
657 | ||
658 | static inline struct wl12xx_vif *wl12xx_vif_to_data(struct ieee80211_vif *vif) | |
659 | { | |
660 | return (struct wl12xx_vif *)vif->drv_priv; | |
661 | } | |
662 | ||
663 | static inline | |
664 | struct ieee80211_vif *wl12xx_wlvif_to_vif(struct wl12xx_vif *wlvif) | |
665 | { | |
666 | return container_of((void *)wlvif, struct ieee80211_vif, drv_priv); | |
667 | } | |
668 | ||
87627214 EP |
669 | #define wl12xx_for_each_wlvif(wl, wlvif) \ |
670 | list_for_each_entry(wlvif, &wl->wlvif_list, list) | |
671 | ||
4b730b6a EP |
672 | #define wl12xx_for_each_wlvif_bss_type(wl, wlvif, _bss_type) \ |
673 | wl12xx_for_each_wlvif(wl, wlvif) \ | |
674 | if (wlvif->bss_type == _bss_type) | |
675 | ||
676 | #define wl12xx_for_each_wlvif_sta(wl, wlvif) \ | |
677 | wl12xx_for_each_wlvif_bss_type(wl, wlvif, BSS_TYPE_STA_BSS) | |
678 | ||
679 | #define wl12xx_for_each_wlvif_ap(wl, wlvif) \ | |
680 | wl12xx_for_each_wlvif_bss_type(wl, wlvif, BSS_TYPE_AP_BSS) | |
681 | ||
f5fc0f86 LC |
682 | int wl1271_plt_start(struct wl1271 *wl); |
683 | int wl1271_plt_stop(struct wl1271 *wl); | |
9eb599e9 | 684 | int wl1271_recalc_rx_streaming(struct wl1271 *wl, struct wl12xx_vif *wlvif); |
baacb9ae | 685 | void wl12xx_queue_recovery_work(struct wl1271 *wl); |
95dac04f | 686 | size_t wl12xx_copy_fwlog(struct wl1271 *wl, u8 *memblock, size_t maxlen); |
f5fc0f86 LC |
687 | |
688 | #define JOIN_TIMEOUT 5000 /* 5000 milliseconds to join */ | |
689 | ||
98b86253 EP |
690 | #define SESSION_COUNTER_MAX 6 /* maximum value for the session counter */ |
691 | #define SESSION_COUNTER_INVALID 7 /* used with dummy_packet */ | |
f5fc0f86 LC |
692 | |
693 | #define WL1271_DEFAULT_POWER_LEVEL 0 | |
694 | ||
787b2dc4 IY |
695 | #define WL1271_TX_QUEUE_LOW_WATERMARK 32 |
696 | #define WL1271_TX_QUEUE_HIGH_WATERMARK 256 | |
f5fc0f86 | 697 | |
a620865e IY |
698 | #define WL1271_DEFERRED_QUEUE_LIMIT 64 |
699 | ||
01ac17ec JO |
700 | /* WL1271 needs a 200ms sleep after power on, and a 20ms sleep before power |
701 | on in case is has been shut down shortly before */ | |
e8a8b252 SW |
702 | #define WL1271_PRE_POWER_ON_SLEEP 20 /* in milliseconds */ |
703 | #define WL1271_POWER_ON_SLEEP 200 /* in milliseconds */ | |
f5fc0f86 | 704 | |
e8b03a2b SL |
705 | /* Macros to handle wl1271.sta_rate_set */ |
706 | #define HW_BG_RATES_MASK 0xffff | |
707 | #define HW_HT_RATES_OFFSET 16 | |
708 | ||
606ea9fa IY |
709 | /* Quirks */ |
710 | ||
711 | /* Each RX/TX transaction requires an end-of-transaction transfer */ | |
0da13da7 | 712 | #define WL12XX_QUIRK_END_OF_TRANSACTION BIT(0) |
606ea9fa | 713 | |
0da13da7 IY |
714 | /* WL128X requires aggregated packets to be aligned to the SDIO block size */ |
715 | #define WL12XX_QUIRK_BLOCKSIZE_ALIGNMENT BIT(2) | |
e7ddf549 | 716 | |
95dac04f IY |
717 | /* Older firmwares did not implement the FW logger over bus feature */ |
718 | #define WL12XX_QUIRK_FWLOG_NOT_IMPLEMENTED BIT(4) | |
719 | ||
720 | #define WL12XX_HW_BLOCK_SIZE 256 | |
721 | ||
f5fc0f86 | 722 | #endif |