]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * File: msi.c | |
3 | * Purpose: PCI Message Signaled Interrupt (MSI) | |
4 | * | |
5 | * Copyright (C) 2003-2004 Intel | |
6 | * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com) | |
7 | */ | |
8 | ||
1ce03373 | 9 | #include <linux/err.h> |
1da177e4 LT |
10 | #include <linux/mm.h> |
11 | #include <linux/irq.h> | |
12 | #include <linux/interrupt.h> | |
13 | #include <linux/init.h> | |
1da177e4 | 14 | #include <linux/ioport.h> |
1da177e4 LT |
15 | #include <linux/pci.h> |
16 | #include <linux/proc_fs.h> | |
3b7d1921 | 17 | #include <linux/msi.h> |
4fdadebc | 18 | #include <linux/smp.h> |
1da177e4 LT |
19 | |
20 | #include <asm/errno.h> | |
21 | #include <asm/io.h> | |
1da177e4 LT |
22 | |
23 | #include "pci.h" | |
24 | #include "msi.h" | |
25 | ||
1da177e4 | 26 | static int pci_msi_enable = 1; |
1da177e4 | 27 | |
b1cbf4e4 EB |
28 | static void msi_set_enable(struct pci_dev *dev, int enable) |
29 | { | |
30 | int pos; | |
31 | u16 control; | |
32 | ||
33 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
34 | if (pos) { | |
35 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
36 | control &= ~PCI_MSI_FLAGS_ENABLE; | |
37 | if (enable) | |
38 | control |= PCI_MSI_FLAGS_ENABLE; | |
39 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); | |
40 | } | |
41 | } | |
42 | ||
43 | static void msix_set_enable(struct pci_dev *dev, int enable) | |
44 | { | |
45 | int pos; | |
46 | u16 control; | |
47 | ||
48 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
49 | if (pos) { | |
50 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); | |
51 | control &= ~PCI_MSIX_FLAGS_ENABLE; | |
52 | if (enable) | |
53 | control |= PCI_MSIX_FLAGS_ENABLE; | |
54 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
55 | } | |
56 | } | |
57 | ||
988cbb15 MW |
58 | static void msix_flush_writes(unsigned int irq) |
59 | { | |
60 | struct msi_desc *entry; | |
61 | ||
62 | entry = get_irq_msi(irq); | |
63 | BUG_ON(!entry || !entry->dev); | |
64 | switch (entry->msi_attrib.type) { | |
65 | case PCI_CAP_ID_MSI: | |
66 | /* nothing to do */ | |
67 | break; | |
68 | case PCI_CAP_ID_MSIX: | |
69 | { | |
70 | int offset = entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE + | |
71 | PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET; | |
72 | readl(entry->mask_base + offset); | |
73 | break; | |
74 | } | |
75 | default: | |
76 | BUG(); | |
77 | break; | |
78 | } | |
79 | } | |
80 | ||
1ce03373 | 81 | static void msi_set_mask_bit(unsigned int irq, int flag) |
1da177e4 LT |
82 | { |
83 | struct msi_desc *entry; | |
84 | ||
5b912c10 | 85 | entry = get_irq_msi(irq); |
277bc33b | 86 | BUG_ON(!entry || !entry->dev); |
1da177e4 LT |
87 | switch (entry->msi_attrib.type) { |
88 | case PCI_CAP_ID_MSI: | |
277bc33b | 89 | if (entry->msi_attrib.maskbit) { |
c54c1879 ST |
90 | int pos; |
91 | u32 mask_bits; | |
277bc33b EB |
92 | |
93 | pos = (long)entry->mask_base; | |
94 | pci_read_config_dword(entry->dev, pos, &mask_bits); | |
95 | mask_bits &= ~(1); | |
96 | mask_bits |= flag; | |
97 | pci_write_config_dword(entry->dev, pos, mask_bits); | |
58e0543e EB |
98 | } else { |
99 | msi_set_enable(entry->dev, !flag); | |
277bc33b | 100 | } |
1da177e4 | 101 | break; |
1da177e4 LT |
102 | case PCI_CAP_ID_MSIX: |
103 | { | |
104 | int offset = entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE + | |
105 | PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET; | |
106 | writel(flag, entry->mask_base + offset); | |
348e3fd1 | 107 | readl(entry->mask_base + offset); |
1da177e4 LT |
108 | break; |
109 | } | |
110 | default: | |
277bc33b | 111 | BUG(); |
1da177e4 LT |
112 | break; |
113 | } | |
392ee1e6 | 114 | entry->msi_attrib.masked = !!flag; |
1da177e4 LT |
115 | } |
116 | ||
3b7d1921 | 117 | void read_msi_msg(unsigned int irq, struct msi_msg *msg) |
1da177e4 | 118 | { |
5b912c10 | 119 | struct msi_desc *entry = get_irq_msi(irq); |
0366f8f7 EB |
120 | switch(entry->msi_attrib.type) { |
121 | case PCI_CAP_ID_MSI: | |
122 | { | |
123 | struct pci_dev *dev = entry->dev; | |
124 | int pos = entry->msi_attrib.pos; | |
125 | u16 data; | |
126 | ||
127 | pci_read_config_dword(dev, msi_lower_address_reg(pos), | |
128 | &msg->address_lo); | |
129 | if (entry->msi_attrib.is_64) { | |
130 | pci_read_config_dword(dev, msi_upper_address_reg(pos), | |
131 | &msg->address_hi); | |
132 | pci_read_config_word(dev, msi_data_reg(pos, 1), &data); | |
133 | } else { | |
134 | msg->address_hi = 0; | |
135 | pci_read_config_word(dev, msi_data_reg(pos, 1), &data); | |
136 | } | |
137 | msg->data = data; | |
138 | break; | |
139 | } | |
140 | case PCI_CAP_ID_MSIX: | |
141 | { | |
142 | void __iomem *base; | |
143 | base = entry->mask_base + | |
144 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
145 | ||
146 | msg->address_lo = readl(base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET); | |
147 | msg->address_hi = readl(base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET); | |
148 | msg->data = readl(base + PCI_MSIX_ENTRY_DATA_OFFSET); | |
149 | break; | |
150 | } | |
151 | default: | |
152 | BUG(); | |
153 | } | |
154 | } | |
1da177e4 | 155 | |
3b7d1921 | 156 | void write_msi_msg(unsigned int irq, struct msi_msg *msg) |
0366f8f7 | 157 | { |
5b912c10 | 158 | struct msi_desc *entry = get_irq_msi(irq); |
1da177e4 LT |
159 | switch (entry->msi_attrib.type) { |
160 | case PCI_CAP_ID_MSI: | |
161 | { | |
0366f8f7 EB |
162 | struct pci_dev *dev = entry->dev; |
163 | int pos = entry->msi_attrib.pos; | |
164 | ||
165 | pci_write_config_dword(dev, msi_lower_address_reg(pos), | |
166 | msg->address_lo); | |
167 | if (entry->msi_attrib.is_64) { | |
168 | pci_write_config_dword(dev, msi_upper_address_reg(pos), | |
169 | msg->address_hi); | |
170 | pci_write_config_word(dev, msi_data_reg(pos, 1), | |
171 | msg->data); | |
172 | } else { | |
173 | pci_write_config_word(dev, msi_data_reg(pos, 0), | |
174 | msg->data); | |
175 | } | |
1da177e4 LT |
176 | break; |
177 | } | |
178 | case PCI_CAP_ID_MSIX: | |
179 | { | |
0366f8f7 EB |
180 | void __iomem *base; |
181 | base = entry->mask_base + | |
182 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
183 | ||
184 | writel(msg->address_lo, | |
185 | base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET); | |
186 | writel(msg->address_hi, | |
187 | base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET); | |
188 | writel(msg->data, base + PCI_MSIX_ENTRY_DATA_OFFSET); | |
1da177e4 LT |
189 | break; |
190 | } | |
191 | default: | |
0366f8f7 | 192 | BUG(); |
1da177e4 | 193 | } |
392ee1e6 | 194 | entry->msg = *msg; |
1da177e4 | 195 | } |
0366f8f7 | 196 | |
3b7d1921 | 197 | void mask_msi_irq(unsigned int irq) |
1da177e4 | 198 | { |
1ce03373 | 199 | msi_set_mask_bit(irq, 1); |
988cbb15 | 200 | msix_flush_writes(irq); |
1da177e4 LT |
201 | } |
202 | ||
3b7d1921 | 203 | void unmask_msi_irq(unsigned int irq) |
1da177e4 | 204 | { |
1ce03373 | 205 | msi_set_mask_bit(irq, 0); |
988cbb15 | 206 | msix_flush_writes(irq); |
1da177e4 LT |
207 | } |
208 | ||
032de8e2 | 209 | static int msi_free_irqs(struct pci_dev* dev); |
c54c1879 | 210 | |
1da177e4 | 211 | |
1da177e4 LT |
212 | static struct msi_desc* alloc_msi_entry(void) |
213 | { | |
214 | struct msi_desc *entry; | |
215 | ||
3e916c05 | 216 | entry = kzalloc(sizeof(struct msi_desc), GFP_KERNEL); |
1da177e4 LT |
217 | if (!entry) |
218 | return NULL; | |
219 | ||
4aa9bc95 ME |
220 | INIT_LIST_HEAD(&entry->list); |
221 | entry->irq = 0; | |
1da177e4 LT |
222 | entry->dev = NULL; |
223 | ||
224 | return entry; | |
225 | } | |
226 | ||
41017f0c | 227 | #ifdef CONFIG_PM |
8fed4b65 | 228 | static void __pci_restore_msi_state(struct pci_dev *dev) |
41017f0c | 229 | { |
392ee1e6 | 230 | int pos; |
41017f0c | 231 | u16 control; |
392ee1e6 | 232 | struct msi_desc *entry; |
41017f0c | 233 | |
b1cbf4e4 EB |
234 | if (!dev->msi_enabled) |
235 | return; | |
236 | ||
392ee1e6 EB |
237 | entry = get_irq_msi(dev->irq); |
238 | pos = entry->msi_attrib.pos; | |
41017f0c | 239 | |
b1cbf4e4 | 240 | pci_intx(dev, 0); /* disable intx */ |
b1cbf4e4 | 241 | msi_set_enable(dev, 0); |
392ee1e6 EB |
242 | write_msi_msg(dev->irq, &entry->msg); |
243 | if (entry->msi_attrib.maskbit) | |
244 | msi_set_mask_bit(dev->irq, entry->msi_attrib.masked); | |
245 | ||
246 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
247 | control &= ~(PCI_MSI_FLAGS_QSIZE | PCI_MSI_FLAGS_ENABLE); | |
248 | if (entry->msi_attrib.maskbit || !entry->msi_attrib.masked) | |
249 | control |= PCI_MSI_FLAGS_ENABLE; | |
41017f0c | 250 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); |
8fed4b65 ME |
251 | } |
252 | ||
253 | static void __pci_restore_msix_state(struct pci_dev *dev) | |
41017f0c | 254 | { |
41017f0c | 255 | int pos; |
41017f0c | 256 | struct msi_desc *entry; |
392ee1e6 | 257 | u16 control; |
41017f0c | 258 | |
ded86d8d EB |
259 | if (!dev->msix_enabled) |
260 | return; | |
261 | ||
41017f0c | 262 | /* route the table */ |
b1cbf4e4 EB |
263 | pci_intx(dev, 0); /* disable intx */ |
264 | msix_set_enable(dev, 0); | |
41017f0c | 265 | |
4aa9bc95 ME |
266 | list_for_each_entry(entry, &dev->msi_list, list) { |
267 | write_msi_msg(entry->irq, &entry->msg); | |
268 | msi_set_mask_bit(entry->irq, entry->msi_attrib.masked); | |
41017f0c | 269 | } |
41017f0c | 270 | |
314e77b3 ME |
271 | BUG_ON(list_empty(&dev->msi_list)); |
272 | entry = list_entry(dev->msi_list.next, struct msi_desc, list); | |
4aa9bc95 | 273 | pos = entry->msi_attrib.pos; |
392ee1e6 EB |
274 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); |
275 | control &= ~PCI_MSIX_FLAGS_MASKALL; | |
276 | control |= PCI_MSIX_FLAGS_ENABLE; | |
277 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
41017f0c | 278 | } |
8fed4b65 ME |
279 | |
280 | void pci_restore_msi_state(struct pci_dev *dev) | |
281 | { | |
282 | __pci_restore_msi_state(dev); | |
283 | __pci_restore_msix_state(dev); | |
284 | } | |
c54c1879 | 285 | #endif /* CONFIG_PM */ |
41017f0c | 286 | |
1da177e4 LT |
287 | /** |
288 | * msi_capability_init - configure device's MSI capability structure | |
289 | * @dev: pointer to the pci_dev data structure of MSI device function | |
290 | * | |
eaae4b3a | 291 | * Setup the MSI capability structure of device function with a single |
1ce03373 | 292 | * MSI irq, regardless of device function is capable of handling |
1da177e4 | 293 | * multiple messages. A return of zero indicates the successful setup |
1ce03373 | 294 | * of an entry zero with the new MSI irq or non-zero for otherwise. |
1da177e4 LT |
295 | **/ |
296 | static int msi_capability_init(struct pci_dev *dev) | |
297 | { | |
298 | struct msi_desc *entry; | |
7fe3730d | 299 | int pos, ret; |
1da177e4 LT |
300 | u16 control; |
301 | ||
b1cbf4e4 EB |
302 | msi_set_enable(dev, 0); /* Ensure msi is disabled as I set it up */ |
303 | ||
1da177e4 LT |
304 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); |
305 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
306 | /* MSI Entry Initialization */ | |
f7feaca7 EB |
307 | entry = alloc_msi_entry(); |
308 | if (!entry) | |
309 | return -ENOMEM; | |
1ce03373 | 310 | |
1da177e4 | 311 | entry->msi_attrib.type = PCI_CAP_ID_MSI; |
0366f8f7 | 312 | entry->msi_attrib.is_64 = is_64bit_address(control); |
1da177e4 LT |
313 | entry->msi_attrib.entry_nr = 0; |
314 | entry->msi_attrib.maskbit = is_mask_bit_support(control); | |
392ee1e6 | 315 | entry->msi_attrib.masked = 1; |
1ce03373 | 316 | entry->msi_attrib.default_irq = dev->irq; /* Save IOAPIC IRQ */ |
0366f8f7 | 317 | entry->msi_attrib.pos = pos; |
1da177e4 LT |
318 | if (is_mask_bit_support(control)) { |
319 | entry->mask_base = (void __iomem *)(long)msi_mask_bits_reg(pos, | |
320 | is_64bit_address(control)); | |
321 | } | |
3b7d1921 EB |
322 | entry->dev = dev; |
323 | if (entry->msi_attrib.maskbit) { | |
324 | unsigned int maskbits, temp; | |
325 | /* All MSIs are unmasked by default, Mask them all */ | |
326 | pci_read_config_dword(dev, | |
327 | msi_mask_bits_reg(pos, is_64bit_address(control)), | |
328 | &maskbits); | |
329 | temp = (1 << multi_msi_capable(control)); | |
330 | temp = ((temp - 1) & ~temp); | |
331 | maskbits |= temp; | |
332 | pci_write_config_dword(dev, | |
333 | msi_mask_bits_reg(pos, is_64bit_address(control)), | |
334 | maskbits); | |
335 | } | |
9c831334 ME |
336 | list_add(&entry->list, &dev->msi_list); |
337 | ||
1da177e4 | 338 | /* Configure MSI capability structure */ |
9c831334 | 339 | ret = arch_setup_msi_irqs(dev, 1, PCI_CAP_ID_MSI); |
7fe3730d | 340 | if (ret) { |
032de8e2 | 341 | msi_free_irqs(dev); |
7fe3730d | 342 | return ret; |
fd58e55f | 343 | } |
f7feaca7 | 344 | |
1da177e4 | 345 | /* Set MSI enabled bits */ |
b1cbf4e4 EB |
346 | pci_intx(dev, 0); /* disable intx */ |
347 | msi_set_enable(dev, 1); | |
348 | dev->msi_enabled = 1; | |
1da177e4 | 349 | |
7fe3730d | 350 | dev->irq = entry->irq; |
1da177e4 LT |
351 | return 0; |
352 | } | |
353 | ||
354 | /** | |
355 | * msix_capability_init - configure device's MSI-X capability | |
356 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
8f7020d3 RD |
357 | * @entries: pointer to an array of struct msix_entry entries |
358 | * @nvec: number of @entries | |
1da177e4 | 359 | * |
eaae4b3a | 360 | * Setup the MSI-X capability structure of device function with a |
1ce03373 EB |
361 | * single MSI-X irq. A return of zero indicates the successful setup of |
362 | * requested MSI-X entries with allocated irqs or non-zero for otherwise. | |
1da177e4 LT |
363 | **/ |
364 | static int msix_capability_init(struct pci_dev *dev, | |
365 | struct msix_entry *entries, int nvec) | |
366 | { | |
4aa9bc95 | 367 | struct msi_desc *entry; |
9c831334 | 368 | int pos, i, j, nr_entries, ret; |
a0454b40 GG |
369 | unsigned long phys_addr; |
370 | u32 table_offset; | |
1da177e4 LT |
371 | u16 control; |
372 | u8 bir; | |
373 | void __iomem *base; | |
374 | ||
b1cbf4e4 EB |
375 | msix_set_enable(dev, 0);/* Ensure msix is disabled as I set it up */ |
376 | ||
1da177e4 LT |
377 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); |
378 | /* Request & Map MSI-X table region */ | |
379 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
380 | nr_entries = multi_msix_capable(control); | |
a0454b40 GG |
381 | |
382 | pci_read_config_dword(dev, msix_table_offset_reg(pos), &table_offset); | |
1da177e4 | 383 | bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK); |
a0454b40 GG |
384 | table_offset &= ~PCI_MSIX_FLAGS_BIRMASK; |
385 | phys_addr = pci_resource_start (dev, bir) + table_offset; | |
1da177e4 LT |
386 | base = ioremap_nocache(phys_addr, nr_entries * PCI_MSIX_ENTRY_SIZE); |
387 | if (base == NULL) | |
388 | return -ENOMEM; | |
389 | ||
390 | /* MSI-X Table Initialization */ | |
391 | for (i = 0; i < nvec; i++) { | |
f7feaca7 EB |
392 | entry = alloc_msi_entry(); |
393 | if (!entry) | |
1da177e4 | 394 | break; |
1da177e4 LT |
395 | |
396 | j = entries[i].entry; | |
1da177e4 | 397 | entry->msi_attrib.type = PCI_CAP_ID_MSIX; |
0366f8f7 | 398 | entry->msi_attrib.is_64 = 1; |
1da177e4 LT |
399 | entry->msi_attrib.entry_nr = j; |
400 | entry->msi_attrib.maskbit = 1; | |
392ee1e6 | 401 | entry->msi_attrib.masked = 1; |
1ce03373 | 402 | entry->msi_attrib.default_irq = dev->irq; |
0366f8f7 | 403 | entry->msi_attrib.pos = pos; |
1da177e4 LT |
404 | entry->dev = dev; |
405 | entry->mask_base = base; | |
f7feaca7 | 406 | |
4aa9bc95 | 407 | list_add(&entry->list, &dev->msi_list); |
1da177e4 | 408 | } |
9c831334 ME |
409 | |
410 | ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); | |
411 | if (ret) { | |
412 | int avail = 0; | |
413 | list_for_each_entry(entry, &dev->msi_list, list) { | |
414 | if (entry->irq != 0) { | |
415 | avail++; | |
9c831334 | 416 | } |
1da177e4 | 417 | } |
9c831334 | 418 | |
032de8e2 ME |
419 | msi_free_irqs(dev); |
420 | ||
92db6d10 EB |
421 | /* If we had some success report the number of irqs |
422 | * we succeeded in setting up. | |
423 | */ | |
9c831334 ME |
424 | if (avail == 0) |
425 | avail = ret; | |
92db6d10 | 426 | return avail; |
1da177e4 | 427 | } |
9c831334 ME |
428 | |
429 | i = 0; | |
430 | list_for_each_entry(entry, &dev->msi_list, list) { | |
431 | entries[i].vector = entry->irq; | |
432 | set_irq_msi(entry->irq, entry); | |
433 | i++; | |
434 | } | |
1da177e4 | 435 | /* Set MSI-X enabled bits */ |
b1cbf4e4 EB |
436 | pci_intx(dev, 0); /* disable intx */ |
437 | msix_set_enable(dev, 1); | |
438 | dev->msix_enabled = 1; | |
1da177e4 LT |
439 | |
440 | return 0; | |
441 | } | |
442 | ||
24334a12 | 443 | /** |
17bbc12a | 444 | * pci_msi_check_device - check whether MSI may be enabled on a device |
24334a12 | 445 | * @dev: pointer to the pci_dev data structure of MSI device function |
c9953a73 | 446 | * @nvec: how many MSIs have been requested ? |
b1e2303d | 447 | * @type: are we checking for MSI or MSI-X ? |
24334a12 | 448 | * |
0306ebfa | 449 | * Look at global flags, the device itself, and its parent busses |
17bbc12a ME |
450 | * to determine if MSI/-X are supported for the device. If MSI/-X is |
451 | * supported return 0, else return an error code. | |
24334a12 | 452 | **/ |
c9953a73 | 453 | static int pci_msi_check_device(struct pci_dev* dev, int nvec, int type) |
24334a12 BG |
454 | { |
455 | struct pci_bus *bus; | |
c9953a73 | 456 | int ret; |
24334a12 | 457 | |
0306ebfa | 458 | /* MSI must be globally enabled and supported by the device */ |
24334a12 BG |
459 | if (!pci_msi_enable || !dev || dev->no_msi) |
460 | return -EINVAL; | |
461 | ||
314e77b3 ME |
462 | /* |
463 | * You can't ask to have 0 or less MSIs configured. | |
464 | * a) it's stupid .. | |
465 | * b) the list manipulation code assumes nvec >= 1. | |
466 | */ | |
467 | if (nvec < 1) | |
468 | return -ERANGE; | |
469 | ||
0306ebfa BG |
470 | /* Any bridge which does NOT route MSI transactions from it's |
471 | * secondary bus to it's primary bus must set NO_MSI flag on | |
472 | * the secondary pci_bus. | |
473 | * We expect only arch-specific PCI host bus controller driver | |
474 | * or quirks for specific PCI bridges to be setting NO_MSI. | |
475 | */ | |
24334a12 BG |
476 | for (bus = dev->bus; bus; bus = bus->parent) |
477 | if (bus->bus_flags & PCI_BUS_FLAGS_NO_MSI) | |
478 | return -EINVAL; | |
479 | ||
c9953a73 ME |
480 | ret = arch_msi_check_device(dev, nvec, type); |
481 | if (ret) | |
482 | return ret; | |
483 | ||
b1e2303d ME |
484 | if (!pci_find_capability(dev, type)) |
485 | return -EINVAL; | |
486 | ||
24334a12 BG |
487 | return 0; |
488 | } | |
489 | ||
1da177e4 LT |
490 | /** |
491 | * pci_enable_msi - configure device's MSI capability structure | |
492 | * @dev: pointer to the pci_dev data structure of MSI device function | |
493 | * | |
494 | * Setup the MSI capability structure of device function with | |
1ce03373 | 495 | * a single MSI irq upon its software driver call to request for |
1da177e4 LT |
496 | * MSI mode enabled on its hardware device function. A return of zero |
497 | * indicates the successful setup of an entry zero with the new MSI | |
1ce03373 | 498 | * irq or non-zero for otherwise. |
1da177e4 LT |
499 | **/ |
500 | int pci_enable_msi(struct pci_dev* dev) | |
501 | { | |
b1e2303d | 502 | int status; |
1da177e4 | 503 | |
c9953a73 ME |
504 | status = pci_msi_check_device(dev, 1, PCI_CAP_ID_MSI); |
505 | if (status) | |
506 | return status; | |
1da177e4 | 507 | |
ded86d8d | 508 | WARN_ON(!!dev->msi_enabled); |
1da177e4 | 509 | |
1ce03373 | 510 | /* Check whether driver already requested for MSI-X irqs */ |
b1cbf4e4 EB |
511 | if (dev->msix_enabled) { |
512 | printk(KERN_INFO "PCI: %s: Can't enable MSI. " | |
513 | "Device already has MSI-X enabled\n", | |
514 | pci_name(dev)); | |
515 | return -EINVAL; | |
1da177e4 LT |
516 | } |
517 | status = msi_capability_init(dev); | |
1da177e4 LT |
518 | return status; |
519 | } | |
4cc086fa | 520 | EXPORT_SYMBOL(pci_enable_msi); |
1da177e4 LT |
521 | |
522 | void pci_disable_msi(struct pci_dev* dev) | |
523 | { | |
524 | struct msi_desc *entry; | |
b1cbf4e4 | 525 | int default_irq; |
1da177e4 | 526 | |
128bc5fc | 527 | if (!pci_msi_enable || !dev || !dev->msi_enabled) |
ded86d8d EB |
528 | return; |
529 | ||
b1cbf4e4 EB |
530 | msi_set_enable(dev, 0); |
531 | pci_intx(dev, 1); /* enable intx */ | |
532 | dev->msi_enabled = 0; | |
7bd007e4 | 533 | |
314e77b3 ME |
534 | BUG_ON(list_empty(&dev->msi_list)); |
535 | entry = list_entry(dev->msi_list.next, struct msi_desc, list); | |
536 | if (!entry->dev || entry->msi_attrib.type != PCI_CAP_ID_MSI) { | |
1da177e4 LT |
537 | return; |
538 | } | |
e387b9ee | 539 | |
e387b9ee | 540 | default_irq = entry->msi_attrib.default_irq; |
032de8e2 | 541 | msi_free_irqs(dev); |
e387b9ee ME |
542 | |
543 | /* Restore dev->irq to its default pin-assertion irq */ | |
544 | dev->irq = default_irq; | |
1da177e4 | 545 | } |
4cc086fa | 546 | EXPORT_SYMBOL(pci_disable_msi); |
1da177e4 | 547 | |
032de8e2 | 548 | static int msi_free_irqs(struct pci_dev* dev) |
1da177e4 | 549 | { |
032de8e2 | 550 | struct msi_desc *entry, *tmp; |
7ede9c1f | 551 | |
b3b7cc7b DM |
552 | list_for_each_entry(entry, &dev->msi_list, list) { |
553 | if (entry->irq) | |
554 | BUG_ON(irq_has_action(entry->irq)); | |
555 | } | |
1da177e4 | 556 | |
032de8e2 | 557 | arch_teardown_msi_irqs(dev); |
1da177e4 | 558 | |
032de8e2 ME |
559 | list_for_each_entry_safe(entry, tmp, &dev->msi_list, list) { |
560 | if (entry->msi_attrib.type == PCI_CAP_ID_MSIX) { | |
561 | if (list_is_last(&entry->list, &dev->msi_list)) | |
562 | iounmap(entry->mask_base); | |
1da177e4 | 563 | |
032de8e2 ME |
564 | writel(1, entry->mask_base + entry->msi_attrib.entry_nr |
565 | * PCI_MSIX_ENTRY_SIZE | |
566 | + PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET); | |
567 | } | |
568 | list_del(&entry->list); | |
569 | kfree(entry); | |
1da177e4 LT |
570 | } |
571 | ||
572 | return 0; | |
573 | } | |
574 | ||
1da177e4 LT |
575 | /** |
576 | * pci_enable_msix - configure device's MSI-X capability structure | |
577 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
70549ad9 | 578 | * @entries: pointer to an array of MSI-X entries |
1ce03373 | 579 | * @nvec: number of MSI-X irqs requested for allocation by device driver |
1da177e4 LT |
580 | * |
581 | * Setup the MSI-X capability structure of device function with the number | |
1ce03373 | 582 | * of requested irqs upon its software driver call to request for |
1da177e4 LT |
583 | * MSI-X mode enabled on its hardware device function. A return of zero |
584 | * indicates the successful configuration of MSI-X capability structure | |
1ce03373 | 585 | * with new allocated MSI-X irqs. A return of < 0 indicates a failure. |
1da177e4 | 586 | * Or a return of > 0 indicates that driver request is exceeding the number |
1ce03373 | 587 | * of irqs available. Driver should use the returned value to re-send |
1da177e4 LT |
588 | * its request. |
589 | **/ | |
590 | int pci_enable_msix(struct pci_dev* dev, struct msix_entry *entries, int nvec) | |
591 | { | |
92db6d10 | 592 | int status, pos, nr_entries; |
ded86d8d | 593 | int i, j; |
1da177e4 | 594 | u16 control; |
1da177e4 | 595 | |
c9953a73 | 596 | if (!entries) |
1da177e4 LT |
597 | return -EINVAL; |
598 | ||
c9953a73 ME |
599 | status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSIX); |
600 | if (status) | |
601 | return status; | |
602 | ||
b64c05e7 | 603 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); |
1da177e4 | 604 | pci_read_config_word(dev, msi_control_reg(pos), &control); |
1da177e4 LT |
605 | nr_entries = multi_msix_capable(control); |
606 | if (nvec > nr_entries) | |
607 | return -EINVAL; | |
608 | ||
609 | /* Check for any invalid entries */ | |
610 | for (i = 0; i < nvec; i++) { | |
611 | if (entries[i].entry >= nr_entries) | |
612 | return -EINVAL; /* invalid entry */ | |
613 | for (j = i + 1; j < nvec; j++) { | |
614 | if (entries[i].entry == entries[j].entry) | |
615 | return -EINVAL; /* duplicate entry */ | |
616 | } | |
617 | } | |
ded86d8d | 618 | WARN_ON(!!dev->msix_enabled); |
7bd007e4 | 619 | |
1ce03373 | 620 | /* Check whether driver already requested for MSI irq */ |
b1cbf4e4 | 621 | if (dev->msi_enabled) { |
1da177e4 | 622 | printk(KERN_INFO "PCI: %s: Can't enable MSI-X. " |
1ce03373 | 623 | "Device already has an MSI irq assigned\n", |
1da177e4 | 624 | pci_name(dev)); |
1da177e4 LT |
625 | return -EINVAL; |
626 | } | |
1da177e4 | 627 | status = msix_capability_init(dev, entries, nvec); |
1da177e4 LT |
628 | return status; |
629 | } | |
4cc086fa | 630 | EXPORT_SYMBOL(pci_enable_msix); |
1da177e4 | 631 | |
fc4afc7b | 632 | static void msix_free_all_irqs(struct pci_dev *dev) |
1da177e4 | 633 | { |
032de8e2 | 634 | msi_free_irqs(dev); |
fc4afc7b ME |
635 | } |
636 | ||
637 | void pci_disable_msix(struct pci_dev* dev) | |
638 | { | |
128bc5fc | 639 | if (!pci_msi_enable || !dev || !dev->msix_enabled) |
ded86d8d EB |
640 | return; |
641 | ||
b1cbf4e4 EB |
642 | msix_set_enable(dev, 0); |
643 | pci_intx(dev, 1); /* enable intx */ | |
644 | dev->msix_enabled = 0; | |
7bd007e4 | 645 | |
fc4afc7b | 646 | msix_free_all_irqs(dev); |
1da177e4 | 647 | } |
4cc086fa | 648 | EXPORT_SYMBOL(pci_disable_msix); |
1da177e4 LT |
649 | |
650 | /** | |
1ce03373 | 651 | * msi_remove_pci_irq_vectors - reclaim MSI(X) irqs to unused state |
1da177e4 LT |
652 | * @dev: pointer to the pci_dev data structure of MSI(X) device function |
653 | * | |
eaae4b3a | 654 | * Being called during hotplug remove, from which the device function |
1ce03373 | 655 | * is hot-removed. All previous assigned MSI/MSI-X irqs, if |
1da177e4 LT |
656 | * allocated for this device function, are reclaimed to unused state, |
657 | * which may be used later on. | |
658 | **/ | |
659 | void msi_remove_pci_irq_vectors(struct pci_dev* dev) | |
660 | { | |
1da177e4 LT |
661 | if (!pci_msi_enable || !dev) |
662 | return; | |
663 | ||
032de8e2 ME |
664 | if (dev->msi_enabled) |
665 | msi_free_irqs(dev); | |
1da177e4 | 666 | |
fc4afc7b ME |
667 | if (dev->msix_enabled) |
668 | msix_free_all_irqs(dev); | |
1da177e4 LT |
669 | } |
670 | ||
309e57df MW |
671 | void pci_no_msi(void) |
672 | { | |
673 | pci_msi_enable = 0; | |
674 | } | |
c9953a73 | 675 | |
4aa9bc95 ME |
676 | void pci_msi_init_pci_dev(struct pci_dev *dev) |
677 | { | |
678 | INIT_LIST_HEAD(&dev->msi_list); | |
679 | } | |
680 | ||
c9953a73 ME |
681 | |
682 | /* Arch hooks */ | |
683 | ||
684 | int __attribute__ ((weak)) | |
685 | arch_msi_check_device(struct pci_dev* dev, int nvec, int type) | |
686 | { | |
687 | return 0; | |
688 | } | |
689 | ||
9c831334 ME |
690 | int __attribute__ ((weak)) |
691 | arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *entry) | |
692 | { | |
693 | return 0; | |
694 | } | |
695 | ||
696 | int __attribute__ ((weak)) | |
697 | arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) | |
698 | { | |
699 | struct msi_desc *entry; | |
700 | int ret; | |
701 | ||
702 | list_for_each_entry(entry, &dev->msi_list, list) { | |
703 | ret = arch_setup_msi_irq(dev, entry); | |
704 | if (ret) | |
705 | return ret; | |
706 | } | |
707 | ||
708 | return 0; | |
709 | } | |
032de8e2 ME |
710 | |
711 | void __attribute__ ((weak)) arch_teardown_msi_irq(unsigned int irq) | |
712 | { | |
713 | return; | |
714 | } | |
715 | ||
716 | void __attribute__ ((weak)) | |
717 | arch_teardown_msi_irqs(struct pci_dev *dev) | |
718 | { | |
719 | struct msi_desc *entry; | |
720 | ||
721 | list_for_each_entry(entry, &dev->msi_list, list) { | |
722 | if (entry->irq != 0) | |
723 | arch_teardown_msi_irq(entry->irq); | |
724 | } | |
725 | } |