]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * File: msi.c | |
3 | * Purpose: PCI Message Signaled Interrupt (MSI) | |
4 | * | |
5 | * Copyright (C) 2003-2004 Intel | |
6 | * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com) | |
7 | */ | |
8 | ||
1ce03373 | 9 | #include <linux/err.h> |
1da177e4 LT |
10 | #include <linux/mm.h> |
11 | #include <linux/irq.h> | |
12 | #include <linux/interrupt.h> | |
13 | #include <linux/init.h> | |
1da177e4 | 14 | #include <linux/ioport.h> |
1da177e4 LT |
15 | #include <linux/pci.h> |
16 | #include <linux/proc_fs.h> | |
3b7d1921 | 17 | #include <linux/msi.h> |
4fdadebc | 18 | #include <linux/smp.h> |
1da177e4 LT |
19 | |
20 | #include <asm/errno.h> | |
21 | #include <asm/io.h> | |
1da177e4 LT |
22 | |
23 | #include "pci.h" | |
24 | #include "msi.h" | |
25 | ||
1da177e4 | 26 | static int pci_msi_enable = 1; |
1da177e4 | 27 | |
6a9e7f20 AB |
28 | /* Arch hooks */ |
29 | ||
11df1f05 ME |
30 | #ifndef arch_msi_check_device |
31 | int arch_msi_check_device(struct pci_dev *dev, int nvec, int type) | |
6a9e7f20 AB |
32 | { |
33 | return 0; | |
34 | } | |
11df1f05 | 35 | #endif |
6a9e7f20 | 36 | |
11df1f05 ME |
37 | #ifndef arch_setup_msi_irqs |
38 | int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) | |
6a9e7f20 AB |
39 | { |
40 | struct msi_desc *entry; | |
41 | int ret; | |
42 | ||
1c8d7b0a MW |
43 | /* |
44 | * If an architecture wants to support multiple MSI, it needs to | |
45 | * override arch_setup_msi_irqs() | |
46 | */ | |
47 | if (type == PCI_CAP_ID_MSI && nvec > 1) | |
48 | return 1; | |
49 | ||
6a9e7f20 AB |
50 | list_for_each_entry(entry, &dev->msi_list, list) { |
51 | ret = arch_setup_msi_irq(dev, entry); | |
b5fbf533 | 52 | if (ret < 0) |
6a9e7f20 | 53 | return ret; |
b5fbf533 ME |
54 | if (ret > 0) |
55 | return -ENOSPC; | |
6a9e7f20 AB |
56 | } |
57 | ||
58 | return 0; | |
59 | } | |
11df1f05 | 60 | #endif |
6a9e7f20 | 61 | |
11df1f05 ME |
62 | #ifndef arch_teardown_msi_irqs |
63 | void arch_teardown_msi_irqs(struct pci_dev *dev) | |
6a9e7f20 AB |
64 | { |
65 | struct msi_desc *entry; | |
66 | ||
67 | list_for_each_entry(entry, &dev->msi_list, list) { | |
1c8d7b0a MW |
68 | int i, nvec; |
69 | if (entry->irq == 0) | |
70 | continue; | |
71 | nvec = 1 << entry->msi_attrib.multiple; | |
72 | for (i = 0; i < nvec; i++) | |
73 | arch_teardown_msi_irq(entry->irq + i); | |
6a9e7f20 AB |
74 | } |
75 | } | |
11df1f05 | 76 | #endif |
6a9e7f20 | 77 | |
110828c9 | 78 | static void msi_set_enable(struct pci_dev *dev, int pos, int enable) |
b1cbf4e4 | 79 | { |
b1cbf4e4 EB |
80 | u16 control; |
81 | ||
110828c9 | 82 | BUG_ON(!pos); |
b1cbf4e4 | 83 | |
110828c9 MW |
84 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); |
85 | control &= ~PCI_MSI_FLAGS_ENABLE; | |
86 | if (enable) | |
87 | control |= PCI_MSI_FLAGS_ENABLE; | |
88 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); | |
5ca5c02f HS |
89 | } |
90 | ||
b1cbf4e4 EB |
91 | static void msix_set_enable(struct pci_dev *dev, int enable) |
92 | { | |
93 | int pos; | |
94 | u16 control; | |
95 | ||
96 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
97 | if (pos) { | |
98 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); | |
99 | control &= ~PCI_MSIX_FLAGS_ENABLE; | |
100 | if (enable) | |
101 | control |= PCI_MSIX_FLAGS_ENABLE; | |
102 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
103 | } | |
104 | } | |
105 | ||
bffac3c5 MW |
106 | static inline __attribute_const__ u32 msi_mask(unsigned x) |
107 | { | |
0b49ec37 MW |
108 | /* Don't shift by >= width of type */ |
109 | if (x >= 5) | |
110 | return 0xffffffff; | |
111 | return (1 << (1 << x)) - 1; | |
bffac3c5 MW |
112 | } |
113 | ||
f2440d9a | 114 | static inline __attribute_const__ u32 msi_capable_mask(u16 control) |
988cbb15 | 115 | { |
f2440d9a MW |
116 | return msi_mask((control >> 1) & 7); |
117 | } | |
988cbb15 | 118 | |
f2440d9a MW |
119 | static inline __attribute_const__ u32 msi_enabled_mask(u16 control) |
120 | { | |
121 | return msi_mask((control >> 4) & 7); | |
988cbb15 MW |
122 | } |
123 | ||
ce6fce42 MW |
124 | /* |
125 | * PCI 2.3 does not specify mask bits for each MSI interrupt. Attempting to | |
126 | * mask all MSI interrupts by clearing the MSI enable bit does not work | |
127 | * reliably as devices without an INTx disable bit will then generate a | |
128 | * level IRQ which will never be cleared. | |
ce6fce42 | 129 | */ |
12abb8ba | 130 | static u32 __msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag) |
1da177e4 | 131 | { |
f2440d9a | 132 | u32 mask_bits = desc->masked; |
1da177e4 | 133 | |
f2440d9a | 134 | if (!desc->msi_attrib.maskbit) |
12abb8ba | 135 | return 0; |
f2440d9a MW |
136 | |
137 | mask_bits &= ~mask; | |
138 | mask_bits |= flag; | |
139 | pci_write_config_dword(desc->dev, desc->mask_pos, mask_bits); | |
12abb8ba HS |
140 | |
141 | return mask_bits; | |
142 | } | |
143 | ||
144 | static void msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag) | |
145 | { | |
146 | desc->masked = __msi_mask_irq(desc, mask, flag); | |
f2440d9a MW |
147 | } |
148 | ||
149 | /* | |
150 | * This internal function does not flush PCI writes to the device. | |
151 | * All users must ensure that they read from the device before either | |
152 | * assuming that the device state is up to date, or returning out of this | |
153 | * file. This saves a few milliseconds when initialising devices with lots | |
154 | * of MSI-X interrupts. | |
155 | */ | |
12abb8ba | 156 | static u32 __msix_mask_irq(struct msi_desc *desc, u32 flag) |
f2440d9a MW |
157 | { |
158 | u32 mask_bits = desc->masked; | |
159 | unsigned offset = desc->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE + | |
2c21fd4b | 160 | PCI_MSIX_ENTRY_VECTOR_CTRL; |
f2440d9a MW |
161 | mask_bits &= ~1; |
162 | mask_bits |= flag; | |
163 | writel(mask_bits, desc->mask_base + offset); | |
12abb8ba HS |
164 | |
165 | return mask_bits; | |
166 | } | |
167 | ||
168 | static void msix_mask_irq(struct msi_desc *desc, u32 flag) | |
169 | { | |
170 | desc->masked = __msix_mask_irq(desc, flag); | |
f2440d9a | 171 | } |
24d27553 | 172 | |
f2440d9a MW |
173 | static void msi_set_mask_bit(unsigned irq, u32 flag) |
174 | { | |
175 | struct msi_desc *desc = get_irq_msi(irq); | |
24d27553 | 176 | |
f2440d9a MW |
177 | if (desc->msi_attrib.is_msix) { |
178 | msix_mask_irq(desc, flag); | |
179 | readl(desc->mask_base); /* Flush write to device */ | |
180 | } else { | |
1c8d7b0a MW |
181 | unsigned offset = irq - desc->dev->irq; |
182 | msi_mask_irq(desc, 1 << offset, flag << offset); | |
1da177e4 | 183 | } |
f2440d9a MW |
184 | } |
185 | ||
186 | void mask_msi_irq(unsigned int irq) | |
187 | { | |
188 | msi_set_mask_bit(irq, 1); | |
189 | } | |
190 | ||
191 | void unmask_msi_irq(unsigned int irq) | |
192 | { | |
193 | msi_set_mask_bit(irq, 0); | |
1da177e4 LT |
194 | } |
195 | ||
3145e941 | 196 | void read_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg) |
1da177e4 | 197 | { |
3145e941 | 198 | struct msi_desc *entry = get_irq_desc_msi(desc); |
24d27553 MW |
199 | if (entry->msi_attrib.is_msix) { |
200 | void __iomem *base = entry->mask_base + | |
201 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
202 | ||
2c21fd4b HS |
203 | msg->address_lo = readl(base + PCI_MSIX_ENTRY_LOWER_ADDR); |
204 | msg->address_hi = readl(base + PCI_MSIX_ENTRY_UPPER_ADDR); | |
205 | msg->data = readl(base + PCI_MSIX_ENTRY_DATA); | |
24d27553 | 206 | } else { |
0366f8f7 EB |
207 | struct pci_dev *dev = entry->dev; |
208 | int pos = entry->msi_attrib.pos; | |
209 | u16 data; | |
210 | ||
211 | pci_read_config_dword(dev, msi_lower_address_reg(pos), | |
212 | &msg->address_lo); | |
213 | if (entry->msi_attrib.is_64) { | |
214 | pci_read_config_dword(dev, msi_upper_address_reg(pos), | |
215 | &msg->address_hi); | |
216 | pci_read_config_word(dev, msi_data_reg(pos, 1), &data); | |
217 | } else { | |
218 | msg->address_hi = 0; | |
cbf5d9e6 | 219 | pci_read_config_word(dev, msi_data_reg(pos, 0), &data); |
0366f8f7 EB |
220 | } |
221 | msg->data = data; | |
0366f8f7 EB |
222 | } |
223 | } | |
1da177e4 | 224 | |
3145e941 | 225 | void read_msi_msg(unsigned int irq, struct msi_msg *msg) |
0366f8f7 | 226 | { |
3145e941 YL |
227 | struct irq_desc *desc = irq_to_desc(irq); |
228 | ||
229 | read_msi_msg_desc(desc, msg); | |
230 | } | |
231 | ||
232 | void write_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg) | |
233 | { | |
234 | struct msi_desc *entry = get_irq_desc_msi(desc); | |
24d27553 MW |
235 | if (entry->msi_attrib.is_msix) { |
236 | void __iomem *base; | |
237 | base = entry->mask_base + | |
238 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
239 | ||
2c21fd4b HS |
240 | writel(msg->address_lo, base + PCI_MSIX_ENTRY_LOWER_ADDR); |
241 | writel(msg->address_hi, base + PCI_MSIX_ENTRY_UPPER_ADDR); | |
242 | writel(msg->data, base + PCI_MSIX_ENTRY_DATA); | |
24d27553 | 243 | } else { |
0366f8f7 EB |
244 | struct pci_dev *dev = entry->dev; |
245 | int pos = entry->msi_attrib.pos; | |
1c8d7b0a MW |
246 | u16 msgctl; |
247 | ||
248 | pci_read_config_word(dev, msi_control_reg(pos), &msgctl); | |
249 | msgctl &= ~PCI_MSI_FLAGS_QSIZE; | |
250 | msgctl |= entry->msi_attrib.multiple << 4; | |
251 | pci_write_config_word(dev, msi_control_reg(pos), msgctl); | |
0366f8f7 EB |
252 | |
253 | pci_write_config_dword(dev, msi_lower_address_reg(pos), | |
254 | msg->address_lo); | |
255 | if (entry->msi_attrib.is_64) { | |
256 | pci_write_config_dword(dev, msi_upper_address_reg(pos), | |
257 | msg->address_hi); | |
258 | pci_write_config_word(dev, msi_data_reg(pos, 1), | |
259 | msg->data); | |
260 | } else { | |
261 | pci_write_config_word(dev, msi_data_reg(pos, 0), | |
262 | msg->data); | |
263 | } | |
1da177e4 | 264 | } |
392ee1e6 | 265 | entry->msg = *msg; |
1da177e4 | 266 | } |
0366f8f7 | 267 | |
3145e941 YL |
268 | void write_msi_msg(unsigned int irq, struct msi_msg *msg) |
269 | { | |
270 | struct irq_desc *desc = irq_to_desc(irq); | |
271 | ||
272 | write_msi_msg_desc(desc, msg); | |
273 | } | |
274 | ||
032de8e2 | 275 | static int msi_free_irqs(struct pci_dev* dev); |
c54c1879 | 276 | |
379f5327 | 277 | static struct msi_desc *alloc_msi_entry(struct pci_dev *dev) |
1da177e4 | 278 | { |
379f5327 MW |
279 | struct msi_desc *desc = kzalloc(sizeof(*desc), GFP_KERNEL); |
280 | if (!desc) | |
1da177e4 LT |
281 | return NULL; |
282 | ||
379f5327 MW |
283 | INIT_LIST_HEAD(&desc->list); |
284 | desc->dev = dev; | |
1da177e4 | 285 | |
379f5327 | 286 | return desc; |
1da177e4 LT |
287 | } |
288 | ||
ba698ad4 DM |
289 | static void pci_intx_for_msi(struct pci_dev *dev, int enable) |
290 | { | |
291 | if (!(dev->dev_flags & PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG)) | |
292 | pci_intx(dev, enable); | |
293 | } | |
294 | ||
8fed4b65 | 295 | static void __pci_restore_msi_state(struct pci_dev *dev) |
41017f0c | 296 | { |
392ee1e6 | 297 | int pos; |
41017f0c | 298 | u16 control; |
392ee1e6 | 299 | struct msi_desc *entry; |
41017f0c | 300 | |
b1cbf4e4 EB |
301 | if (!dev->msi_enabled) |
302 | return; | |
303 | ||
392ee1e6 EB |
304 | entry = get_irq_msi(dev->irq); |
305 | pos = entry->msi_attrib.pos; | |
41017f0c | 306 | |
ba698ad4 | 307 | pci_intx_for_msi(dev, 0); |
110828c9 | 308 | msi_set_enable(dev, pos, 0); |
392ee1e6 | 309 | write_msi_msg(dev->irq, &entry->msg); |
392ee1e6 EB |
310 | |
311 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
f2440d9a | 312 | msi_mask_irq(entry, msi_capable_mask(control), entry->masked); |
abad2ec9 | 313 | control &= ~PCI_MSI_FLAGS_QSIZE; |
1c8d7b0a | 314 | control |= (entry->msi_attrib.multiple << 4) | PCI_MSI_FLAGS_ENABLE; |
41017f0c | 315 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); |
8fed4b65 ME |
316 | } |
317 | ||
318 | static void __pci_restore_msix_state(struct pci_dev *dev) | |
41017f0c | 319 | { |
41017f0c | 320 | int pos; |
41017f0c | 321 | struct msi_desc *entry; |
392ee1e6 | 322 | u16 control; |
41017f0c | 323 | |
ded86d8d EB |
324 | if (!dev->msix_enabled) |
325 | return; | |
f598282f MW |
326 | BUG_ON(list_empty(&dev->msi_list)); |
327 | entry = list_entry(dev->msi_list.next, struct msi_desc, list); | |
328 | pos = entry->msi_attrib.pos; | |
329 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); | |
ded86d8d | 330 | |
41017f0c | 331 | /* route the table */ |
ba698ad4 | 332 | pci_intx_for_msi(dev, 0); |
f598282f MW |
333 | control |= PCI_MSIX_FLAGS_ENABLE | PCI_MSIX_FLAGS_MASKALL; |
334 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
41017f0c | 335 | |
4aa9bc95 ME |
336 | list_for_each_entry(entry, &dev->msi_list, list) { |
337 | write_msi_msg(entry->irq, &entry->msg); | |
f2440d9a | 338 | msix_mask_irq(entry, entry->masked); |
41017f0c | 339 | } |
41017f0c | 340 | |
392ee1e6 | 341 | control &= ~PCI_MSIX_FLAGS_MASKALL; |
392ee1e6 | 342 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); |
41017f0c | 343 | } |
8fed4b65 ME |
344 | |
345 | void pci_restore_msi_state(struct pci_dev *dev) | |
346 | { | |
347 | __pci_restore_msi_state(dev); | |
348 | __pci_restore_msix_state(dev); | |
349 | } | |
94688cf2 | 350 | EXPORT_SYMBOL_GPL(pci_restore_msi_state); |
41017f0c | 351 | |
1da177e4 LT |
352 | /** |
353 | * msi_capability_init - configure device's MSI capability structure | |
354 | * @dev: pointer to the pci_dev data structure of MSI device function | |
1c8d7b0a | 355 | * @nvec: number of interrupts to allocate |
1da177e4 | 356 | * |
1c8d7b0a MW |
357 | * Setup the MSI capability structure of the device with the requested |
358 | * number of interrupts. A return value of zero indicates the successful | |
359 | * setup of an entry with the new MSI irq. A negative return value indicates | |
360 | * an error, and a positive return value indicates the number of interrupts | |
361 | * which could have been allocated. | |
362 | */ | |
363 | static int msi_capability_init(struct pci_dev *dev, int nvec) | |
1da177e4 LT |
364 | { |
365 | struct msi_desc *entry; | |
7fe3730d | 366 | int pos, ret; |
1da177e4 | 367 | u16 control; |
f2440d9a | 368 | unsigned mask; |
1da177e4 LT |
369 | |
370 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
110828c9 MW |
371 | msi_set_enable(dev, pos, 0); /* Disable MSI during set up */ |
372 | ||
1da177e4 LT |
373 | pci_read_config_word(dev, msi_control_reg(pos), &control); |
374 | /* MSI Entry Initialization */ | |
379f5327 | 375 | entry = alloc_msi_entry(dev); |
f7feaca7 EB |
376 | if (!entry) |
377 | return -ENOMEM; | |
1ce03373 | 378 | |
24d27553 | 379 | entry->msi_attrib.is_msix = 0; |
0366f8f7 | 380 | entry->msi_attrib.is_64 = is_64bit_address(control); |
1da177e4 LT |
381 | entry->msi_attrib.entry_nr = 0; |
382 | entry->msi_attrib.maskbit = is_mask_bit_support(control); | |
1ce03373 | 383 | entry->msi_attrib.default_irq = dev->irq; /* Save IOAPIC IRQ */ |
0366f8f7 | 384 | entry->msi_attrib.pos = pos; |
f2440d9a | 385 | |
67b5db65 | 386 | entry->mask_pos = msi_mask_reg(pos, entry->msi_attrib.is_64); |
f2440d9a MW |
387 | /* All MSIs are unmasked by default, Mask them all */ |
388 | if (entry->msi_attrib.maskbit) | |
389 | pci_read_config_dword(dev, entry->mask_pos, &entry->masked); | |
390 | mask = msi_capable_mask(control); | |
391 | msi_mask_irq(entry, mask, mask); | |
392 | ||
0dd11f9b | 393 | list_add_tail(&entry->list, &dev->msi_list); |
9c831334 | 394 | |
1da177e4 | 395 | /* Configure MSI capability structure */ |
1c8d7b0a | 396 | ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSI); |
7fe3730d | 397 | if (ret) { |
7ba1930d | 398 | msi_mask_irq(entry, mask, ~mask); |
032de8e2 | 399 | msi_free_irqs(dev); |
7fe3730d | 400 | return ret; |
fd58e55f | 401 | } |
f7feaca7 | 402 | |
1da177e4 | 403 | /* Set MSI enabled bits */ |
ba698ad4 | 404 | pci_intx_for_msi(dev, 0); |
110828c9 | 405 | msi_set_enable(dev, pos, 1); |
b1cbf4e4 | 406 | dev->msi_enabled = 1; |
1da177e4 | 407 | |
7fe3730d | 408 | dev->irq = entry->irq; |
1da177e4 LT |
409 | return 0; |
410 | } | |
411 | ||
412 | /** | |
413 | * msix_capability_init - configure device's MSI-X capability | |
414 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
8f7020d3 RD |
415 | * @entries: pointer to an array of struct msix_entry entries |
416 | * @nvec: number of @entries | |
1da177e4 | 417 | * |
eaae4b3a | 418 | * Setup the MSI-X capability structure of device function with a |
1ce03373 EB |
419 | * single MSI-X irq. A return of zero indicates the successful setup of |
420 | * requested MSI-X entries with allocated irqs or non-zero for otherwise. | |
1da177e4 LT |
421 | **/ |
422 | static int msix_capability_init(struct pci_dev *dev, | |
423 | struct msix_entry *entries, int nvec) | |
424 | { | |
4aa9bc95 | 425 | struct msi_desc *entry; |
9c831334 | 426 | int pos, i, j, nr_entries, ret; |
a0454b40 GG |
427 | unsigned long phys_addr; |
428 | u32 table_offset; | |
1da177e4 LT |
429 | u16 control; |
430 | u8 bir; | |
431 | void __iomem *base; | |
432 | ||
433 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
f598282f MW |
434 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); |
435 | ||
436 | /* Ensure MSI-X is disabled while it is set up */ | |
437 | control &= ~PCI_MSIX_FLAGS_ENABLE; | |
438 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
439 | ||
1da177e4 | 440 | /* Request & Map MSI-X table region */ |
1da177e4 | 441 | nr_entries = multi_msix_capable(control); |
a0454b40 GG |
442 | |
443 | pci_read_config_dword(dev, msix_table_offset_reg(pos), &table_offset); | |
1da177e4 | 444 | bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK); |
a0454b40 GG |
445 | table_offset &= ~PCI_MSIX_FLAGS_BIRMASK; |
446 | phys_addr = pci_resource_start (dev, bir) + table_offset; | |
1da177e4 LT |
447 | base = ioremap_nocache(phys_addr, nr_entries * PCI_MSIX_ENTRY_SIZE); |
448 | if (base == NULL) | |
449 | return -ENOMEM; | |
450 | ||
1da177e4 | 451 | for (i = 0; i < nvec; i++) { |
379f5327 | 452 | entry = alloc_msi_entry(dev); |
0d073489 HS |
453 | if (!entry) { |
454 | if (!i) | |
455 | iounmap(base); | |
456 | else | |
457 | msi_free_irqs(dev); | |
458 | /* No enough memory. Don't try again */ | |
459 | return -ENOMEM; | |
460 | } | |
1da177e4 LT |
461 | |
462 | j = entries[i].entry; | |
24d27553 | 463 | entry->msi_attrib.is_msix = 1; |
0366f8f7 | 464 | entry->msi_attrib.is_64 = 1; |
1da177e4 | 465 | entry->msi_attrib.entry_nr = j; |
1ce03373 | 466 | entry->msi_attrib.default_irq = dev->irq; |
0366f8f7 | 467 | entry->msi_attrib.pos = pos; |
1da177e4 | 468 | entry->mask_base = base; |
f7feaca7 | 469 | |
0dd11f9b | 470 | list_add_tail(&entry->list, &dev->msi_list); |
1da177e4 | 471 | } |
9c831334 ME |
472 | |
473 | ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); | |
b5fbf533 ME |
474 | if (ret < 0) { |
475 | /* If we had some success report the number of irqs | |
476 | * we succeeded in setting up. */ | |
9c831334 ME |
477 | int avail = 0; |
478 | list_for_each_entry(entry, &dev->msi_list, list) { | |
479 | if (entry->irq != 0) { | |
480 | avail++; | |
9c831334 | 481 | } |
1da177e4 | 482 | } |
9c831334 | 483 | |
b5fbf533 ME |
484 | if (avail != 0) |
485 | ret = avail; | |
486 | } | |
032de8e2 | 487 | |
b5fbf533 ME |
488 | if (ret) { |
489 | msi_free_irqs(dev); | |
490 | return ret; | |
1da177e4 | 491 | } |
9c831334 | 492 | |
f598282f MW |
493 | /* |
494 | * Some devices require MSI-X to be enabled before we can touch the | |
495 | * MSI-X registers. We need to mask all the vectors to prevent | |
496 | * interrupts coming in before they're fully set up. | |
497 | */ | |
498 | control |= PCI_MSIX_FLAGS_MASKALL | PCI_MSIX_FLAGS_ENABLE; | |
499 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
500 | ||
9c831334 ME |
501 | i = 0; |
502 | list_for_each_entry(entry, &dev->msi_list, list) { | |
503 | entries[i].vector = entry->irq; | |
504 | set_irq_msi(entry->irq, entry); | |
f598282f MW |
505 | j = entries[i].entry; |
506 | entry->masked = readl(base + j * PCI_MSIX_ENTRY_SIZE + | |
2c21fd4b | 507 | PCI_MSIX_ENTRY_VECTOR_CTRL); |
f598282f | 508 | msix_mask_irq(entry, 1); |
9c831334 ME |
509 | i++; |
510 | } | |
f598282f MW |
511 | |
512 | /* Set MSI-X enabled bits and unmask the function */ | |
ba698ad4 | 513 | pci_intx_for_msi(dev, 0); |
b1cbf4e4 | 514 | dev->msix_enabled = 1; |
1da177e4 | 515 | |
f598282f MW |
516 | control &= ~PCI_MSIX_FLAGS_MASKALL; |
517 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
8d181018 | 518 | |
1da177e4 LT |
519 | return 0; |
520 | } | |
521 | ||
24334a12 | 522 | /** |
17bbc12a | 523 | * pci_msi_check_device - check whether MSI may be enabled on a device |
24334a12 | 524 | * @dev: pointer to the pci_dev data structure of MSI device function |
c9953a73 | 525 | * @nvec: how many MSIs have been requested ? |
b1e2303d | 526 | * @type: are we checking for MSI or MSI-X ? |
24334a12 | 527 | * |
0306ebfa | 528 | * Look at global flags, the device itself, and its parent busses |
17bbc12a ME |
529 | * to determine if MSI/-X are supported for the device. If MSI/-X is |
530 | * supported return 0, else return an error code. | |
24334a12 | 531 | **/ |
c9953a73 | 532 | static int pci_msi_check_device(struct pci_dev* dev, int nvec, int type) |
24334a12 BG |
533 | { |
534 | struct pci_bus *bus; | |
c9953a73 | 535 | int ret; |
24334a12 | 536 | |
0306ebfa | 537 | /* MSI must be globally enabled and supported by the device */ |
24334a12 BG |
538 | if (!pci_msi_enable || !dev || dev->no_msi) |
539 | return -EINVAL; | |
540 | ||
314e77b3 ME |
541 | /* |
542 | * You can't ask to have 0 or less MSIs configured. | |
543 | * a) it's stupid .. | |
544 | * b) the list manipulation code assumes nvec >= 1. | |
545 | */ | |
546 | if (nvec < 1) | |
547 | return -ERANGE; | |
548 | ||
0306ebfa BG |
549 | /* Any bridge which does NOT route MSI transactions from it's |
550 | * secondary bus to it's primary bus must set NO_MSI flag on | |
551 | * the secondary pci_bus. | |
552 | * We expect only arch-specific PCI host bus controller driver | |
553 | * or quirks for specific PCI bridges to be setting NO_MSI. | |
554 | */ | |
24334a12 BG |
555 | for (bus = dev->bus; bus; bus = bus->parent) |
556 | if (bus->bus_flags & PCI_BUS_FLAGS_NO_MSI) | |
557 | return -EINVAL; | |
558 | ||
c9953a73 ME |
559 | ret = arch_msi_check_device(dev, nvec, type); |
560 | if (ret) | |
561 | return ret; | |
562 | ||
b1e2303d ME |
563 | if (!pci_find_capability(dev, type)) |
564 | return -EINVAL; | |
565 | ||
24334a12 BG |
566 | return 0; |
567 | } | |
568 | ||
1da177e4 | 569 | /** |
1c8d7b0a MW |
570 | * pci_enable_msi_block - configure device's MSI capability structure |
571 | * @dev: device to configure | |
572 | * @nvec: number of interrupts to configure | |
1da177e4 | 573 | * |
1c8d7b0a MW |
574 | * Allocate IRQs for a device with the MSI capability. |
575 | * This function returns a negative errno if an error occurs. If it | |
576 | * is unable to allocate the number of interrupts requested, it returns | |
577 | * the number of interrupts it might be able to allocate. If it successfully | |
578 | * allocates at least the number of interrupts requested, it returns 0 and | |
579 | * updates the @dev's irq member to the lowest new interrupt number; the | |
580 | * other interrupt numbers allocated to this device are consecutive. | |
581 | */ | |
582 | int pci_enable_msi_block(struct pci_dev *dev, unsigned int nvec) | |
1da177e4 | 583 | { |
1c8d7b0a MW |
584 | int status, pos, maxvec; |
585 | u16 msgctl; | |
586 | ||
587 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
588 | if (!pos) | |
589 | return -EINVAL; | |
590 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &msgctl); | |
591 | maxvec = 1 << ((msgctl & PCI_MSI_FLAGS_QMASK) >> 1); | |
592 | if (nvec > maxvec) | |
593 | return maxvec; | |
1da177e4 | 594 | |
1c8d7b0a | 595 | status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSI); |
c9953a73 ME |
596 | if (status) |
597 | return status; | |
1da177e4 | 598 | |
ded86d8d | 599 | WARN_ON(!!dev->msi_enabled); |
1da177e4 | 600 | |
1c8d7b0a | 601 | /* Check whether driver already requested MSI-X irqs */ |
b1cbf4e4 | 602 | if (dev->msix_enabled) { |
80ccba11 BH |
603 | dev_info(&dev->dev, "can't enable MSI " |
604 | "(MSI-X already enabled)\n"); | |
b1cbf4e4 | 605 | return -EINVAL; |
1da177e4 | 606 | } |
1c8d7b0a MW |
607 | |
608 | status = msi_capability_init(dev, nvec); | |
1da177e4 LT |
609 | return status; |
610 | } | |
1c8d7b0a | 611 | EXPORT_SYMBOL(pci_enable_msi_block); |
1da177e4 | 612 | |
f2440d9a | 613 | void pci_msi_shutdown(struct pci_dev *dev) |
1da177e4 | 614 | { |
f2440d9a MW |
615 | struct msi_desc *desc; |
616 | u32 mask; | |
617 | u16 ctrl; | |
110828c9 | 618 | unsigned pos; |
1da177e4 | 619 | |
128bc5fc | 620 | if (!pci_msi_enable || !dev || !dev->msi_enabled) |
ded86d8d EB |
621 | return; |
622 | ||
110828c9 MW |
623 | BUG_ON(list_empty(&dev->msi_list)); |
624 | desc = list_first_entry(&dev->msi_list, struct msi_desc, list); | |
625 | pos = desc->msi_attrib.pos; | |
626 | ||
627 | msi_set_enable(dev, pos, 0); | |
ba698ad4 | 628 | pci_intx_for_msi(dev, 1); |
b1cbf4e4 | 629 | dev->msi_enabled = 0; |
7bd007e4 | 630 | |
12abb8ba | 631 | /* Return the device with MSI unmasked as initial states */ |
110828c9 | 632 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &ctrl); |
f2440d9a | 633 | mask = msi_capable_mask(ctrl); |
12abb8ba HS |
634 | /* Keep cached state to be restored */ |
635 | __msi_mask_irq(desc, mask, ~mask); | |
e387b9ee ME |
636 | |
637 | /* Restore dev->irq to its default pin-assertion irq */ | |
f2440d9a | 638 | dev->irq = desc->msi_attrib.default_irq; |
d52877c7 | 639 | } |
24d27553 | 640 | |
d52877c7 YL |
641 | void pci_disable_msi(struct pci_dev* dev) |
642 | { | |
d52877c7 YL |
643 | if (!pci_msi_enable || !dev || !dev->msi_enabled) |
644 | return; | |
645 | ||
646 | pci_msi_shutdown(dev); | |
d52877c7 | 647 | msi_free_irqs(dev); |
1da177e4 | 648 | } |
4cc086fa | 649 | EXPORT_SYMBOL(pci_disable_msi); |
1da177e4 | 650 | |
032de8e2 | 651 | static int msi_free_irqs(struct pci_dev* dev) |
1da177e4 | 652 | { |
032de8e2 | 653 | struct msi_desc *entry, *tmp; |
7ede9c1f | 654 | |
b3b7cc7b | 655 | list_for_each_entry(entry, &dev->msi_list, list) { |
1c8d7b0a MW |
656 | int i, nvec; |
657 | if (!entry->irq) | |
658 | continue; | |
659 | nvec = 1 << entry->msi_attrib.multiple; | |
660 | for (i = 0; i < nvec; i++) | |
661 | BUG_ON(irq_has_action(entry->irq + i)); | |
b3b7cc7b | 662 | } |
1da177e4 | 663 | |
032de8e2 | 664 | arch_teardown_msi_irqs(dev); |
1da177e4 | 665 | |
032de8e2 | 666 | list_for_each_entry_safe(entry, tmp, &dev->msi_list, list) { |
24d27553 | 667 | if (entry->msi_attrib.is_msix) { |
78b7611c EB |
668 | if (list_is_last(&entry->list, &dev->msi_list)) |
669 | iounmap(entry->mask_base); | |
032de8e2 ME |
670 | } |
671 | list_del(&entry->list); | |
672 | kfree(entry); | |
1da177e4 LT |
673 | } |
674 | ||
675 | return 0; | |
676 | } | |
677 | ||
a52e2e35 RW |
678 | /** |
679 | * pci_msix_table_size - return the number of device's MSI-X table entries | |
680 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
681 | */ | |
682 | int pci_msix_table_size(struct pci_dev *dev) | |
683 | { | |
684 | int pos; | |
685 | u16 control; | |
686 | ||
687 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
688 | if (!pos) | |
689 | return 0; | |
690 | ||
691 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
692 | return multi_msix_capable(control); | |
693 | } | |
694 | ||
1da177e4 LT |
695 | /** |
696 | * pci_enable_msix - configure device's MSI-X capability structure | |
697 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
70549ad9 | 698 | * @entries: pointer to an array of MSI-X entries |
1ce03373 | 699 | * @nvec: number of MSI-X irqs requested for allocation by device driver |
1da177e4 LT |
700 | * |
701 | * Setup the MSI-X capability structure of device function with the number | |
1ce03373 | 702 | * of requested irqs upon its software driver call to request for |
1da177e4 LT |
703 | * MSI-X mode enabled on its hardware device function. A return of zero |
704 | * indicates the successful configuration of MSI-X capability structure | |
1ce03373 | 705 | * with new allocated MSI-X irqs. A return of < 0 indicates a failure. |
1da177e4 | 706 | * Or a return of > 0 indicates that driver request is exceeding the number |
57fbf52c MT |
707 | * of irqs or MSI-X vectors available. Driver should use the returned value to |
708 | * re-send its request. | |
1da177e4 LT |
709 | **/ |
710 | int pci_enable_msix(struct pci_dev* dev, struct msix_entry *entries, int nvec) | |
711 | { | |
a52e2e35 | 712 | int status, nr_entries; |
ded86d8d | 713 | int i, j; |
1da177e4 | 714 | |
c9953a73 | 715 | if (!entries) |
1da177e4 LT |
716 | return -EINVAL; |
717 | ||
c9953a73 ME |
718 | status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSIX); |
719 | if (status) | |
720 | return status; | |
721 | ||
a52e2e35 | 722 | nr_entries = pci_msix_table_size(dev); |
1da177e4 | 723 | if (nvec > nr_entries) |
57fbf52c | 724 | return nr_entries; |
1da177e4 LT |
725 | |
726 | /* Check for any invalid entries */ | |
727 | for (i = 0; i < nvec; i++) { | |
728 | if (entries[i].entry >= nr_entries) | |
729 | return -EINVAL; /* invalid entry */ | |
730 | for (j = i + 1; j < nvec; j++) { | |
731 | if (entries[i].entry == entries[j].entry) | |
732 | return -EINVAL; /* duplicate entry */ | |
733 | } | |
734 | } | |
ded86d8d | 735 | WARN_ON(!!dev->msix_enabled); |
7bd007e4 | 736 | |
1ce03373 | 737 | /* Check whether driver already requested for MSI irq */ |
b1cbf4e4 | 738 | if (dev->msi_enabled) { |
80ccba11 BH |
739 | dev_info(&dev->dev, "can't enable MSI-X " |
740 | "(MSI IRQ already assigned)\n"); | |
1da177e4 LT |
741 | return -EINVAL; |
742 | } | |
1da177e4 | 743 | status = msix_capability_init(dev, entries, nvec); |
1da177e4 LT |
744 | return status; |
745 | } | |
4cc086fa | 746 | EXPORT_SYMBOL(pci_enable_msix); |
1da177e4 | 747 | |
fc4afc7b | 748 | static void msix_free_all_irqs(struct pci_dev *dev) |
1da177e4 | 749 | { |
032de8e2 | 750 | msi_free_irqs(dev); |
fc4afc7b ME |
751 | } |
752 | ||
d52877c7 | 753 | void pci_msix_shutdown(struct pci_dev* dev) |
fc4afc7b | 754 | { |
12abb8ba HS |
755 | struct msi_desc *entry; |
756 | ||
128bc5fc | 757 | if (!pci_msi_enable || !dev || !dev->msix_enabled) |
ded86d8d EB |
758 | return; |
759 | ||
12abb8ba HS |
760 | /* Return the device with MSI-X masked as initial states */ |
761 | list_for_each_entry(entry, &dev->msi_list, list) { | |
762 | /* Keep cached states to be restored */ | |
763 | __msix_mask_irq(entry, 1); | |
764 | } | |
765 | ||
b1cbf4e4 | 766 | msix_set_enable(dev, 0); |
ba698ad4 | 767 | pci_intx_for_msi(dev, 1); |
b1cbf4e4 | 768 | dev->msix_enabled = 0; |
d52877c7 | 769 | } |
c901851f | 770 | |
d52877c7 YL |
771 | void pci_disable_msix(struct pci_dev* dev) |
772 | { | |
773 | if (!pci_msi_enable || !dev || !dev->msix_enabled) | |
774 | return; | |
775 | ||
776 | pci_msix_shutdown(dev); | |
fc4afc7b | 777 | msix_free_all_irqs(dev); |
1da177e4 | 778 | } |
4cc086fa | 779 | EXPORT_SYMBOL(pci_disable_msix); |
1da177e4 LT |
780 | |
781 | /** | |
1ce03373 | 782 | * msi_remove_pci_irq_vectors - reclaim MSI(X) irqs to unused state |
1da177e4 LT |
783 | * @dev: pointer to the pci_dev data structure of MSI(X) device function |
784 | * | |
eaae4b3a | 785 | * Being called during hotplug remove, from which the device function |
1ce03373 | 786 | * is hot-removed. All previous assigned MSI/MSI-X irqs, if |
1da177e4 LT |
787 | * allocated for this device function, are reclaimed to unused state, |
788 | * which may be used later on. | |
789 | **/ | |
790 | void msi_remove_pci_irq_vectors(struct pci_dev* dev) | |
791 | { | |
1da177e4 LT |
792 | if (!pci_msi_enable || !dev) |
793 | return; | |
794 | ||
032de8e2 ME |
795 | if (dev->msi_enabled) |
796 | msi_free_irqs(dev); | |
1da177e4 | 797 | |
fc4afc7b ME |
798 | if (dev->msix_enabled) |
799 | msix_free_all_irqs(dev); | |
1da177e4 LT |
800 | } |
801 | ||
309e57df MW |
802 | void pci_no_msi(void) |
803 | { | |
804 | pci_msi_enable = 0; | |
805 | } | |
c9953a73 | 806 | |
07ae95f9 AP |
807 | /** |
808 | * pci_msi_enabled - is MSI enabled? | |
809 | * | |
810 | * Returns true if MSI has not been disabled by the command-line option | |
811 | * pci=nomsi. | |
812 | **/ | |
813 | int pci_msi_enabled(void) | |
d389fec6 | 814 | { |
07ae95f9 | 815 | return pci_msi_enable; |
d389fec6 | 816 | } |
07ae95f9 | 817 | EXPORT_SYMBOL(pci_msi_enabled); |
d389fec6 | 818 | |
07ae95f9 | 819 | void pci_msi_init_pci_dev(struct pci_dev *dev) |
d389fec6 | 820 | { |
07ae95f9 | 821 | INIT_LIST_HEAD(&dev->msi_list); |
d389fec6 | 822 | } |