]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * $Id: pci.c,v 1.91 1999/01/21 13:34:01 davem Exp $ | |
3 | * | |
4 | * PCI Bus Services, see include/linux/pci.h for further explanation. | |
5 | * | |
6 | * Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter, | |
7 | * David Mosberger-Tang | |
8 | * | |
9 | * Copyright 1997 -- 2000 Martin Mares <mj@ucw.cz> | |
10 | */ | |
11 | ||
12 | #include <linux/kernel.h> | |
13 | #include <linux/delay.h> | |
14 | #include <linux/init.h> | |
15 | #include <linux/pci.h> | |
075c1771 | 16 | #include <linux/pm.h> |
1da177e4 LT |
17 | #include <linux/module.h> |
18 | #include <linux/spinlock.h> | |
4e57b681 | 19 | #include <linux/string.h> |
1da177e4 | 20 | #include <asm/dma.h> /* isa_dma_bridge_buggy */ |
bc56b9e0 | 21 | #include "pci.h" |
1da177e4 | 22 | |
ffadcc2f | 23 | unsigned int pci_pm_d3_delay = 10; |
1da177e4 | 24 | |
4516a618 AN |
25 | #define DEFAULT_CARDBUS_IO_SIZE (256) |
26 | #define DEFAULT_CARDBUS_MEM_SIZE (64*1024*1024) | |
27 | /* pci=cbmemsize=nnM,cbiosize=nn can override this */ | |
28 | unsigned long pci_cardbus_io_size = DEFAULT_CARDBUS_IO_SIZE; | |
29 | unsigned long pci_cardbus_mem_size = DEFAULT_CARDBUS_MEM_SIZE; | |
30 | ||
1da177e4 LT |
31 | /** |
32 | * pci_bus_max_busnr - returns maximum PCI bus number of given bus' children | |
33 | * @bus: pointer to PCI bus structure to search | |
34 | * | |
35 | * Given a PCI bus, returns the highest PCI bus number present in the set | |
36 | * including the given PCI bus and its list of child PCI buses. | |
37 | */ | |
96bde06a | 38 | unsigned char pci_bus_max_busnr(struct pci_bus* bus) |
1da177e4 LT |
39 | { |
40 | struct list_head *tmp; | |
41 | unsigned char max, n; | |
42 | ||
b82db5ce | 43 | max = bus->subordinate; |
1da177e4 LT |
44 | list_for_each(tmp, &bus->children) { |
45 | n = pci_bus_max_busnr(pci_bus_b(tmp)); | |
46 | if(n > max) | |
47 | max = n; | |
48 | } | |
49 | return max; | |
50 | } | |
b82db5ce | 51 | EXPORT_SYMBOL_GPL(pci_bus_max_busnr); |
1da177e4 | 52 | |
b82db5ce | 53 | #if 0 |
1da177e4 LT |
54 | /** |
55 | * pci_max_busnr - returns maximum PCI bus number | |
56 | * | |
57 | * Returns the highest PCI bus number present in the system global list of | |
58 | * PCI buses. | |
59 | */ | |
60 | unsigned char __devinit | |
61 | pci_max_busnr(void) | |
62 | { | |
63 | struct pci_bus *bus = NULL; | |
64 | unsigned char max, n; | |
65 | ||
66 | max = 0; | |
67 | while ((bus = pci_find_next_bus(bus)) != NULL) { | |
68 | n = pci_bus_max_busnr(bus); | |
69 | if(n > max) | |
70 | max = n; | |
71 | } | |
72 | return max; | |
73 | } | |
74 | ||
54c762fe AB |
75 | #endif /* 0 */ |
76 | ||
687d5fe3 ME |
77 | #define PCI_FIND_CAP_TTL 48 |
78 | ||
79 | static int __pci_find_next_cap_ttl(struct pci_bus *bus, unsigned int devfn, | |
80 | u8 pos, int cap, int *ttl) | |
24a4e377 RD |
81 | { |
82 | u8 id; | |
24a4e377 | 83 | |
687d5fe3 | 84 | while ((*ttl)--) { |
24a4e377 RD |
85 | pci_bus_read_config_byte(bus, devfn, pos, &pos); |
86 | if (pos < 0x40) | |
87 | break; | |
88 | pos &= ~3; | |
89 | pci_bus_read_config_byte(bus, devfn, pos + PCI_CAP_LIST_ID, | |
90 | &id); | |
91 | if (id == 0xff) | |
92 | break; | |
93 | if (id == cap) | |
94 | return pos; | |
95 | pos += PCI_CAP_LIST_NEXT; | |
96 | } | |
97 | return 0; | |
98 | } | |
99 | ||
687d5fe3 ME |
100 | static int __pci_find_next_cap(struct pci_bus *bus, unsigned int devfn, |
101 | u8 pos, int cap) | |
102 | { | |
103 | int ttl = PCI_FIND_CAP_TTL; | |
104 | ||
105 | return __pci_find_next_cap_ttl(bus, devfn, pos, cap, &ttl); | |
106 | } | |
107 | ||
24a4e377 RD |
108 | int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap) |
109 | { | |
110 | return __pci_find_next_cap(dev->bus, dev->devfn, | |
111 | pos + PCI_CAP_LIST_NEXT, cap); | |
112 | } | |
113 | EXPORT_SYMBOL_GPL(pci_find_next_capability); | |
114 | ||
d3bac118 ME |
115 | static int __pci_bus_find_cap_start(struct pci_bus *bus, |
116 | unsigned int devfn, u8 hdr_type) | |
1da177e4 LT |
117 | { |
118 | u16 status; | |
1da177e4 LT |
119 | |
120 | pci_bus_read_config_word(bus, devfn, PCI_STATUS, &status); | |
121 | if (!(status & PCI_STATUS_CAP_LIST)) | |
122 | return 0; | |
123 | ||
124 | switch (hdr_type) { | |
125 | case PCI_HEADER_TYPE_NORMAL: | |
126 | case PCI_HEADER_TYPE_BRIDGE: | |
d3bac118 | 127 | return PCI_CAPABILITY_LIST; |
1da177e4 | 128 | case PCI_HEADER_TYPE_CARDBUS: |
d3bac118 | 129 | return PCI_CB_CAPABILITY_LIST; |
1da177e4 LT |
130 | default: |
131 | return 0; | |
132 | } | |
d3bac118 ME |
133 | |
134 | return 0; | |
1da177e4 LT |
135 | } |
136 | ||
137 | /** | |
138 | * pci_find_capability - query for devices' capabilities | |
139 | * @dev: PCI device to query | |
140 | * @cap: capability code | |
141 | * | |
142 | * Tell if a device supports a given PCI capability. | |
143 | * Returns the address of the requested capability structure within the | |
144 | * device's PCI configuration space or 0 in case the device does not | |
145 | * support it. Possible values for @cap: | |
146 | * | |
147 | * %PCI_CAP_ID_PM Power Management | |
148 | * %PCI_CAP_ID_AGP Accelerated Graphics Port | |
149 | * %PCI_CAP_ID_VPD Vital Product Data | |
150 | * %PCI_CAP_ID_SLOTID Slot Identification | |
151 | * %PCI_CAP_ID_MSI Message Signalled Interrupts | |
152 | * %PCI_CAP_ID_CHSWP CompactPCI HotSwap | |
153 | * %PCI_CAP_ID_PCIX PCI-X | |
154 | * %PCI_CAP_ID_EXP PCI Express | |
155 | */ | |
156 | int pci_find_capability(struct pci_dev *dev, int cap) | |
157 | { | |
d3bac118 ME |
158 | int pos; |
159 | ||
160 | pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type); | |
161 | if (pos) | |
162 | pos = __pci_find_next_cap(dev->bus, dev->devfn, pos, cap); | |
163 | ||
164 | return pos; | |
1da177e4 LT |
165 | } |
166 | ||
167 | /** | |
168 | * pci_bus_find_capability - query for devices' capabilities | |
169 | * @bus: the PCI bus to query | |
170 | * @devfn: PCI device to query | |
171 | * @cap: capability code | |
172 | * | |
173 | * Like pci_find_capability() but works for pci devices that do not have a | |
174 | * pci_dev structure set up yet. | |
175 | * | |
176 | * Returns the address of the requested capability structure within the | |
177 | * device's PCI configuration space or 0 in case the device does not | |
178 | * support it. | |
179 | */ | |
180 | int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap) | |
181 | { | |
d3bac118 | 182 | int pos; |
1da177e4 LT |
183 | u8 hdr_type; |
184 | ||
185 | pci_bus_read_config_byte(bus, devfn, PCI_HEADER_TYPE, &hdr_type); | |
186 | ||
d3bac118 ME |
187 | pos = __pci_bus_find_cap_start(bus, devfn, hdr_type & 0x7f); |
188 | if (pos) | |
189 | pos = __pci_find_next_cap(bus, devfn, pos, cap); | |
190 | ||
191 | return pos; | |
1da177e4 LT |
192 | } |
193 | ||
194 | /** | |
195 | * pci_find_ext_capability - Find an extended capability | |
196 | * @dev: PCI device to query | |
197 | * @cap: capability code | |
198 | * | |
199 | * Returns the address of the requested extended capability structure | |
200 | * within the device's PCI configuration space or 0 if the device does | |
201 | * not support it. Possible values for @cap: | |
202 | * | |
203 | * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting | |
204 | * %PCI_EXT_CAP_ID_VC Virtual Channel | |
205 | * %PCI_EXT_CAP_ID_DSN Device Serial Number | |
206 | * %PCI_EXT_CAP_ID_PWR Power Budgeting | |
207 | */ | |
208 | int pci_find_ext_capability(struct pci_dev *dev, int cap) | |
209 | { | |
210 | u32 header; | |
211 | int ttl = 480; /* 3840 bytes, minimum 8 bytes per capability */ | |
212 | int pos = 0x100; | |
213 | ||
214 | if (dev->cfg_size <= 256) | |
215 | return 0; | |
216 | ||
217 | if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL) | |
218 | return 0; | |
219 | ||
220 | /* | |
221 | * If we have no capabilities, this is indicated by cap ID, | |
222 | * cap version and next pointer all being 0. | |
223 | */ | |
224 | if (header == 0) | |
225 | return 0; | |
226 | ||
227 | while (ttl-- > 0) { | |
228 | if (PCI_EXT_CAP_ID(header) == cap) | |
229 | return pos; | |
230 | ||
231 | pos = PCI_EXT_CAP_NEXT(header); | |
232 | if (pos < 0x100) | |
233 | break; | |
234 | ||
235 | if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL) | |
236 | break; | |
237 | } | |
238 | ||
239 | return 0; | |
240 | } | |
3a720d72 | 241 | EXPORT_SYMBOL_GPL(pci_find_ext_capability); |
1da177e4 | 242 | |
687d5fe3 ME |
243 | static int __pci_find_next_ht_cap(struct pci_dev *dev, int pos, int ht_cap) |
244 | { | |
245 | int rc, ttl = PCI_FIND_CAP_TTL; | |
246 | u8 cap, mask; | |
247 | ||
248 | if (ht_cap == HT_CAPTYPE_SLAVE || ht_cap == HT_CAPTYPE_HOST) | |
249 | mask = HT_3BIT_CAP_MASK; | |
250 | else | |
251 | mask = HT_5BIT_CAP_MASK; | |
252 | ||
253 | pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn, pos, | |
254 | PCI_CAP_ID_HT, &ttl); | |
255 | while (pos) { | |
256 | rc = pci_read_config_byte(dev, pos + 3, &cap); | |
257 | if (rc != PCIBIOS_SUCCESSFUL) | |
258 | return 0; | |
259 | ||
260 | if ((cap & mask) == ht_cap) | |
261 | return pos; | |
262 | ||
47a4d5be BG |
263 | pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn, |
264 | pos + PCI_CAP_LIST_NEXT, | |
687d5fe3 ME |
265 | PCI_CAP_ID_HT, &ttl); |
266 | } | |
267 | ||
268 | return 0; | |
269 | } | |
270 | /** | |
271 | * pci_find_next_ht_capability - query a device's Hypertransport capabilities | |
272 | * @dev: PCI device to query | |
273 | * @pos: Position from which to continue searching | |
274 | * @ht_cap: Hypertransport capability code | |
275 | * | |
276 | * To be used in conjunction with pci_find_ht_capability() to search for | |
277 | * all capabilities matching @ht_cap. @pos should always be a value returned | |
278 | * from pci_find_ht_capability(). | |
279 | * | |
280 | * NB. To be 100% safe against broken PCI devices, the caller should take | |
281 | * steps to avoid an infinite loop. | |
282 | */ | |
283 | int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap) | |
284 | { | |
285 | return __pci_find_next_ht_cap(dev, pos + PCI_CAP_LIST_NEXT, ht_cap); | |
286 | } | |
287 | EXPORT_SYMBOL_GPL(pci_find_next_ht_capability); | |
288 | ||
289 | /** | |
290 | * pci_find_ht_capability - query a device's Hypertransport capabilities | |
291 | * @dev: PCI device to query | |
292 | * @ht_cap: Hypertransport capability code | |
293 | * | |
294 | * Tell if a device supports a given Hypertransport capability. | |
295 | * Returns an address within the device's PCI configuration space | |
296 | * or 0 in case the device does not support the request capability. | |
297 | * The address points to the PCI capability, of type PCI_CAP_ID_HT, | |
298 | * which has a Hypertransport capability matching @ht_cap. | |
299 | */ | |
300 | int pci_find_ht_capability(struct pci_dev *dev, int ht_cap) | |
301 | { | |
302 | int pos; | |
303 | ||
304 | pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type); | |
305 | if (pos) | |
306 | pos = __pci_find_next_ht_cap(dev, pos, ht_cap); | |
307 | ||
308 | return pos; | |
309 | } | |
310 | EXPORT_SYMBOL_GPL(pci_find_ht_capability); | |
311 | ||
1da177e4 LT |
312 | /** |
313 | * pci_find_parent_resource - return resource region of parent bus of given region | |
314 | * @dev: PCI device structure contains resources to be searched | |
315 | * @res: child resource record for which parent is sought | |
316 | * | |
317 | * For given resource region of given device, return the resource | |
318 | * region of parent bus the given region is contained in or where | |
319 | * it should be allocated from. | |
320 | */ | |
321 | struct resource * | |
322 | pci_find_parent_resource(const struct pci_dev *dev, struct resource *res) | |
323 | { | |
324 | const struct pci_bus *bus = dev->bus; | |
325 | int i; | |
326 | struct resource *best = NULL; | |
327 | ||
328 | for(i = 0; i < PCI_BUS_NUM_RESOURCES; i++) { | |
329 | struct resource *r = bus->resource[i]; | |
330 | if (!r) | |
331 | continue; | |
332 | if (res->start && !(res->start >= r->start && res->end <= r->end)) | |
333 | continue; /* Not contained */ | |
334 | if ((res->flags ^ r->flags) & (IORESOURCE_IO | IORESOURCE_MEM)) | |
335 | continue; /* Wrong type */ | |
336 | if (!((res->flags ^ r->flags) & IORESOURCE_PREFETCH)) | |
337 | return r; /* Exact match */ | |
338 | if ((res->flags & IORESOURCE_PREFETCH) && !(r->flags & IORESOURCE_PREFETCH)) | |
339 | best = r; /* Approximating prefetchable by non-prefetchable */ | |
340 | } | |
341 | return best; | |
342 | } | |
343 | ||
064b53db JL |
344 | /** |
345 | * pci_restore_bars - restore a devices BAR values (e.g. after wake-up) | |
346 | * @dev: PCI device to have its BARs restored | |
347 | * | |
348 | * Restore the BAR values for a given device, so as to make it | |
349 | * accessible by its driver. | |
350 | */ | |
351 | void | |
352 | pci_restore_bars(struct pci_dev *dev) | |
353 | { | |
354 | int i, numres; | |
355 | ||
356 | switch (dev->hdr_type) { | |
357 | case PCI_HEADER_TYPE_NORMAL: | |
358 | numres = 6; | |
359 | break; | |
360 | case PCI_HEADER_TYPE_BRIDGE: | |
361 | numres = 2; | |
362 | break; | |
363 | case PCI_HEADER_TYPE_CARDBUS: | |
364 | numres = 1; | |
365 | break; | |
366 | default: | |
367 | /* Should never get here, but just in case... */ | |
368 | return; | |
369 | } | |
370 | ||
371 | for (i = 0; i < numres; i ++) | |
372 | pci_update_resource(dev, &dev->resource[i], i); | |
373 | } | |
374 | ||
8f7020d3 RD |
375 | int (*platform_pci_set_power_state)(struct pci_dev *dev, pci_power_t t); |
376 | ||
1da177e4 LT |
377 | /** |
378 | * pci_set_power_state - Set the power state of a PCI device | |
379 | * @dev: PCI device to be suspended | |
380 | * @state: PCI power state (D0, D1, D2, D3hot, D3cold) we're entering | |
381 | * | |
382 | * Transition a device to a new power state, using the Power Management | |
383 | * Capabilities in the device's config space. | |
384 | * | |
385 | * RETURN VALUE: | |
386 | * -EINVAL if trying to enter a lower state than we're already in. | |
387 | * 0 if we're already in the requested state. | |
388 | * -EIO if device does not support PCI PM. | |
389 | * 0 if we can successfully change the power state. | |
390 | */ | |
1da177e4 LT |
391 | int |
392 | pci_set_power_state(struct pci_dev *dev, pci_power_t state) | |
393 | { | |
064b53db | 394 | int pm, need_restore = 0; |
1da177e4 LT |
395 | u16 pmcsr, pmc; |
396 | ||
397 | /* bound the state we're entering */ | |
398 | if (state > PCI_D3hot) | |
399 | state = PCI_D3hot; | |
400 | ||
e36c455c PM |
401 | /* |
402 | * If the device or the parent bridge can't support PCI PM, ignore | |
403 | * the request if we're doing anything besides putting it into D0 | |
404 | * (which would only happen on boot). | |
405 | */ | |
406 | if ((state == PCI_D1 || state == PCI_D2) && pci_no_d1d2(dev)) | |
407 | return 0; | |
408 | ||
1da177e4 LT |
409 | /* Validate current state: |
410 | * Can enter D0 from any state, but if we can only go deeper | |
411 | * to sleep if we're already in a low power state | |
412 | */ | |
02669492 AM |
413 | if (state != PCI_D0 && dev->current_state > state) { |
414 | printk(KERN_ERR "%s(): %s: state=%d, current state=%d\n", | |
415 | __FUNCTION__, pci_name(dev), state, dev->current_state); | |
1da177e4 | 416 | return -EINVAL; |
02669492 | 417 | } else if (dev->current_state == state) |
1da177e4 LT |
418 | return 0; /* we're already there */ |
419 | ||
ffadcc2f | 420 | |
1da177e4 LT |
421 | /* find PCI PM capability in list */ |
422 | pm = pci_find_capability(dev, PCI_CAP_ID_PM); | |
423 | ||
424 | /* abort if the device doesn't support PM capabilities */ | |
425 | if (!pm) | |
426 | return -EIO; | |
427 | ||
428 | pci_read_config_word(dev,pm + PCI_PM_PMC,&pmc); | |
3fe9d19f | 429 | if ((pmc & PCI_PM_CAP_VER_MASK) > 3) { |
1da177e4 LT |
430 | printk(KERN_DEBUG |
431 | "PCI: %s has unsupported PM cap regs version (%u)\n", | |
432 | pci_name(dev), pmc & PCI_PM_CAP_VER_MASK); | |
433 | return -EIO; | |
434 | } | |
435 | ||
436 | /* check if this device supports the desired state */ | |
3fe9d19f DR |
437 | if (state == PCI_D1 && !(pmc & PCI_PM_CAP_D1)) |
438 | return -EIO; | |
439 | else if (state == PCI_D2 && !(pmc & PCI_PM_CAP_D2)) | |
440 | return -EIO; | |
1da177e4 | 441 | |
064b53db JL |
442 | pci_read_config_word(dev, pm + PCI_PM_CTRL, &pmcsr); |
443 | ||
32a36585 | 444 | /* If we're (effectively) in D3, force entire word to 0. |
1da177e4 LT |
445 | * This doesn't affect PME_Status, disables PME_En, and |
446 | * sets PowerState to 0. | |
447 | */ | |
32a36585 | 448 | switch (dev->current_state) { |
d3535fbb JL |
449 | case PCI_D0: |
450 | case PCI_D1: | |
451 | case PCI_D2: | |
452 | pmcsr &= ~PCI_PM_CTRL_STATE_MASK; | |
453 | pmcsr |= state; | |
454 | break; | |
32a36585 JL |
455 | case PCI_UNKNOWN: /* Boot-up */ |
456 | if ((pmcsr & PCI_PM_CTRL_STATE_MASK) == PCI_D3hot | |
457 | && !(pmcsr & PCI_PM_CTRL_NO_SOFT_RESET)) | |
064b53db | 458 | need_restore = 1; |
32a36585 | 459 | /* Fall-through: force to D0 */ |
32a36585 | 460 | default: |
d3535fbb | 461 | pmcsr = 0; |
32a36585 | 462 | break; |
1da177e4 LT |
463 | } |
464 | ||
465 | /* enter specified state */ | |
466 | pci_write_config_word(dev, pm + PCI_PM_CTRL, pmcsr); | |
467 | ||
468 | /* Mandatory power management transition delays */ | |
469 | /* see PCI PM 1.1 5.6.1 table 18 */ | |
470 | if (state == PCI_D3hot || dev->current_state == PCI_D3hot) | |
ffadcc2f | 471 | msleep(pci_pm_d3_delay); |
1da177e4 LT |
472 | else if (state == PCI_D2 || dev->current_state == PCI_D2) |
473 | udelay(200); | |
1da177e4 | 474 | |
b913100d DSL |
475 | /* |
476 | * Give firmware a chance to be called, such as ACPI _PRx, _PSx | |
d6e05edc | 477 | * Firmware method after native method ? |
b913100d DSL |
478 | */ |
479 | if (platform_pci_set_power_state) | |
480 | platform_pci_set_power_state(dev, state); | |
481 | ||
482 | dev->current_state = state; | |
064b53db JL |
483 | |
484 | /* According to section 5.4.1 of the "PCI BUS POWER MANAGEMENT | |
485 | * INTERFACE SPECIFICATION, REV. 1.2", a device transitioning | |
486 | * from D3hot to D0 _may_ perform an internal reset, thereby | |
487 | * going to "D0 Uninitialized" rather than "D0 Initialized". | |
488 | * For example, at least some versions of the 3c905B and the | |
489 | * 3c556B exhibit this behaviour. | |
490 | * | |
491 | * At least some laptop BIOSen (e.g. the Thinkpad T21) leave | |
492 | * devices in a D3hot state at boot. Consequently, we need to | |
493 | * restore at least the BARs so that the device will be | |
494 | * accessible to its driver. | |
495 | */ | |
496 | if (need_restore) | |
497 | pci_restore_bars(dev); | |
498 | ||
1da177e4 LT |
499 | return 0; |
500 | } | |
501 | ||
f165b10f | 502 | int (*platform_pci_choose_state)(struct pci_dev *dev, pm_message_t state); |
0f64474b | 503 | |
1da177e4 LT |
504 | /** |
505 | * pci_choose_state - Choose the power state of a PCI device | |
506 | * @dev: PCI device to be suspended | |
507 | * @state: target sleep state for the whole system. This is the value | |
508 | * that is passed to suspend() function. | |
509 | * | |
510 | * Returns PCI power state suitable for given device and given system | |
511 | * message. | |
512 | */ | |
513 | ||
514 | pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state) | |
515 | { | |
0f64474b DSL |
516 | int ret; |
517 | ||
1da177e4 LT |
518 | if (!pci_find_capability(dev, PCI_CAP_ID_PM)) |
519 | return PCI_D0; | |
520 | ||
0f64474b DSL |
521 | if (platform_pci_choose_state) { |
522 | ret = platform_pci_choose_state(dev, state); | |
523 | if (ret >= 0) | |
ca078bae | 524 | state.event = ret; |
0f64474b | 525 | } |
ca078bae PM |
526 | |
527 | switch (state.event) { | |
528 | case PM_EVENT_ON: | |
529 | return PCI_D0; | |
530 | case PM_EVENT_FREEZE: | |
b887d2e6 DB |
531 | case PM_EVENT_PRETHAW: |
532 | /* REVISIT both freeze and pre-thaw "should" use D0 */ | |
ca078bae PM |
533 | case PM_EVENT_SUSPEND: |
534 | return PCI_D3hot; | |
1da177e4 | 535 | default: |
b887d2e6 | 536 | printk("Unrecognized suspend event %d\n", state.event); |
1da177e4 LT |
537 | BUG(); |
538 | } | |
539 | return PCI_D0; | |
540 | } | |
541 | ||
542 | EXPORT_SYMBOL(pci_choose_state); | |
543 | ||
b56a5a23 MT |
544 | static int pci_save_pcie_state(struct pci_dev *dev) |
545 | { | |
546 | int pos, i = 0; | |
547 | struct pci_cap_saved_state *save_state; | |
548 | u16 *cap; | |
549 | ||
550 | pos = pci_find_capability(dev, PCI_CAP_ID_EXP); | |
551 | if (pos <= 0) | |
552 | return 0; | |
553 | ||
9f35575d EB |
554 | save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP); |
555 | if (!save_state) | |
556 | save_state = kzalloc(sizeof(*save_state) + sizeof(u16) * 4, GFP_KERNEL); | |
b56a5a23 MT |
557 | if (!save_state) { |
558 | dev_err(&dev->dev, "Out of memory in pci_save_pcie_state\n"); | |
559 | return -ENOMEM; | |
560 | } | |
561 | cap = (u16 *)&save_state->data[0]; | |
562 | ||
563 | pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &cap[i++]); | |
564 | pci_read_config_word(dev, pos + PCI_EXP_LNKCTL, &cap[i++]); | |
565 | pci_read_config_word(dev, pos + PCI_EXP_SLTCTL, &cap[i++]); | |
566 | pci_read_config_word(dev, pos + PCI_EXP_RTCTL, &cap[i++]); | |
567 | pci_add_saved_cap(dev, save_state); | |
568 | return 0; | |
569 | } | |
570 | ||
571 | static void pci_restore_pcie_state(struct pci_dev *dev) | |
572 | { | |
573 | int i = 0, pos; | |
574 | struct pci_cap_saved_state *save_state; | |
575 | u16 *cap; | |
576 | ||
577 | save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP); | |
578 | pos = pci_find_capability(dev, PCI_CAP_ID_EXP); | |
579 | if (!save_state || pos <= 0) | |
580 | return; | |
581 | cap = (u16 *)&save_state->data[0]; | |
582 | ||
583 | pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, cap[i++]); | |
584 | pci_write_config_word(dev, pos + PCI_EXP_LNKCTL, cap[i++]); | |
585 | pci_write_config_word(dev, pos + PCI_EXP_SLTCTL, cap[i++]); | |
586 | pci_write_config_word(dev, pos + PCI_EXP_RTCTL, cap[i++]); | |
b56a5a23 MT |
587 | } |
588 | ||
cc692a5f SH |
589 | |
590 | static int pci_save_pcix_state(struct pci_dev *dev) | |
591 | { | |
592 | int pos, i = 0; | |
593 | struct pci_cap_saved_state *save_state; | |
594 | u16 *cap; | |
595 | ||
596 | pos = pci_find_capability(dev, PCI_CAP_ID_PCIX); | |
597 | if (pos <= 0) | |
598 | return 0; | |
599 | ||
9f35575d EB |
600 | save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP); |
601 | if (!save_state) | |
602 | save_state = kzalloc(sizeof(*save_state) + sizeof(u16), GFP_KERNEL); | |
cc692a5f SH |
603 | if (!save_state) { |
604 | dev_err(&dev->dev, "Out of memory in pci_save_pcie_state\n"); | |
605 | return -ENOMEM; | |
606 | } | |
607 | cap = (u16 *)&save_state->data[0]; | |
608 | ||
609 | pci_read_config_word(dev, pos + PCI_X_CMD, &cap[i++]); | |
610 | pci_add_saved_cap(dev, save_state); | |
611 | return 0; | |
612 | } | |
613 | ||
614 | static void pci_restore_pcix_state(struct pci_dev *dev) | |
615 | { | |
616 | int i = 0, pos; | |
617 | struct pci_cap_saved_state *save_state; | |
618 | u16 *cap; | |
619 | ||
620 | save_state = pci_find_saved_cap(dev, PCI_CAP_ID_PCIX); | |
621 | pos = pci_find_capability(dev, PCI_CAP_ID_PCIX); | |
622 | if (!save_state || pos <= 0) | |
623 | return; | |
624 | cap = (u16 *)&save_state->data[0]; | |
625 | ||
626 | pci_write_config_word(dev, pos + PCI_X_CMD, cap[i++]); | |
cc692a5f SH |
627 | } |
628 | ||
629 | ||
1da177e4 LT |
630 | /** |
631 | * pci_save_state - save the PCI configuration space of a device before suspending | |
632 | * @dev: - PCI device that we're dealing with | |
1da177e4 LT |
633 | */ |
634 | int | |
635 | pci_save_state(struct pci_dev *dev) | |
636 | { | |
637 | int i; | |
638 | /* XXX: 100% dword access ok here? */ | |
639 | for (i = 0; i < 16; i++) | |
640 | pci_read_config_dword(dev, i * 4,&dev->saved_config_space[i]); | |
b56a5a23 MT |
641 | if ((i = pci_save_pcie_state(dev)) != 0) |
642 | return i; | |
cc692a5f SH |
643 | if ((i = pci_save_pcix_state(dev)) != 0) |
644 | return i; | |
1da177e4 LT |
645 | return 0; |
646 | } | |
647 | ||
648 | /** | |
649 | * pci_restore_state - Restore the saved state of a PCI device | |
650 | * @dev: - PCI device that we're dealing with | |
1da177e4 LT |
651 | */ |
652 | int | |
653 | pci_restore_state(struct pci_dev *dev) | |
654 | { | |
655 | int i; | |
04d9c1a1 | 656 | int val; |
1da177e4 | 657 | |
b56a5a23 MT |
658 | /* PCI Express register must be restored first */ |
659 | pci_restore_pcie_state(dev); | |
660 | ||
8b8c8d28 YL |
661 | /* |
662 | * The Base Address register should be programmed before the command | |
663 | * register(s) | |
664 | */ | |
665 | for (i = 15; i >= 0; i--) { | |
04d9c1a1 DJ |
666 | pci_read_config_dword(dev, i * 4, &val); |
667 | if (val != dev->saved_config_space[i]) { | |
668 | printk(KERN_DEBUG "PM: Writing back config space on " | |
669 | "device %s at offset %x (was %x, writing %x)\n", | |
670 | pci_name(dev), i, | |
671 | val, (int)dev->saved_config_space[i]); | |
672 | pci_write_config_dword(dev,i * 4, | |
673 | dev->saved_config_space[i]); | |
674 | } | |
675 | } | |
cc692a5f | 676 | pci_restore_pcix_state(dev); |
41017f0c | 677 | pci_restore_msi_state(dev); |
8fed4b65 | 678 | |
1da177e4 LT |
679 | return 0; |
680 | } | |
681 | ||
38cc1302 HS |
682 | static int do_pci_enable_device(struct pci_dev *dev, int bars) |
683 | { | |
684 | int err; | |
685 | ||
686 | err = pci_set_power_state(dev, PCI_D0); | |
687 | if (err < 0 && err != -EIO) | |
688 | return err; | |
689 | err = pcibios_enable_device(dev, bars); | |
690 | if (err < 0) | |
691 | return err; | |
692 | pci_fixup_device(pci_fixup_enable, dev); | |
693 | ||
694 | return 0; | |
695 | } | |
696 | ||
697 | /** | |
698 | * __pci_reenable_device - Resume abandoned device | |
699 | * @dev: PCI device to be resumed | |
700 | * | |
701 | * Note this function is a backend of pci_default_resume and is not supposed | |
702 | * to be called by normal code, write proper resume handler and use it instead. | |
703 | */ | |
704 | int | |
705 | __pci_reenable_device(struct pci_dev *dev) | |
706 | { | |
707 | if (atomic_read(&dev->enable_cnt)) | |
708 | return do_pci_enable_device(dev, (1 << PCI_NUM_RESOURCES) - 1); | |
709 | return 0; | |
710 | } | |
711 | ||
1da177e4 LT |
712 | /** |
713 | * pci_enable_device_bars - Initialize some of a device for use | |
714 | * @dev: PCI device to be initialized | |
715 | * @bars: bitmask of BAR's that must be configured | |
716 | * | |
717 | * Initialize device before it's used by a driver. Ask low-level code | |
9fb625c3 | 718 | * to enable selected I/O and memory resources. Wake up the device if it |
1da177e4 LT |
719 | * was suspended. Beware, this function can fail. |
720 | */ | |
1da177e4 LT |
721 | int |
722 | pci_enable_device_bars(struct pci_dev *dev, int bars) | |
723 | { | |
724 | int err; | |
725 | ||
9fb625c3 HS |
726 | if (atomic_add_return(1, &dev->enable_cnt) > 1) |
727 | return 0; /* already enabled */ | |
728 | ||
38cc1302 | 729 | err = do_pci_enable_device(dev, bars); |
95a62965 | 730 | if (err < 0) |
38cc1302 | 731 | atomic_dec(&dev->enable_cnt); |
9fb625c3 | 732 | return err; |
1da177e4 LT |
733 | } |
734 | ||
bae94d02 IPG |
735 | /** |
736 | * pci_enable_device - Initialize device before it's used by a driver. | |
737 | * @dev: PCI device to be initialized | |
738 | * | |
739 | * Initialize device before it's used by a driver. Ask low-level code | |
740 | * to enable I/O and memory. Wake up the device if it was suspended. | |
741 | * Beware, this function can fail. | |
742 | * | |
743 | * Note we don't actually enable the device many times if we call | |
744 | * this function repeatedly (we just increment the count). | |
745 | */ | |
746 | int pci_enable_device(struct pci_dev *dev) | |
747 | { | |
9fb625c3 | 748 | return pci_enable_device_bars(dev, (1 << PCI_NUM_RESOURCES) - 1); |
bae94d02 IPG |
749 | } |
750 | ||
9ac7849e TH |
751 | /* |
752 | * Managed PCI resources. This manages device on/off, intx/msi/msix | |
753 | * on/off and BAR regions. pci_dev itself records msi/msix status, so | |
754 | * there's no need to track it separately. pci_devres is initialized | |
755 | * when a device is enabled using managed PCI device enable interface. | |
756 | */ | |
757 | struct pci_devres { | |
7f375f32 TH |
758 | unsigned int enabled:1; |
759 | unsigned int pinned:1; | |
9ac7849e TH |
760 | unsigned int orig_intx:1; |
761 | unsigned int restore_intx:1; | |
762 | u32 region_mask; | |
763 | }; | |
764 | ||
765 | static void pcim_release(struct device *gendev, void *res) | |
766 | { | |
767 | struct pci_dev *dev = container_of(gendev, struct pci_dev, dev); | |
768 | struct pci_devres *this = res; | |
769 | int i; | |
770 | ||
771 | if (dev->msi_enabled) | |
772 | pci_disable_msi(dev); | |
773 | if (dev->msix_enabled) | |
774 | pci_disable_msix(dev); | |
775 | ||
776 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) | |
777 | if (this->region_mask & (1 << i)) | |
778 | pci_release_region(dev, i); | |
779 | ||
780 | if (this->restore_intx) | |
781 | pci_intx(dev, this->orig_intx); | |
782 | ||
7f375f32 | 783 | if (this->enabled && !this->pinned) |
9ac7849e TH |
784 | pci_disable_device(dev); |
785 | } | |
786 | ||
787 | static struct pci_devres * get_pci_dr(struct pci_dev *pdev) | |
788 | { | |
789 | struct pci_devres *dr, *new_dr; | |
790 | ||
791 | dr = devres_find(&pdev->dev, pcim_release, NULL, NULL); | |
792 | if (dr) | |
793 | return dr; | |
794 | ||
795 | new_dr = devres_alloc(pcim_release, sizeof(*new_dr), GFP_KERNEL); | |
796 | if (!new_dr) | |
797 | return NULL; | |
798 | return devres_get(&pdev->dev, new_dr, NULL, NULL); | |
799 | } | |
800 | ||
801 | static struct pci_devres * find_pci_dr(struct pci_dev *pdev) | |
802 | { | |
803 | if (pci_is_managed(pdev)) | |
804 | return devres_find(&pdev->dev, pcim_release, NULL, NULL); | |
805 | return NULL; | |
806 | } | |
807 | ||
808 | /** | |
809 | * pcim_enable_device - Managed pci_enable_device() | |
810 | * @pdev: PCI device to be initialized | |
811 | * | |
812 | * Managed pci_enable_device(). | |
813 | */ | |
814 | int pcim_enable_device(struct pci_dev *pdev) | |
815 | { | |
816 | struct pci_devres *dr; | |
817 | int rc; | |
818 | ||
819 | dr = get_pci_dr(pdev); | |
820 | if (unlikely(!dr)) | |
821 | return -ENOMEM; | |
7f375f32 | 822 | WARN_ON(!!dr->enabled); |
9ac7849e TH |
823 | |
824 | rc = pci_enable_device(pdev); | |
825 | if (!rc) { | |
826 | pdev->is_managed = 1; | |
7f375f32 | 827 | dr->enabled = 1; |
9ac7849e TH |
828 | } |
829 | return rc; | |
830 | } | |
831 | ||
832 | /** | |
833 | * pcim_pin_device - Pin managed PCI device | |
834 | * @pdev: PCI device to pin | |
835 | * | |
836 | * Pin managed PCI device @pdev. Pinned device won't be disabled on | |
837 | * driver detach. @pdev must have been enabled with | |
838 | * pcim_enable_device(). | |
839 | */ | |
840 | void pcim_pin_device(struct pci_dev *pdev) | |
841 | { | |
842 | struct pci_devres *dr; | |
843 | ||
844 | dr = find_pci_dr(pdev); | |
7f375f32 | 845 | WARN_ON(!dr || !dr->enabled); |
9ac7849e | 846 | if (dr) |
7f375f32 | 847 | dr->pinned = 1; |
9ac7849e TH |
848 | } |
849 | ||
1da177e4 LT |
850 | /** |
851 | * pcibios_disable_device - disable arch specific PCI resources for device dev | |
852 | * @dev: the PCI device to disable | |
853 | * | |
854 | * Disables architecture specific PCI resources for the device. This | |
855 | * is the default implementation. Architecture implementations can | |
856 | * override this. | |
857 | */ | |
858 | void __attribute__ ((weak)) pcibios_disable_device (struct pci_dev *dev) {} | |
859 | ||
860 | /** | |
861 | * pci_disable_device - Disable PCI device after use | |
862 | * @dev: PCI device to be disabled | |
863 | * | |
864 | * Signal to the system that the PCI device is not in use by the system | |
865 | * anymore. This only involves disabling PCI bus-mastering, if active. | |
bae94d02 IPG |
866 | * |
867 | * Note we don't actually disable the device until all callers of | |
868 | * pci_device_enable() have called pci_device_disable(). | |
1da177e4 LT |
869 | */ |
870 | void | |
871 | pci_disable_device(struct pci_dev *dev) | |
872 | { | |
9ac7849e | 873 | struct pci_devres *dr; |
1da177e4 | 874 | u16 pci_command; |
99dc804d | 875 | |
9ac7849e TH |
876 | dr = find_pci_dr(dev); |
877 | if (dr) | |
7f375f32 | 878 | dr->enabled = 0; |
9ac7849e | 879 | |
bae94d02 IPG |
880 | if (atomic_sub_return(1, &dev->enable_cnt) != 0) |
881 | return; | |
882 | ||
1da177e4 LT |
883 | pci_read_config_word(dev, PCI_COMMAND, &pci_command); |
884 | if (pci_command & PCI_COMMAND_MASTER) { | |
885 | pci_command &= ~PCI_COMMAND_MASTER; | |
886 | pci_write_config_word(dev, PCI_COMMAND, pci_command); | |
887 | } | |
ceb43744 | 888 | dev->is_busmaster = 0; |
1da177e4 LT |
889 | |
890 | pcibios_disable_device(dev); | |
891 | } | |
892 | ||
f7bdd12d BK |
893 | /** |
894 | * pcibios_set_pcie_reset_state - set reset state for device dev | |
895 | * @dev: the PCI-E device reset | |
896 | * @state: Reset state to enter into | |
897 | * | |
898 | * | |
899 | * Sets the PCI-E reset state for the device. This is the default | |
900 | * implementation. Architecture implementations can override this. | |
901 | */ | |
902 | int __attribute__ ((weak)) pcibios_set_pcie_reset_state(struct pci_dev *dev, | |
903 | enum pcie_reset_state state) | |
904 | { | |
905 | return -EINVAL; | |
906 | } | |
907 | ||
908 | /** | |
909 | * pci_set_pcie_reset_state - set reset state for device dev | |
910 | * @dev: the PCI-E device reset | |
911 | * @state: Reset state to enter into | |
912 | * | |
913 | * | |
914 | * Sets the PCI reset state for the device. | |
915 | */ | |
916 | int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state) | |
917 | { | |
918 | return pcibios_set_pcie_reset_state(dev, state); | |
919 | } | |
920 | ||
1da177e4 | 921 | /** |
075c1771 DB |
922 | * pci_enable_wake - enable PCI device as wakeup event source |
923 | * @dev: PCI device affected | |
924 | * @state: PCI state from which device will issue wakeup events | |
925 | * @enable: True to enable event generation; false to disable | |
926 | * | |
927 | * This enables the device as a wakeup event source, or disables it. | |
928 | * When such events involves platform-specific hooks, those hooks are | |
929 | * called automatically by this routine. | |
930 | * | |
931 | * Devices with legacy power management (no standard PCI PM capabilities) | |
932 | * always require such platform hooks. Depending on the platform, devices | |
933 | * supporting the standard PCI PME# signal may require such platform hooks; | |
934 | * they always update bits in config space to allow PME# generation. | |
935 | * | |
936 | * -EIO is returned if the device can't ever be a wakeup event source. | |
937 | * -EINVAL is returned if the device can't generate wakeup events from | |
938 | * the specified PCI state. Returns zero if the operation is successful. | |
1da177e4 LT |
939 | */ |
940 | int pci_enable_wake(struct pci_dev *dev, pci_power_t state, int enable) | |
941 | { | |
942 | int pm; | |
075c1771 | 943 | int status; |
1da177e4 LT |
944 | u16 value; |
945 | ||
075c1771 DB |
946 | /* Note that drivers should verify device_may_wakeup(&dev->dev) |
947 | * before calling this function. Platform code should report | |
948 | * errors when drivers try to enable wakeup on devices that | |
949 | * can't issue wakeups, or on which wakeups were disabled by | |
950 | * userspace updating the /sys/devices.../power/wakeup file. | |
951 | */ | |
952 | ||
953 | status = call_platform_enable_wakeup(&dev->dev, enable); | |
954 | ||
1da177e4 LT |
955 | /* find PCI PM capability in list */ |
956 | pm = pci_find_capability(dev, PCI_CAP_ID_PM); | |
957 | ||
075c1771 DB |
958 | /* If device doesn't support PM Capabilities, but caller wants to |
959 | * disable wake events, it's a NOP. Otherwise fail unless the | |
960 | * platform hooks handled this legacy device already. | |
961 | */ | |
962 | if (!pm) | |
963 | return enable ? status : 0; | |
1da177e4 LT |
964 | |
965 | /* Check device's ability to generate PME# */ | |
966 | pci_read_config_word(dev,pm+PCI_PM_PMC,&value); | |
967 | ||
968 | value &= PCI_PM_CAP_PME_MASK; | |
969 | value >>= ffs(PCI_PM_CAP_PME_MASK) - 1; /* First bit of mask */ | |
970 | ||
971 | /* Check if it can generate PME# from requested state. */ | |
075c1771 DB |
972 | if (!value || !(value & (1 << state))) { |
973 | /* if it can't, revert what the platform hook changed, | |
974 | * always reporting the base "EINVAL, can't PME#" error | |
975 | */ | |
976 | if (enable) | |
977 | call_platform_enable_wakeup(&dev->dev, 0); | |
1da177e4 | 978 | return enable ? -EINVAL : 0; |
075c1771 | 979 | } |
1da177e4 LT |
980 | |
981 | pci_read_config_word(dev, pm + PCI_PM_CTRL, &value); | |
982 | ||
983 | /* Clear PME_Status by writing 1 to it and enable PME# */ | |
984 | value |= PCI_PM_CTRL_PME_STATUS | PCI_PM_CTRL_PME_ENABLE; | |
985 | ||
986 | if (!enable) | |
987 | value &= ~PCI_PM_CTRL_PME_ENABLE; | |
988 | ||
989 | pci_write_config_word(dev, pm + PCI_PM_CTRL, value); | |
075c1771 | 990 | |
1da177e4 LT |
991 | return 0; |
992 | } | |
993 | ||
994 | int | |
995 | pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge) | |
996 | { | |
997 | u8 pin; | |
998 | ||
514d207d | 999 | pin = dev->pin; |
1da177e4 LT |
1000 | if (!pin) |
1001 | return -1; | |
1002 | pin--; | |
1003 | while (dev->bus->self) { | |
1004 | pin = (pin + PCI_SLOT(dev->devfn)) % 4; | |
1005 | dev = dev->bus->self; | |
1006 | } | |
1007 | *bridge = dev; | |
1008 | return pin; | |
1009 | } | |
1010 | ||
1011 | /** | |
1012 | * pci_release_region - Release a PCI bar | |
1013 | * @pdev: PCI device whose resources were previously reserved by pci_request_region | |
1014 | * @bar: BAR to release | |
1015 | * | |
1016 | * Releases the PCI I/O and memory resources previously reserved by a | |
1017 | * successful call to pci_request_region. Call this function only | |
1018 | * after all use of the PCI regions has ceased. | |
1019 | */ | |
1020 | void pci_release_region(struct pci_dev *pdev, int bar) | |
1021 | { | |
9ac7849e TH |
1022 | struct pci_devres *dr; |
1023 | ||
1da177e4 LT |
1024 | if (pci_resource_len(pdev, bar) == 0) |
1025 | return; | |
1026 | if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) | |
1027 | release_region(pci_resource_start(pdev, bar), | |
1028 | pci_resource_len(pdev, bar)); | |
1029 | else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) | |
1030 | release_mem_region(pci_resource_start(pdev, bar), | |
1031 | pci_resource_len(pdev, bar)); | |
9ac7849e TH |
1032 | |
1033 | dr = find_pci_dr(pdev); | |
1034 | if (dr) | |
1035 | dr->region_mask &= ~(1 << bar); | |
1da177e4 LT |
1036 | } |
1037 | ||
1038 | /** | |
1039 | * pci_request_region - Reserved PCI I/O and memory resource | |
1040 | * @pdev: PCI device whose resources are to be reserved | |
1041 | * @bar: BAR to be reserved | |
1042 | * @res_name: Name to be associated with resource. | |
1043 | * | |
1044 | * Mark the PCI region associated with PCI device @pdev BR @bar as | |
1045 | * being reserved by owner @res_name. Do not access any | |
1046 | * address inside the PCI regions unless this call returns | |
1047 | * successfully. | |
1048 | * | |
1049 | * Returns 0 on success, or %EBUSY on error. A warning | |
1050 | * message is also printed on failure. | |
1051 | */ | |
3c990e92 | 1052 | int pci_request_region(struct pci_dev *pdev, int bar, const char *res_name) |
1da177e4 | 1053 | { |
9ac7849e TH |
1054 | struct pci_devres *dr; |
1055 | ||
1da177e4 LT |
1056 | if (pci_resource_len(pdev, bar) == 0) |
1057 | return 0; | |
1058 | ||
1059 | if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) { | |
1060 | if (!request_region(pci_resource_start(pdev, bar), | |
1061 | pci_resource_len(pdev, bar), res_name)) | |
1062 | goto err_out; | |
1063 | } | |
1064 | else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) { | |
1065 | if (!request_mem_region(pci_resource_start(pdev, bar), | |
1066 | pci_resource_len(pdev, bar), res_name)) | |
1067 | goto err_out; | |
1068 | } | |
9ac7849e TH |
1069 | |
1070 | dr = find_pci_dr(pdev); | |
1071 | if (dr) | |
1072 | dr->region_mask |= 1 << bar; | |
1073 | ||
1da177e4 LT |
1074 | return 0; |
1075 | ||
1076 | err_out: | |
1396a8c3 GKH |
1077 | printk (KERN_WARNING "PCI: Unable to reserve %s region #%d:%llx@%llx " |
1078 | "for device %s\n", | |
1da177e4 LT |
1079 | pci_resource_flags(pdev, bar) & IORESOURCE_IO ? "I/O" : "mem", |
1080 | bar + 1, /* PCI BAR # */ | |
1396a8c3 GKH |
1081 | (unsigned long long)pci_resource_len(pdev, bar), |
1082 | (unsigned long long)pci_resource_start(pdev, bar), | |
1da177e4 LT |
1083 | pci_name(pdev)); |
1084 | return -EBUSY; | |
1085 | } | |
1086 | ||
c87deff7 HS |
1087 | /** |
1088 | * pci_release_selected_regions - Release selected PCI I/O and memory resources | |
1089 | * @pdev: PCI device whose resources were previously reserved | |
1090 | * @bars: Bitmask of BARs to be released | |
1091 | * | |
1092 | * Release selected PCI I/O and memory resources previously reserved. | |
1093 | * Call this function only after all use of the PCI regions has ceased. | |
1094 | */ | |
1095 | void pci_release_selected_regions(struct pci_dev *pdev, int bars) | |
1096 | { | |
1097 | int i; | |
1098 | ||
1099 | for (i = 0; i < 6; i++) | |
1100 | if (bars & (1 << i)) | |
1101 | pci_release_region(pdev, i); | |
1102 | } | |
1103 | ||
1104 | /** | |
1105 | * pci_request_selected_regions - Reserve selected PCI I/O and memory resources | |
1106 | * @pdev: PCI device whose resources are to be reserved | |
1107 | * @bars: Bitmask of BARs to be requested | |
1108 | * @res_name: Name to be associated with resource | |
1109 | */ | |
1110 | int pci_request_selected_regions(struct pci_dev *pdev, int bars, | |
1111 | const char *res_name) | |
1112 | { | |
1113 | int i; | |
1114 | ||
1115 | for (i = 0; i < 6; i++) | |
1116 | if (bars & (1 << i)) | |
1117 | if(pci_request_region(pdev, i, res_name)) | |
1118 | goto err_out; | |
1119 | return 0; | |
1120 | ||
1121 | err_out: | |
1122 | while(--i >= 0) | |
1123 | if (bars & (1 << i)) | |
1124 | pci_release_region(pdev, i); | |
1125 | ||
1126 | return -EBUSY; | |
1127 | } | |
1da177e4 LT |
1128 | |
1129 | /** | |
1130 | * pci_release_regions - Release reserved PCI I/O and memory resources | |
1131 | * @pdev: PCI device whose resources were previously reserved by pci_request_regions | |
1132 | * | |
1133 | * Releases all PCI I/O and memory resources previously reserved by a | |
1134 | * successful call to pci_request_regions. Call this function only | |
1135 | * after all use of the PCI regions has ceased. | |
1136 | */ | |
1137 | ||
1138 | void pci_release_regions(struct pci_dev *pdev) | |
1139 | { | |
c87deff7 | 1140 | pci_release_selected_regions(pdev, (1 << 6) - 1); |
1da177e4 LT |
1141 | } |
1142 | ||
1143 | /** | |
1144 | * pci_request_regions - Reserved PCI I/O and memory resources | |
1145 | * @pdev: PCI device whose resources are to be reserved | |
1146 | * @res_name: Name to be associated with resource. | |
1147 | * | |
1148 | * Mark all PCI regions associated with PCI device @pdev as | |
1149 | * being reserved by owner @res_name. Do not access any | |
1150 | * address inside the PCI regions unless this call returns | |
1151 | * successfully. | |
1152 | * | |
1153 | * Returns 0 on success, or %EBUSY on error. A warning | |
1154 | * message is also printed on failure. | |
1155 | */ | |
3c990e92 | 1156 | int pci_request_regions(struct pci_dev *pdev, const char *res_name) |
1da177e4 | 1157 | { |
c87deff7 | 1158 | return pci_request_selected_regions(pdev, ((1 << 6) - 1), res_name); |
1da177e4 LT |
1159 | } |
1160 | ||
1161 | /** | |
1162 | * pci_set_master - enables bus-mastering for device dev | |
1163 | * @dev: the PCI device to enable | |
1164 | * | |
1165 | * Enables bus-mastering on the device and calls pcibios_set_master() | |
1166 | * to do the needed arch specific settings. | |
1167 | */ | |
1168 | void | |
1169 | pci_set_master(struct pci_dev *dev) | |
1170 | { | |
1171 | u16 cmd; | |
1172 | ||
1173 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
1174 | if (! (cmd & PCI_COMMAND_MASTER)) { | |
1175 | pr_debug("PCI: Enabling bus mastering for device %s\n", pci_name(dev)); | |
1176 | cmd |= PCI_COMMAND_MASTER; | |
1177 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
1178 | } | |
1179 | dev->is_busmaster = 1; | |
1180 | pcibios_set_master(dev); | |
1181 | } | |
1182 | ||
edb2d97e MW |
1183 | #ifdef PCI_DISABLE_MWI |
1184 | int pci_set_mwi(struct pci_dev *dev) | |
1185 | { | |
1186 | return 0; | |
1187 | } | |
1188 | ||
1189 | void pci_clear_mwi(struct pci_dev *dev) | |
1190 | { | |
1191 | } | |
1192 | ||
1193 | #else | |
ebf5a248 MW |
1194 | |
1195 | #ifndef PCI_CACHE_LINE_BYTES | |
1196 | #define PCI_CACHE_LINE_BYTES L1_CACHE_BYTES | |
1197 | #endif | |
1198 | ||
1da177e4 | 1199 | /* This can be overridden by arch code. */ |
ebf5a248 MW |
1200 | /* Don't forget this is measured in 32-bit words, not bytes */ |
1201 | u8 pci_cache_line_size = PCI_CACHE_LINE_BYTES / 4; | |
1da177e4 LT |
1202 | |
1203 | /** | |
edb2d97e MW |
1204 | * pci_set_cacheline_size - ensure the CACHE_LINE_SIZE register is programmed |
1205 | * @dev: the PCI device for which MWI is to be enabled | |
1da177e4 | 1206 | * |
edb2d97e MW |
1207 | * Helper function for pci_set_mwi. |
1208 | * Originally copied from drivers/net/acenic.c. | |
1da177e4 LT |
1209 | * Copyright 1998-2001 by Jes Sorensen, <jes@trained-monkey.org>. |
1210 | * | |
1211 | * RETURNS: An appropriate -ERRNO error value on error, or zero for success. | |
1212 | */ | |
1213 | static int | |
edb2d97e | 1214 | pci_set_cacheline_size(struct pci_dev *dev) |
1da177e4 LT |
1215 | { |
1216 | u8 cacheline_size; | |
1217 | ||
1218 | if (!pci_cache_line_size) | |
1219 | return -EINVAL; /* The system doesn't support MWI. */ | |
1220 | ||
1221 | /* Validate current setting: the PCI_CACHE_LINE_SIZE must be | |
1222 | equal to or multiple of the right value. */ | |
1223 | pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); | |
1224 | if (cacheline_size >= pci_cache_line_size && | |
1225 | (cacheline_size % pci_cache_line_size) == 0) | |
1226 | return 0; | |
1227 | ||
1228 | /* Write the correct value. */ | |
1229 | pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, pci_cache_line_size); | |
1230 | /* Read it back. */ | |
1231 | pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); | |
1232 | if (cacheline_size == pci_cache_line_size) | |
1233 | return 0; | |
1234 | ||
1235 | printk(KERN_DEBUG "PCI: cache line size of %d is not supported " | |
1236 | "by device %s\n", pci_cache_line_size << 2, pci_name(dev)); | |
1237 | ||
1238 | return -EINVAL; | |
1239 | } | |
1da177e4 LT |
1240 | |
1241 | /** | |
1242 | * pci_set_mwi - enables memory-write-invalidate PCI transaction | |
1243 | * @dev: the PCI device for which MWI is enabled | |
1244 | * | |
1245 | * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND, | |
1246 | * and then calls @pcibios_set_mwi to do the needed arch specific | |
1247 | * operations or a generic mwi-prep function. | |
1248 | * | |
1249 | * RETURNS: An appropriate -ERRNO error value on error, or zero for success. | |
1250 | */ | |
1251 | int | |
1252 | pci_set_mwi(struct pci_dev *dev) | |
1253 | { | |
1254 | int rc; | |
1255 | u16 cmd; | |
1256 | ||
edb2d97e | 1257 | rc = pci_set_cacheline_size(dev); |
1da177e4 LT |
1258 | if (rc) |
1259 | return rc; | |
1260 | ||
1261 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
1262 | if (! (cmd & PCI_COMMAND_INVALIDATE)) { | |
1263 | pr_debug("PCI: Enabling Mem-Wr-Inval for device %s\n", pci_name(dev)); | |
1264 | cmd |= PCI_COMMAND_INVALIDATE; | |
1265 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
1266 | } | |
1267 | ||
1268 | return 0; | |
1269 | } | |
1270 | ||
1271 | /** | |
1272 | * pci_clear_mwi - disables Memory-Write-Invalidate for device dev | |
1273 | * @dev: the PCI device to disable | |
1274 | * | |
1275 | * Disables PCI Memory-Write-Invalidate transaction on the device | |
1276 | */ | |
1277 | void | |
1278 | pci_clear_mwi(struct pci_dev *dev) | |
1279 | { | |
1280 | u16 cmd; | |
1281 | ||
1282 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
1283 | if (cmd & PCI_COMMAND_INVALIDATE) { | |
1284 | cmd &= ~PCI_COMMAND_INVALIDATE; | |
1285 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
1286 | } | |
1287 | } | |
edb2d97e | 1288 | #endif /* ! PCI_DISABLE_MWI */ |
1da177e4 | 1289 | |
a04ce0ff BR |
1290 | /** |
1291 | * pci_intx - enables/disables PCI INTx for device dev | |
8f7020d3 RD |
1292 | * @pdev: the PCI device to operate on |
1293 | * @enable: boolean: whether to enable or disable PCI INTx | |
a04ce0ff BR |
1294 | * |
1295 | * Enables/disables PCI INTx for device dev | |
1296 | */ | |
1297 | void | |
1298 | pci_intx(struct pci_dev *pdev, int enable) | |
1299 | { | |
1300 | u16 pci_command, new; | |
1301 | ||
1302 | pci_read_config_word(pdev, PCI_COMMAND, &pci_command); | |
1303 | ||
1304 | if (enable) { | |
1305 | new = pci_command & ~PCI_COMMAND_INTX_DISABLE; | |
1306 | } else { | |
1307 | new = pci_command | PCI_COMMAND_INTX_DISABLE; | |
1308 | } | |
1309 | ||
1310 | if (new != pci_command) { | |
9ac7849e TH |
1311 | struct pci_devres *dr; |
1312 | ||
2fd9d74b | 1313 | pci_write_config_word(pdev, PCI_COMMAND, new); |
9ac7849e TH |
1314 | |
1315 | dr = find_pci_dr(pdev); | |
1316 | if (dr && !dr->restore_intx) { | |
1317 | dr->restore_intx = 1; | |
1318 | dr->orig_intx = !enable; | |
1319 | } | |
a04ce0ff BR |
1320 | } |
1321 | } | |
1322 | ||
f5f2b131 EB |
1323 | /** |
1324 | * pci_msi_off - disables any msi or msix capabilities | |
8d7d86e9 | 1325 | * @dev: the PCI device to operate on |
f5f2b131 EB |
1326 | * |
1327 | * If you want to use msi see pci_enable_msi and friends. | |
1328 | * This is a lower level primitive that allows us to disable | |
1329 | * msi operation at the device level. | |
1330 | */ | |
1331 | void pci_msi_off(struct pci_dev *dev) | |
1332 | { | |
1333 | int pos; | |
1334 | u16 control; | |
1335 | ||
1336 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
1337 | if (pos) { | |
1338 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
1339 | control &= ~PCI_MSI_FLAGS_ENABLE; | |
1340 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); | |
1341 | } | |
1342 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
1343 | if (pos) { | |
1344 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); | |
1345 | control &= ~PCI_MSIX_FLAGS_ENABLE; | |
1346 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
1347 | } | |
1348 | } | |
1349 | ||
1da177e4 LT |
1350 | #ifndef HAVE_ARCH_PCI_SET_DMA_MASK |
1351 | /* | |
1352 | * These can be overridden by arch-specific implementations | |
1353 | */ | |
1354 | int | |
1355 | pci_set_dma_mask(struct pci_dev *dev, u64 mask) | |
1356 | { | |
1357 | if (!pci_dma_supported(dev, mask)) | |
1358 | return -EIO; | |
1359 | ||
1360 | dev->dma_mask = mask; | |
1361 | ||
1362 | return 0; | |
1363 | } | |
1364 | ||
1da177e4 LT |
1365 | int |
1366 | pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask) | |
1367 | { | |
1368 | if (!pci_dma_supported(dev, mask)) | |
1369 | return -EIO; | |
1370 | ||
1371 | dev->dev.coherent_dma_mask = mask; | |
1372 | ||
1373 | return 0; | |
1374 | } | |
1375 | #endif | |
c87deff7 | 1376 | |
d556ad4b PO |
1377 | /** |
1378 | * pcix_get_max_mmrbc - get PCI-X maximum designed memory read byte count | |
1379 | * @dev: PCI device to query | |
1380 | * | |
1381 | * Returns mmrbc: maximum designed memory read count in bytes | |
1382 | * or appropriate error value. | |
1383 | */ | |
1384 | int pcix_get_max_mmrbc(struct pci_dev *dev) | |
1385 | { | |
1386 | int ret, err, cap; | |
1387 | u32 stat; | |
1388 | ||
1389 | cap = pci_find_capability(dev, PCI_CAP_ID_PCIX); | |
1390 | if (!cap) | |
1391 | return -EINVAL; | |
1392 | ||
1393 | err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat); | |
1394 | if (err) | |
1395 | return -EINVAL; | |
1396 | ||
1397 | ret = (stat & PCI_X_STATUS_MAX_READ) >> 12; | |
1398 | ||
1399 | return ret; | |
1400 | } | |
1401 | EXPORT_SYMBOL(pcix_get_max_mmrbc); | |
1402 | ||
1403 | /** | |
1404 | * pcix_get_mmrbc - get PCI-X maximum memory read byte count | |
1405 | * @dev: PCI device to query | |
1406 | * | |
1407 | * Returns mmrbc: maximum memory read count in bytes | |
1408 | * or appropriate error value. | |
1409 | */ | |
1410 | int pcix_get_mmrbc(struct pci_dev *dev) | |
1411 | { | |
1412 | int ret, cap; | |
1413 | u32 cmd; | |
1414 | ||
1415 | cap = pci_find_capability(dev, PCI_CAP_ID_PCIX); | |
1416 | if (!cap) | |
1417 | return -EINVAL; | |
1418 | ||
1419 | ret = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd); | |
1420 | if (!ret) | |
1421 | ret = 512 << ((cmd & PCI_X_CMD_MAX_READ) >> 2); | |
1422 | ||
1423 | return ret; | |
1424 | } | |
1425 | EXPORT_SYMBOL(pcix_get_mmrbc); | |
1426 | ||
1427 | /** | |
1428 | * pcix_set_mmrbc - set PCI-X maximum memory read byte count | |
1429 | * @dev: PCI device to query | |
1430 | * @mmrbc: maximum memory read count in bytes | |
1431 | * valid values are 512, 1024, 2048, 4096 | |
1432 | * | |
1433 | * If possible sets maximum memory read byte count, some bridges have erratas | |
1434 | * that prevent this. | |
1435 | */ | |
1436 | int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc) | |
1437 | { | |
1438 | int cap, err = -EINVAL; | |
1439 | u32 stat, cmd, v, o; | |
1440 | ||
1441 | if (mmrbc < 512 || mmrbc > 4096 || (mmrbc & (mmrbc-1))) | |
1442 | goto out; | |
1443 | ||
1444 | v = ffs(mmrbc) - 10; | |
1445 | ||
1446 | cap = pci_find_capability(dev, PCI_CAP_ID_PCIX); | |
1447 | if (!cap) | |
1448 | goto out; | |
1449 | ||
1450 | err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat); | |
1451 | if (err) | |
1452 | goto out; | |
1453 | ||
1454 | if (v > (stat & PCI_X_STATUS_MAX_READ) >> 21) | |
1455 | return -E2BIG; | |
1456 | ||
1457 | err = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd); | |
1458 | if (err) | |
1459 | goto out; | |
1460 | ||
1461 | o = (cmd & PCI_X_CMD_MAX_READ) >> 2; | |
1462 | if (o != v) { | |
1463 | if (v > o && dev->bus && | |
1464 | (dev->bus->bus_flags & PCI_BUS_FLAGS_NO_MMRBC)) | |
1465 | return -EIO; | |
1466 | ||
1467 | cmd &= ~PCI_X_CMD_MAX_READ; | |
1468 | cmd |= v << 2; | |
1469 | err = pci_write_config_dword(dev, cap + PCI_X_CMD, cmd); | |
1470 | } | |
1471 | out: | |
1472 | return err; | |
1473 | } | |
1474 | EXPORT_SYMBOL(pcix_set_mmrbc); | |
1475 | ||
1476 | /** | |
1477 | * pcie_get_readrq - get PCI Express read request size | |
1478 | * @dev: PCI device to query | |
1479 | * | |
1480 | * Returns maximum memory read request in bytes | |
1481 | * or appropriate error value. | |
1482 | */ | |
1483 | int pcie_get_readrq(struct pci_dev *dev) | |
1484 | { | |
1485 | int ret, cap; | |
1486 | u16 ctl; | |
1487 | ||
1488 | cap = pci_find_capability(dev, PCI_CAP_ID_EXP); | |
1489 | if (!cap) | |
1490 | return -EINVAL; | |
1491 | ||
1492 | ret = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl); | |
1493 | if (!ret) | |
1494 | ret = 128 << ((ctl & PCI_EXP_DEVCTL_READRQ) >> 12); | |
1495 | ||
1496 | return ret; | |
1497 | } | |
1498 | EXPORT_SYMBOL(pcie_get_readrq); | |
1499 | ||
1500 | /** | |
1501 | * pcie_set_readrq - set PCI Express maximum memory read request | |
1502 | * @dev: PCI device to query | |
1503 | * @count: maximum memory read count in bytes | |
1504 | * valid values are 128, 256, 512, 1024, 2048, 4096 | |
1505 | * | |
1506 | * If possible sets maximum read byte count | |
1507 | */ | |
1508 | int pcie_set_readrq(struct pci_dev *dev, int rq) | |
1509 | { | |
1510 | int cap, err = -EINVAL; | |
1511 | u16 ctl, v; | |
1512 | ||
1513 | if (rq < 128 || rq > 4096 || (rq & (rq-1))) | |
1514 | goto out; | |
1515 | ||
1516 | v = (ffs(rq) - 8) << 12; | |
1517 | ||
1518 | cap = pci_find_capability(dev, PCI_CAP_ID_EXP); | |
1519 | if (!cap) | |
1520 | goto out; | |
1521 | ||
1522 | err = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl); | |
1523 | if (err) | |
1524 | goto out; | |
1525 | ||
1526 | if ((ctl & PCI_EXP_DEVCTL_READRQ) != v) { | |
1527 | ctl &= ~PCI_EXP_DEVCTL_READRQ; | |
1528 | ctl |= v; | |
1529 | err = pci_write_config_dword(dev, cap + PCI_EXP_DEVCTL, ctl); | |
1530 | } | |
1531 | ||
1532 | out: | |
1533 | return err; | |
1534 | } | |
1535 | EXPORT_SYMBOL(pcie_set_readrq); | |
1536 | ||
c87deff7 HS |
1537 | /** |
1538 | * pci_select_bars - Make BAR mask from the type of resource | |
f95d882d | 1539 | * @dev: the PCI device for which BAR mask is made |
c87deff7 HS |
1540 | * @flags: resource type mask to be selected |
1541 | * | |
1542 | * This helper routine makes bar mask from the type of resource. | |
1543 | */ | |
1544 | int pci_select_bars(struct pci_dev *dev, unsigned long flags) | |
1545 | { | |
1546 | int i, bars = 0; | |
1547 | for (i = 0; i < PCI_NUM_RESOURCES; i++) | |
1548 | if (pci_resource_flags(dev, i) & flags) | |
1549 | bars |= (1 << i); | |
1550 | return bars; | |
1551 | } | |
1552 | ||
1da177e4 LT |
1553 | static int __devinit pci_init(void) |
1554 | { | |
1555 | struct pci_dev *dev = NULL; | |
1556 | ||
1557 | while ((dev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, dev)) != NULL) { | |
1558 | pci_fixup_device(pci_fixup_final, dev); | |
1559 | } | |
1560 | return 0; | |
1561 | } | |
1562 | ||
1563 | static int __devinit pci_setup(char *str) | |
1564 | { | |
1565 | while (str) { | |
1566 | char *k = strchr(str, ','); | |
1567 | if (k) | |
1568 | *k++ = 0; | |
1569 | if (*str && (str = pcibios_setup(str)) && *str) { | |
309e57df MW |
1570 | if (!strcmp(str, "nomsi")) { |
1571 | pci_no_msi(); | |
4516a618 AN |
1572 | } else if (!strncmp(str, "cbiosize=", 9)) { |
1573 | pci_cardbus_io_size = memparse(str + 9, &str); | |
1574 | } else if (!strncmp(str, "cbmemsize=", 10)) { | |
1575 | pci_cardbus_mem_size = memparse(str + 10, &str); | |
309e57df MW |
1576 | } else { |
1577 | printk(KERN_ERR "PCI: Unknown option `%s'\n", | |
1578 | str); | |
1579 | } | |
1da177e4 LT |
1580 | } |
1581 | str = k; | |
1582 | } | |
0637a70a | 1583 | return 0; |
1da177e4 | 1584 | } |
0637a70a | 1585 | early_param("pci", pci_setup); |
1da177e4 LT |
1586 | |
1587 | device_initcall(pci_init); | |
1da177e4 | 1588 | |
064b53db | 1589 | EXPORT_SYMBOL_GPL(pci_restore_bars); |
1da177e4 LT |
1590 | EXPORT_SYMBOL(pci_enable_device_bars); |
1591 | EXPORT_SYMBOL(pci_enable_device); | |
9ac7849e TH |
1592 | EXPORT_SYMBOL(pcim_enable_device); |
1593 | EXPORT_SYMBOL(pcim_pin_device); | |
1da177e4 | 1594 | EXPORT_SYMBOL(pci_disable_device); |
1da177e4 LT |
1595 | EXPORT_SYMBOL(pci_find_capability); |
1596 | EXPORT_SYMBOL(pci_bus_find_capability); | |
1597 | EXPORT_SYMBOL(pci_release_regions); | |
1598 | EXPORT_SYMBOL(pci_request_regions); | |
1599 | EXPORT_SYMBOL(pci_release_region); | |
1600 | EXPORT_SYMBOL(pci_request_region); | |
c87deff7 HS |
1601 | EXPORT_SYMBOL(pci_release_selected_regions); |
1602 | EXPORT_SYMBOL(pci_request_selected_regions); | |
1da177e4 LT |
1603 | EXPORT_SYMBOL(pci_set_master); |
1604 | EXPORT_SYMBOL(pci_set_mwi); | |
1605 | EXPORT_SYMBOL(pci_clear_mwi); | |
a04ce0ff | 1606 | EXPORT_SYMBOL_GPL(pci_intx); |
1da177e4 | 1607 | EXPORT_SYMBOL(pci_set_dma_mask); |
1da177e4 LT |
1608 | EXPORT_SYMBOL(pci_set_consistent_dma_mask); |
1609 | EXPORT_SYMBOL(pci_assign_resource); | |
1610 | EXPORT_SYMBOL(pci_find_parent_resource); | |
c87deff7 | 1611 | EXPORT_SYMBOL(pci_select_bars); |
1da177e4 LT |
1612 | |
1613 | EXPORT_SYMBOL(pci_set_power_state); | |
1614 | EXPORT_SYMBOL(pci_save_state); | |
1615 | EXPORT_SYMBOL(pci_restore_state); | |
1616 | EXPORT_SYMBOL(pci_enable_wake); | |
f7bdd12d | 1617 | EXPORT_SYMBOL_GPL(pci_set_pcie_reset_state); |
1da177e4 | 1618 |