]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * $Id: pci.c,v 1.91 1999/01/21 13:34:01 davem Exp $ | |
3 | * | |
4 | * PCI Bus Services, see include/linux/pci.h for further explanation. | |
5 | * | |
6 | * Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter, | |
7 | * David Mosberger-Tang | |
8 | * | |
9 | * Copyright 1997 -- 2000 Martin Mares <mj@ucw.cz> | |
10 | */ | |
11 | ||
12 | #include <linux/kernel.h> | |
13 | #include <linux/delay.h> | |
14 | #include <linux/init.h> | |
15 | #include <linux/pci.h> | |
16 | #include <linux/module.h> | |
17 | #include <linux/spinlock.h> | |
18 | #include <asm/dma.h> /* isa_dma_bridge_buggy */ | |
bc56b9e0 | 19 | #include "pci.h" |
1da177e4 LT |
20 | |
21 | ||
22 | /** | |
23 | * pci_bus_max_busnr - returns maximum PCI bus number of given bus' children | |
24 | * @bus: pointer to PCI bus structure to search | |
25 | * | |
26 | * Given a PCI bus, returns the highest PCI bus number present in the set | |
27 | * including the given PCI bus and its list of child PCI buses. | |
28 | */ | |
29 | unsigned char __devinit | |
30 | pci_bus_max_busnr(struct pci_bus* bus) | |
31 | { | |
32 | struct list_head *tmp; | |
33 | unsigned char max, n; | |
34 | ||
35 | max = bus->number; | |
36 | list_for_each(tmp, &bus->children) { | |
37 | n = pci_bus_max_busnr(pci_bus_b(tmp)); | |
38 | if(n > max) | |
39 | max = n; | |
40 | } | |
41 | return max; | |
42 | } | |
43 | ||
44 | /** | |
45 | * pci_max_busnr - returns maximum PCI bus number | |
46 | * | |
47 | * Returns the highest PCI bus number present in the system global list of | |
48 | * PCI buses. | |
49 | */ | |
50 | unsigned char __devinit | |
51 | pci_max_busnr(void) | |
52 | { | |
53 | struct pci_bus *bus = NULL; | |
54 | unsigned char max, n; | |
55 | ||
56 | max = 0; | |
57 | while ((bus = pci_find_next_bus(bus)) != NULL) { | |
58 | n = pci_bus_max_busnr(bus); | |
59 | if(n > max) | |
60 | max = n; | |
61 | } | |
62 | return max; | |
63 | } | |
64 | ||
65 | static int __pci_bus_find_cap(struct pci_bus *bus, unsigned int devfn, u8 hdr_type, int cap) | |
66 | { | |
67 | u16 status; | |
68 | u8 pos, id; | |
69 | int ttl = 48; | |
70 | ||
71 | pci_bus_read_config_word(bus, devfn, PCI_STATUS, &status); | |
72 | if (!(status & PCI_STATUS_CAP_LIST)) | |
73 | return 0; | |
74 | ||
75 | switch (hdr_type) { | |
76 | case PCI_HEADER_TYPE_NORMAL: | |
77 | case PCI_HEADER_TYPE_BRIDGE: | |
78 | pci_bus_read_config_byte(bus, devfn, PCI_CAPABILITY_LIST, &pos); | |
79 | break; | |
80 | case PCI_HEADER_TYPE_CARDBUS: | |
81 | pci_bus_read_config_byte(bus, devfn, PCI_CB_CAPABILITY_LIST, &pos); | |
82 | break; | |
83 | default: | |
84 | return 0; | |
85 | } | |
86 | while (ttl-- && pos >= 0x40) { | |
87 | pos &= ~3; | |
88 | pci_bus_read_config_byte(bus, devfn, pos + PCI_CAP_LIST_ID, &id); | |
89 | if (id == 0xff) | |
90 | break; | |
91 | if (id == cap) | |
92 | return pos; | |
93 | pci_bus_read_config_byte(bus, devfn, pos + PCI_CAP_LIST_NEXT, &pos); | |
94 | } | |
95 | return 0; | |
96 | } | |
97 | ||
98 | /** | |
99 | * pci_find_capability - query for devices' capabilities | |
100 | * @dev: PCI device to query | |
101 | * @cap: capability code | |
102 | * | |
103 | * Tell if a device supports a given PCI capability. | |
104 | * Returns the address of the requested capability structure within the | |
105 | * device's PCI configuration space or 0 in case the device does not | |
106 | * support it. Possible values for @cap: | |
107 | * | |
108 | * %PCI_CAP_ID_PM Power Management | |
109 | * %PCI_CAP_ID_AGP Accelerated Graphics Port | |
110 | * %PCI_CAP_ID_VPD Vital Product Data | |
111 | * %PCI_CAP_ID_SLOTID Slot Identification | |
112 | * %PCI_CAP_ID_MSI Message Signalled Interrupts | |
113 | * %PCI_CAP_ID_CHSWP CompactPCI HotSwap | |
114 | * %PCI_CAP_ID_PCIX PCI-X | |
115 | * %PCI_CAP_ID_EXP PCI Express | |
116 | */ | |
117 | int pci_find_capability(struct pci_dev *dev, int cap) | |
118 | { | |
119 | return __pci_bus_find_cap(dev->bus, dev->devfn, dev->hdr_type, cap); | |
120 | } | |
121 | ||
122 | /** | |
123 | * pci_bus_find_capability - query for devices' capabilities | |
124 | * @bus: the PCI bus to query | |
125 | * @devfn: PCI device to query | |
126 | * @cap: capability code | |
127 | * | |
128 | * Like pci_find_capability() but works for pci devices that do not have a | |
129 | * pci_dev structure set up yet. | |
130 | * | |
131 | * Returns the address of the requested capability structure within the | |
132 | * device's PCI configuration space or 0 in case the device does not | |
133 | * support it. | |
134 | */ | |
135 | int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap) | |
136 | { | |
137 | u8 hdr_type; | |
138 | ||
139 | pci_bus_read_config_byte(bus, devfn, PCI_HEADER_TYPE, &hdr_type); | |
140 | ||
141 | return __pci_bus_find_cap(bus, devfn, hdr_type & 0x7f, cap); | |
142 | } | |
143 | ||
144 | /** | |
145 | * pci_find_ext_capability - Find an extended capability | |
146 | * @dev: PCI device to query | |
147 | * @cap: capability code | |
148 | * | |
149 | * Returns the address of the requested extended capability structure | |
150 | * within the device's PCI configuration space or 0 if the device does | |
151 | * not support it. Possible values for @cap: | |
152 | * | |
153 | * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting | |
154 | * %PCI_EXT_CAP_ID_VC Virtual Channel | |
155 | * %PCI_EXT_CAP_ID_DSN Device Serial Number | |
156 | * %PCI_EXT_CAP_ID_PWR Power Budgeting | |
157 | */ | |
158 | int pci_find_ext_capability(struct pci_dev *dev, int cap) | |
159 | { | |
160 | u32 header; | |
161 | int ttl = 480; /* 3840 bytes, minimum 8 bytes per capability */ | |
162 | int pos = 0x100; | |
163 | ||
164 | if (dev->cfg_size <= 256) | |
165 | return 0; | |
166 | ||
167 | if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL) | |
168 | return 0; | |
169 | ||
170 | /* | |
171 | * If we have no capabilities, this is indicated by cap ID, | |
172 | * cap version and next pointer all being 0. | |
173 | */ | |
174 | if (header == 0) | |
175 | return 0; | |
176 | ||
177 | while (ttl-- > 0) { | |
178 | if (PCI_EXT_CAP_ID(header) == cap) | |
179 | return pos; | |
180 | ||
181 | pos = PCI_EXT_CAP_NEXT(header); | |
182 | if (pos < 0x100) | |
183 | break; | |
184 | ||
185 | if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL) | |
186 | break; | |
187 | } | |
188 | ||
189 | return 0; | |
190 | } | |
191 | ||
192 | /** | |
193 | * pci_find_parent_resource - return resource region of parent bus of given region | |
194 | * @dev: PCI device structure contains resources to be searched | |
195 | * @res: child resource record for which parent is sought | |
196 | * | |
197 | * For given resource region of given device, return the resource | |
198 | * region of parent bus the given region is contained in or where | |
199 | * it should be allocated from. | |
200 | */ | |
201 | struct resource * | |
202 | pci_find_parent_resource(const struct pci_dev *dev, struct resource *res) | |
203 | { | |
204 | const struct pci_bus *bus = dev->bus; | |
205 | int i; | |
206 | struct resource *best = NULL; | |
207 | ||
208 | for(i = 0; i < PCI_BUS_NUM_RESOURCES; i++) { | |
209 | struct resource *r = bus->resource[i]; | |
210 | if (!r) | |
211 | continue; | |
212 | if (res->start && !(res->start >= r->start && res->end <= r->end)) | |
213 | continue; /* Not contained */ | |
214 | if ((res->flags ^ r->flags) & (IORESOURCE_IO | IORESOURCE_MEM)) | |
215 | continue; /* Wrong type */ | |
216 | if (!((res->flags ^ r->flags) & IORESOURCE_PREFETCH)) | |
217 | return r; /* Exact match */ | |
218 | if ((res->flags & IORESOURCE_PREFETCH) && !(r->flags & IORESOURCE_PREFETCH)) | |
219 | best = r; /* Approximating prefetchable by non-prefetchable */ | |
220 | } | |
221 | return best; | |
222 | } | |
223 | ||
064b53db JL |
224 | /** |
225 | * pci_restore_bars - restore a devices BAR values (e.g. after wake-up) | |
226 | * @dev: PCI device to have its BARs restored | |
227 | * | |
228 | * Restore the BAR values for a given device, so as to make it | |
229 | * accessible by its driver. | |
230 | */ | |
231 | void | |
232 | pci_restore_bars(struct pci_dev *dev) | |
233 | { | |
234 | int i, numres; | |
235 | ||
236 | switch (dev->hdr_type) { | |
237 | case PCI_HEADER_TYPE_NORMAL: | |
238 | numres = 6; | |
239 | break; | |
240 | case PCI_HEADER_TYPE_BRIDGE: | |
241 | numres = 2; | |
242 | break; | |
243 | case PCI_HEADER_TYPE_CARDBUS: | |
244 | numres = 1; | |
245 | break; | |
246 | default: | |
247 | /* Should never get here, but just in case... */ | |
248 | return; | |
249 | } | |
250 | ||
251 | for (i = 0; i < numres; i ++) | |
252 | pci_update_resource(dev, &dev->resource[i], i); | |
253 | } | |
254 | ||
8f7020d3 RD |
255 | int (*platform_pci_set_power_state)(struct pci_dev *dev, pci_power_t t); |
256 | ||
1da177e4 LT |
257 | /** |
258 | * pci_set_power_state - Set the power state of a PCI device | |
259 | * @dev: PCI device to be suspended | |
260 | * @state: PCI power state (D0, D1, D2, D3hot, D3cold) we're entering | |
261 | * | |
262 | * Transition a device to a new power state, using the Power Management | |
263 | * Capabilities in the device's config space. | |
264 | * | |
265 | * RETURN VALUE: | |
266 | * -EINVAL if trying to enter a lower state than we're already in. | |
267 | * 0 if we're already in the requested state. | |
268 | * -EIO if device does not support PCI PM. | |
269 | * 0 if we can successfully change the power state. | |
270 | */ | |
1da177e4 LT |
271 | int |
272 | pci_set_power_state(struct pci_dev *dev, pci_power_t state) | |
273 | { | |
064b53db | 274 | int pm, need_restore = 0; |
1da177e4 LT |
275 | u16 pmcsr, pmc; |
276 | ||
277 | /* bound the state we're entering */ | |
278 | if (state > PCI_D3hot) | |
279 | state = PCI_D3hot; | |
280 | ||
281 | /* Validate current state: | |
282 | * Can enter D0 from any state, but if we can only go deeper | |
283 | * to sleep if we're already in a low power state | |
284 | */ | |
285 | if (state != PCI_D0 && dev->current_state > state) | |
286 | return -EINVAL; | |
287 | else if (dev->current_state == state) | |
288 | return 0; /* we're already there */ | |
289 | ||
290 | /* find PCI PM capability in list */ | |
291 | pm = pci_find_capability(dev, PCI_CAP_ID_PM); | |
292 | ||
293 | /* abort if the device doesn't support PM capabilities */ | |
294 | if (!pm) | |
295 | return -EIO; | |
296 | ||
297 | pci_read_config_word(dev,pm + PCI_PM_PMC,&pmc); | |
3fe9d19f | 298 | if ((pmc & PCI_PM_CAP_VER_MASK) > 3) { |
1da177e4 LT |
299 | printk(KERN_DEBUG |
300 | "PCI: %s has unsupported PM cap regs version (%u)\n", | |
301 | pci_name(dev), pmc & PCI_PM_CAP_VER_MASK); | |
302 | return -EIO; | |
303 | } | |
304 | ||
305 | /* check if this device supports the desired state */ | |
3fe9d19f DR |
306 | if (state == PCI_D1 && !(pmc & PCI_PM_CAP_D1)) |
307 | return -EIO; | |
308 | else if (state == PCI_D2 && !(pmc & PCI_PM_CAP_D2)) | |
309 | return -EIO; | |
1da177e4 | 310 | |
064b53db JL |
311 | pci_read_config_word(dev, pm + PCI_PM_CTRL, &pmcsr); |
312 | ||
32a36585 | 313 | /* If we're (effectively) in D3, force entire word to 0. |
1da177e4 LT |
314 | * This doesn't affect PME_Status, disables PME_En, and |
315 | * sets PowerState to 0. | |
316 | */ | |
32a36585 | 317 | switch (dev->current_state) { |
d3535fbb JL |
318 | case PCI_D0: |
319 | case PCI_D1: | |
320 | case PCI_D2: | |
321 | pmcsr &= ~PCI_PM_CTRL_STATE_MASK; | |
322 | pmcsr |= state; | |
323 | break; | |
32a36585 JL |
324 | case PCI_UNKNOWN: /* Boot-up */ |
325 | if ((pmcsr & PCI_PM_CTRL_STATE_MASK) == PCI_D3hot | |
326 | && !(pmcsr & PCI_PM_CTRL_NO_SOFT_RESET)) | |
064b53db | 327 | need_restore = 1; |
32a36585 | 328 | /* Fall-through: force to D0 */ |
32a36585 | 329 | default: |
d3535fbb | 330 | pmcsr = 0; |
32a36585 | 331 | break; |
1da177e4 LT |
332 | } |
333 | ||
334 | /* enter specified state */ | |
335 | pci_write_config_word(dev, pm + PCI_PM_CTRL, pmcsr); | |
336 | ||
337 | /* Mandatory power management transition delays */ | |
338 | /* see PCI PM 1.1 5.6.1 table 18 */ | |
339 | if (state == PCI_D3hot || dev->current_state == PCI_D3hot) | |
340 | msleep(10); | |
341 | else if (state == PCI_D2 || dev->current_state == PCI_D2) | |
342 | udelay(200); | |
1da177e4 | 343 | |
b913100d DSL |
344 | /* |
345 | * Give firmware a chance to be called, such as ACPI _PRx, _PSx | |
346 | * Firmware method after natice method ? | |
347 | */ | |
348 | if (platform_pci_set_power_state) | |
349 | platform_pci_set_power_state(dev, state); | |
350 | ||
351 | dev->current_state = state; | |
064b53db JL |
352 | |
353 | /* According to section 5.4.1 of the "PCI BUS POWER MANAGEMENT | |
354 | * INTERFACE SPECIFICATION, REV. 1.2", a device transitioning | |
355 | * from D3hot to D0 _may_ perform an internal reset, thereby | |
356 | * going to "D0 Uninitialized" rather than "D0 Initialized". | |
357 | * For example, at least some versions of the 3c905B and the | |
358 | * 3c556B exhibit this behaviour. | |
359 | * | |
360 | * At least some laptop BIOSen (e.g. the Thinkpad T21) leave | |
361 | * devices in a D3hot state at boot. Consequently, we need to | |
362 | * restore at least the BARs so that the device will be | |
363 | * accessible to its driver. | |
364 | */ | |
365 | if (need_restore) | |
366 | pci_restore_bars(dev); | |
367 | ||
1da177e4 LT |
368 | return 0; |
369 | } | |
370 | ||
f165b10f | 371 | int (*platform_pci_choose_state)(struct pci_dev *dev, pm_message_t state); |
0f64474b | 372 | |
1da177e4 LT |
373 | /** |
374 | * pci_choose_state - Choose the power state of a PCI device | |
375 | * @dev: PCI device to be suspended | |
376 | * @state: target sleep state for the whole system. This is the value | |
377 | * that is passed to suspend() function. | |
378 | * | |
379 | * Returns PCI power state suitable for given device and given system | |
380 | * message. | |
381 | */ | |
382 | ||
383 | pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state) | |
384 | { | |
0f64474b DSL |
385 | int ret; |
386 | ||
1da177e4 LT |
387 | if (!pci_find_capability(dev, PCI_CAP_ID_PM)) |
388 | return PCI_D0; | |
389 | ||
0f64474b DSL |
390 | if (platform_pci_choose_state) { |
391 | ret = platform_pci_choose_state(dev, state); | |
392 | if (ret >= 0) | |
ca078bae | 393 | state.event = ret; |
0f64474b | 394 | } |
ca078bae PM |
395 | |
396 | switch (state.event) { | |
397 | case PM_EVENT_ON: | |
398 | return PCI_D0; | |
399 | case PM_EVENT_FREEZE: | |
400 | case PM_EVENT_SUSPEND: | |
401 | return PCI_D3hot; | |
1da177e4 | 402 | default: |
ca078bae | 403 | printk("They asked me for state %d\n", state.event); |
1da177e4 LT |
404 | BUG(); |
405 | } | |
406 | return PCI_D0; | |
407 | } | |
408 | ||
409 | EXPORT_SYMBOL(pci_choose_state); | |
410 | ||
411 | /** | |
412 | * pci_save_state - save the PCI configuration space of a device before suspending | |
413 | * @dev: - PCI device that we're dealing with | |
1da177e4 LT |
414 | */ |
415 | int | |
416 | pci_save_state(struct pci_dev *dev) | |
417 | { | |
418 | int i; | |
419 | /* XXX: 100% dword access ok here? */ | |
420 | for (i = 0; i < 16; i++) | |
421 | pci_read_config_dword(dev, i * 4,&dev->saved_config_space[i]); | |
422 | return 0; | |
423 | } | |
424 | ||
425 | /** | |
426 | * pci_restore_state - Restore the saved state of a PCI device | |
427 | * @dev: - PCI device that we're dealing with | |
1da177e4 LT |
428 | */ |
429 | int | |
430 | pci_restore_state(struct pci_dev *dev) | |
431 | { | |
432 | int i; | |
433 | ||
434 | for (i = 0; i < 16; i++) | |
435 | pci_write_config_dword(dev,i * 4, dev->saved_config_space[i]); | |
436 | return 0; | |
437 | } | |
438 | ||
439 | /** | |
440 | * pci_enable_device_bars - Initialize some of a device for use | |
441 | * @dev: PCI device to be initialized | |
442 | * @bars: bitmask of BAR's that must be configured | |
443 | * | |
444 | * Initialize device before it's used by a driver. Ask low-level code | |
445 | * to enable selected I/O and memory resources. Wake up the device if it | |
446 | * was suspended. Beware, this function can fail. | |
447 | */ | |
448 | ||
449 | int | |
450 | pci_enable_device_bars(struct pci_dev *dev, int bars) | |
451 | { | |
452 | int err; | |
453 | ||
95a62965 | 454 | err = pci_set_power_state(dev, PCI_D0); |
11f3859b | 455 | if (err < 0 && err != -EIO) |
95a62965 GKH |
456 | return err; |
457 | err = pcibios_enable_device(dev, bars); | |
458 | if (err < 0) | |
1da177e4 LT |
459 | return err; |
460 | return 0; | |
461 | } | |
462 | ||
463 | /** | |
464 | * pci_enable_device - Initialize device before it's used by a driver. | |
465 | * @dev: PCI device to be initialized | |
466 | * | |
467 | * Initialize device before it's used by a driver. Ask low-level code | |
468 | * to enable I/O and memory. Wake up the device if it was suspended. | |
469 | * Beware, this function can fail. | |
470 | */ | |
471 | int | |
472 | pci_enable_device(struct pci_dev *dev) | |
473 | { | |
474 | int err; | |
475 | ||
1da177e4 LT |
476 | if ((err = pci_enable_device_bars(dev, (1 << PCI_NUM_RESOURCES) - 1))) |
477 | return err; | |
478 | pci_fixup_device(pci_fixup_enable, dev); | |
ceb43744 | 479 | dev->is_enabled = 1; |
1da177e4 LT |
480 | return 0; |
481 | } | |
482 | ||
483 | /** | |
484 | * pcibios_disable_device - disable arch specific PCI resources for device dev | |
485 | * @dev: the PCI device to disable | |
486 | * | |
487 | * Disables architecture specific PCI resources for the device. This | |
488 | * is the default implementation. Architecture implementations can | |
489 | * override this. | |
490 | */ | |
491 | void __attribute__ ((weak)) pcibios_disable_device (struct pci_dev *dev) {} | |
492 | ||
493 | /** | |
494 | * pci_disable_device - Disable PCI device after use | |
495 | * @dev: PCI device to be disabled | |
496 | * | |
497 | * Signal to the system that the PCI device is not in use by the system | |
498 | * anymore. This only involves disabling PCI bus-mastering, if active. | |
499 | */ | |
500 | void | |
501 | pci_disable_device(struct pci_dev *dev) | |
502 | { | |
503 | u16 pci_command; | |
504 | ||
1da177e4 LT |
505 | pci_read_config_word(dev, PCI_COMMAND, &pci_command); |
506 | if (pci_command & PCI_COMMAND_MASTER) { | |
507 | pci_command &= ~PCI_COMMAND_MASTER; | |
508 | pci_write_config_word(dev, PCI_COMMAND, pci_command); | |
509 | } | |
ceb43744 | 510 | dev->is_busmaster = 0; |
1da177e4 LT |
511 | |
512 | pcibios_disable_device(dev); | |
ceb43744 | 513 | dev->is_enabled = 0; |
1da177e4 LT |
514 | } |
515 | ||
516 | /** | |
517 | * pci_enable_wake - enable device to generate PME# when suspended | |
518 | * @dev: - PCI device to operate on | |
519 | * @state: - Current state of device. | |
520 | * @enable: - Flag to enable or disable generation | |
521 | * | |
522 | * Set the bits in the device's PM Capabilities to generate PME# when | |
523 | * the system is suspended. | |
524 | * | |
525 | * -EIO is returned if device doesn't have PM Capabilities. | |
526 | * -EINVAL is returned if device supports it, but can't generate wake events. | |
527 | * 0 if operation is successful. | |
528 | * | |
529 | */ | |
530 | int pci_enable_wake(struct pci_dev *dev, pci_power_t state, int enable) | |
531 | { | |
532 | int pm; | |
533 | u16 value; | |
534 | ||
535 | /* find PCI PM capability in list */ | |
536 | pm = pci_find_capability(dev, PCI_CAP_ID_PM); | |
537 | ||
538 | /* If device doesn't support PM Capabilities, but request is to disable | |
539 | * wake events, it's a nop; otherwise fail */ | |
540 | if (!pm) | |
541 | return enable ? -EIO : 0; | |
542 | ||
543 | /* Check device's ability to generate PME# */ | |
544 | pci_read_config_word(dev,pm+PCI_PM_PMC,&value); | |
545 | ||
546 | value &= PCI_PM_CAP_PME_MASK; | |
547 | value >>= ffs(PCI_PM_CAP_PME_MASK) - 1; /* First bit of mask */ | |
548 | ||
549 | /* Check if it can generate PME# from requested state. */ | |
550 | if (!value || !(value & (1 << state))) | |
551 | return enable ? -EINVAL : 0; | |
552 | ||
553 | pci_read_config_word(dev, pm + PCI_PM_CTRL, &value); | |
554 | ||
555 | /* Clear PME_Status by writing 1 to it and enable PME# */ | |
556 | value |= PCI_PM_CTRL_PME_STATUS | PCI_PM_CTRL_PME_ENABLE; | |
557 | ||
558 | if (!enable) | |
559 | value &= ~PCI_PM_CTRL_PME_ENABLE; | |
560 | ||
561 | pci_write_config_word(dev, pm + PCI_PM_CTRL, value); | |
562 | ||
563 | return 0; | |
564 | } | |
565 | ||
566 | int | |
567 | pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge) | |
568 | { | |
569 | u8 pin; | |
570 | ||
571 | pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin); | |
572 | if (!pin) | |
573 | return -1; | |
574 | pin--; | |
575 | while (dev->bus->self) { | |
576 | pin = (pin + PCI_SLOT(dev->devfn)) % 4; | |
577 | dev = dev->bus->self; | |
578 | } | |
579 | *bridge = dev; | |
580 | return pin; | |
581 | } | |
582 | ||
583 | /** | |
584 | * pci_release_region - Release a PCI bar | |
585 | * @pdev: PCI device whose resources were previously reserved by pci_request_region | |
586 | * @bar: BAR to release | |
587 | * | |
588 | * Releases the PCI I/O and memory resources previously reserved by a | |
589 | * successful call to pci_request_region. Call this function only | |
590 | * after all use of the PCI regions has ceased. | |
591 | */ | |
592 | void pci_release_region(struct pci_dev *pdev, int bar) | |
593 | { | |
594 | if (pci_resource_len(pdev, bar) == 0) | |
595 | return; | |
596 | if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) | |
597 | release_region(pci_resource_start(pdev, bar), | |
598 | pci_resource_len(pdev, bar)); | |
599 | else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) | |
600 | release_mem_region(pci_resource_start(pdev, bar), | |
601 | pci_resource_len(pdev, bar)); | |
602 | } | |
603 | ||
604 | /** | |
605 | * pci_request_region - Reserved PCI I/O and memory resource | |
606 | * @pdev: PCI device whose resources are to be reserved | |
607 | * @bar: BAR to be reserved | |
608 | * @res_name: Name to be associated with resource. | |
609 | * | |
610 | * Mark the PCI region associated with PCI device @pdev BR @bar as | |
611 | * being reserved by owner @res_name. Do not access any | |
612 | * address inside the PCI regions unless this call returns | |
613 | * successfully. | |
614 | * | |
615 | * Returns 0 on success, or %EBUSY on error. A warning | |
616 | * message is also printed on failure. | |
617 | */ | |
618 | int pci_request_region(struct pci_dev *pdev, int bar, char *res_name) | |
619 | { | |
620 | if (pci_resource_len(pdev, bar) == 0) | |
621 | return 0; | |
622 | ||
623 | if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) { | |
624 | if (!request_region(pci_resource_start(pdev, bar), | |
625 | pci_resource_len(pdev, bar), res_name)) | |
626 | goto err_out; | |
627 | } | |
628 | else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) { | |
629 | if (!request_mem_region(pci_resource_start(pdev, bar), | |
630 | pci_resource_len(pdev, bar), res_name)) | |
631 | goto err_out; | |
632 | } | |
633 | ||
634 | return 0; | |
635 | ||
636 | err_out: | |
637 | printk (KERN_WARNING "PCI: Unable to reserve %s region #%d:%lx@%lx for device %s\n", | |
638 | pci_resource_flags(pdev, bar) & IORESOURCE_IO ? "I/O" : "mem", | |
639 | bar + 1, /* PCI BAR # */ | |
640 | pci_resource_len(pdev, bar), pci_resource_start(pdev, bar), | |
641 | pci_name(pdev)); | |
642 | return -EBUSY; | |
643 | } | |
644 | ||
645 | ||
646 | /** | |
647 | * pci_release_regions - Release reserved PCI I/O and memory resources | |
648 | * @pdev: PCI device whose resources were previously reserved by pci_request_regions | |
649 | * | |
650 | * Releases all PCI I/O and memory resources previously reserved by a | |
651 | * successful call to pci_request_regions. Call this function only | |
652 | * after all use of the PCI regions has ceased. | |
653 | */ | |
654 | ||
655 | void pci_release_regions(struct pci_dev *pdev) | |
656 | { | |
657 | int i; | |
658 | ||
659 | for (i = 0; i < 6; i++) | |
660 | pci_release_region(pdev, i); | |
661 | } | |
662 | ||
663 | /** | |
664 | * pci_request_regions - Reserved PCI I/O and memory resources | |
665 | * @pdev: PCI device whose resources are to be reserved | |
666 | * @res_name: Name to be associated with resource. | |
667 | * | |
668 | * Mark all PCI regions associated with PCI device @pdev as | |
669 | * being reserved by owner @res_name. Do not access any | |
670 | * address inside the PCI regions unless this call returns | |
671 | * successfully. | |
672 | * | |
673 | * Returns 0 on success, or %EBUSY on error. A warning | |
674 | * message is also printed on failure. | |
675 | */ | |
676 | int pci_request_regions(struct pci_dev *pdev, char *res_name) | |
677 | { | |
678 | int i; | |
679 | ||
680 | for (i = 0; i < 6; i++) | |
681 | if(pci_request_region(pdev, i, res_name)) | |
682 | goto err_out; | |
683 | return 0; | |
684 | ||
685 | err_out: | |
686 | while(--i >= 0) | |
687 | pci_release_region(pdev, i); | |
688 | ||
689 | return -EBUSY; | |
690 | } | |
691 | ||
692 | /** | |
693 | * pci_set_master - enables bus-mastering for device dev | |
694 | * @dev: the PCI device to enable | |
695 | * | |
696 | * Enables bus-mastering on the device and calls pcibios_set_master() | |
697 | * to do the needed arch specific settings. | |
698 | */ | |
699 | void | |
700 | pci_set_master(struct pci_dev *dev) | |
701 | { | |
702 | u16 cmd; | |
703 | ||
704 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
705 | if (! (cmd & PCI_COMMAND_MASTER)) { | |
706 | pr_debug("PCI: Enabling bus mastering for device %s\n", pci_name(dev)); | |
707 | cmd |= PCI_COMMAND_MASTER; | |
708 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
709 | } | |
710 | dev->is_busmaster = 1; | |
711 | pcibios_set_master(dev); | |
712 | } | |
713 | ||
714 | #ifndef HAVE_ARCH_PCI_MWI | |
715 | /* This can be overridden by arch code. */ | |
716 | u8 pci_cache_line_size = L1_CACHE_BYTES >> 2; | |
717 | ||
718 | /** | |
719 | * pci_generic_prep_mwi - helper function for pci_set_mwi | |
720 | * @dev: the PCI device for which MWI is enabled | |
721 | * | |
722 | * Helper function for generic implementation of pcibios_prep_mwi | |
723 | * function. Originally copied from drivers/net/acenic.c. | |
724 | * Copyright 1998-2001 by Jes Sorensen, <jes@trained-monkey.org>. | |
725 | * | |
726 | * RETURNS: An appropriate -ERRNO error value on error, or zero for success. | |
727 | */ | |
728 | static int | |
729 | pci_generic_prep_mwi(struct pci_dev *dev) | |
730 | { | |
731 | u8 cacheline_size; | |
732 | ||
733 | if (!pci_cache_line_size) | |
734 | return -EINVAL; /* The system doesn't support MWI. */ | |
735 | ||
736 | /* Validate current setting: the PCI_CACHE_LINE_SIZE must be | |
737 | equal to or multiple of the right value. */ | |
738 | pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); | |
739 | if (cacheline_size >= pci_cache_line_size && | |
740 | (cacheline_size % pci_cache_line_size) == 0) | |
741 | return 0; | |
742 | ||
743 | /* Write the correct value. */ | |
744 | pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, pci_cache_line_size); | |
745 | /* Read it back. */ | |
746 | pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); | |
747 | if (cacheline_size == pci_cache_line_size) | |
748 | return 0; | |
749 | ||
750 | printk(KERN_DEBUG "PCI: cache line size of %d is not supported " | |
751 | "by device %s\n", pci_cache_line_size << 2, pci_name(dev)); | |
752 | ||
753 | return -EINVAL; | |
754 | } | |
755 | #endif /* !HAVE_ARCH_PCI_MWI */ | |
756 | ||
757 | /** | |
758 | * pci_set_mwi - enables memory-write-invalidate PCI transaction | |
759 | * @dev: the PCI device for which MWI is enabled | |
760 | * | |
761 | * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND, | |
762 | * and then calls @pcibios_set_mwi to do the needed arch specific | |
763 | * operations or a generic mwi-prep function. | |
764 | * | |
765 | * RETURNS: An appropriate -ERRNO error value on error, or zero for success. | |
766 | */ | |
767 | int | |
768 | pci_set_mwi(struct pci_dev *dev) | |
769 | { | |
770 | int rc; | |
771 | u16 cmd; | |
772 | ||
773 | #ifdef HAVE_ARCH_PCI_MWI | |
774 | rc = pcibios_prep_mwi(dev); | |
775 | #else | |
776 | rc = pci_generic_prep_mwi(dev); | |
777 | #endif | |
778 | ||
779 | if (rc) | |
780 | return rc; | |
781 | ||
782 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
783 | if (! (cmd & PCI_COMMAND_INVALIDATE)) { | |
784 | pr_debug("PCI: Enabling Mem-Wr-Inval for device %s\n", pci_name(dev)); | |
785 | cmd |= PCI_COMMAND_INVALIDATE; | |
786 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
787 | } | |
788 | ||
789 | return 0; | |
790 | } | |
791 | ||
792 | /** | |
793 | * pci_clear_mwi - disables Memory-Write-Invalidate for device dev | |
794 | * @dev: the PCI device to disable | |
795 | * | |
796 | * Disables PCI Memory-Write-Invalidate transaction on the device | |
797 | */ | |
798 | void | |
799 | pci_clear_mwi(struct pci_dev *dev) | |
800 | { | |
801 | u16 cmd; | |
802 | ||
803 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
804 | if (cmd & PCI_COMMAND_INVALIDATE) { | |
805 | cmd &= ~PCI_COMMAND_INVALIDATE; | |
806 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
807 | } | |
808 | } | |
809 | ||
a04ce0ff BR |
810 | /** |
811 | * pci_intx - enables/disables PCI INTx for device dev | |
8f7020d3 RD |
812 | * @pdev: the PCI device to operate on |
813 | * @enable: boolean: whether to enable or disable PCI INTx | |
a04ce0ff BR |
814 | * |
815 | * Enables/disables PCI INTx for device dev | |
816 | */ | |
817 | void | |
818 | pci_intx(struct pci_dev *pdev, int enable) | |
819 | { | |
820 | u16 pci_command, new; | |
821 | ||
822 | pci_read_config_word(pdev, PCI_COMMAND, &pci_command); | |
823 | ||
824 | if (enable) { | |
825 | new = pci_command & ~PCI_COMMAND_INTX_DISABLE; | |
826 | } else { | |
827 | new = pci_command | PCI_COMMAND_INTX_DISABLE; | |
828 | } | |
829 | ||
830 | if (new != pci_command) { | |
2fd9d74b | 831 | pci_write_config_word(pdev, PCI_COMMAND, new); |
a04ce0ff BR |
832 | } |
833 | } | |
834 | ||
1da177e4 LT |
835 | #ifndef HAVE_ARCH_PCI_SET_DMA_MASK |
836 | /* | |
837 | * These can be overridden by arch-specific implementations | |
838 | */ | |
839 | int | |
840 | pci_set_dma_mask(struct pci_dev *dev, u64 mask) | |
841 | { | |
842 | if (!pci_dma_supported(dev, mask)) | |
843 | return -EIO; | |
844 | ||
845 | dev->dma_mask = mask; | |
846 | ||
847 | return 0; | |
848 | } | |
849 | ||
1da177e4 LT |
850 | int |
851 | pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask) | |
852 | { | |
853 | if (!pci_dma_supported(dev, mask)) | |
854 | return -EIO; | |
855 | ||
856 | dev->dev.coherent_dma_mask = mask; | |
857 | ||
858 | return 0; | |
859 | } | |
860 | #endif | |
861 | ||
862 | static int __devinit pci_init(void) | |
863 | { | |
864 | struct pci_dev *dev = NULL; | |
865 | ||
866 | while ((dev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, dev)) != NULL) { | |
867 | pci_fixup_device(pci_fixup_final, dev); | |
868 | } | |
869 | return 0; | |
870 | } | |
871 | ||
872 | static int __devinit pci_setup(char *str) | |
873 | { | |
874 | while (str) { | |
875 | char *k = strchr(str, ','); | |
876 | if (k) | |
877 | *k++ = 0; | |
878 | if (*str && (str = pcibios_setup(str)) && *str) { | |
879 | /* PCI layer options should be handled here */ | |
880 | printk(KERN_ERR "PCI: Unknown option `%s'\n", str); | |
881 | } | |
882 | str = k; | |
883 | } | |
884 | return 1; | |
885 | } | |
886 | ||
887 | device_initcall(pci_init); | |
888 | ||
889 | __setup("pci=", pci_setup); | |
890 | ||
891 | #if defined(CONFIG_ISA) || defined(CONFIG_EISA) | |
892 | /* FIXME: Some boxes have multiple ISA bridges! */ | |
893 | struct pci_dev *isa_bridge; | |
894 | EXPORT_SYMBOL(isa_bridge); | |
895 | #endif | |
896 | ||
064b53db | 897 | EXPORT_SYMBOL_GPL(pci_restore_bars); |
1da177e4 LT |
898 | EXPORT_SYMBOL(pci_enable_device_bars); |
899 | EXPORT_SYMBOL(pci_enable_device); | |
900 | EXPORT_SYMBOL(pci_disable_device); | |
901 | EXPORT_SYMBOL(pci_max_busnr); | |
902 | EXPORT_SYMBOL(pci_bus_max_busnr); | |
903 | EXPORT_SYMBOL(pci_find_capability); | |
904 | EXPORT_SYMBOL(pci_bus_find_capability); | |
905 | EXPORT_SYMBOL(pci_release_regions); | |
906 | EXPORT_SYMBOL(pci_request_regions); | |
907 | EXPORT_SYMBOL(pci_release_region); | |
908 | EXPORT_SYMBOL(pci_request_region); | |
909 | EXPORT_SYMBOL(pci_set_master); | |
910 | EXPORT_SYMBOL(pci_set_mwi); | |
911 | EXPORT_SYMBOL(pci_clear_mwi); | |
a04ce0ff | 912 | EXPORT_SYMBOL_GPL(pci_intx); |
1da177e4 | 913 | EXPORT_SYMBOL(pci_set_dma_mask); |
1da177e4 LT |
914 | EXPORT_SYMBOL(pci_set_consistent_dma_mask); |
915 | EXPORT_SYMBOL(pci_assign_resource); | |
916 | EXPORT_SYMBOL(pci_find_parent_resource); | |
917 | ||
918 | EXPORT_SYMBOL(pci_set_power_state); | |
919 | EXPORT_SYMBOL(pci_save_state); | |
920 | EXPORT_SYMBOL(pci_restore_state); | |
921 | EXPORT_SYMBOL(pci_enable_wake); | |
922 | ||
923 | /* Quirk info */ | |
924 | ||
925 | EXPORT_SYMBOL(isa_dma_bridge_buggy); | |
926 | EXPORT_SYMBOL(pci_pci_problems); |