]>
Commit | Line | Data |
---|---|---|
7328c8f4 | 1 | // SPDX-License-Identifier: GPL-2.0 |
1da177e4 | 2 | /* |
df62ab5e | 3 | * PCI detection and setup code |
1da177e4 LT |
4 | */ |
5 | ||
6 | #include <linux/kernel.h> | |
7 | #include <linux/delay.h> | |
8 | #include <linux/init.h> | |
9 | #include <linux/pci.h> | |
bbd8810d | 10 | #include <linux/msi.h> |
50230713 | 11 | #include <linux/of_device.h> |
de335bb4 | 12 | #include <linux/of_pci.h> |
589fcc23 | 13 | #include <linux/pci_hotplug.h> |
1da177e4 LT |
14 | #include <linux/slab.h> |
15 | #include <linux/module.h> | |
16 | #include <linux/cpumask.h> | |
b07461a8 | 17 | #include <linux/aer.h> |
29dbe1f0 | 18 | #include <linux/acpi.h> |
690f4304 | 19 | #include <linux/hypervisor.h> |
788858eb | 20 | #include <linux/irqdomain.h> |
d963f651 | 21 | #include <linux/pm_runtime.h> |
bc56b9e0 | 22 | #include "pci.h" |
1da177e4 LT |
23 | |
24 | #define CARDBUS_LATENCY_TIMER 176 /* secondary latency timer */ | |
25 | #define CARDBUS_RESERVE_BUSNR 3 | |
1da177e4 | 26 | |
0b950f0f | 27 | static struct resource busn_resource = { |
67cdc827 YL |
28 | .name = "PCI busn", |
29 | .start = 0, | |
30 | .end = 255, | |
31 | .flags = IORESOURCE_BUS, | |
32 | }; | |
33 | ||
1da177e4 LT |
34 | /* Ugh. Need to stop exporting this to modules. */ |
35 | LIST_HEAD(pci_root_buses); | |
36 | EXPORT_SYMBOL(pci_root_buses); | |
37 | ||
5cc62c20 YL |
38 | static LIST_HEAD(pci_domain_busn_res_list); |
39 | ||
40 | struct pci_domain_busn_res { | |
41 | struct list_head list; | |
42 | struct resource res; | |
43 | int domain_nr; | |
44 | }; | |
45 | ||
46 | static struct resource *get_pci_domain_busn_res(int domain_nr) | |
47 | { | |
48 | struct pci_domain_busn_res *r; | |
49 | ||
50 | list_for_each_entry(r, &pci_domain_busn_res_list, list) | |
51 | if (r->domain_nr == domain_nr) | |
52 | return &r->res; | |
53 | ||
54 | r = kzalloc(sizeof(*r), GFP_KERNEL); | |
55 | if (!r) | |
56 | return NULL; | |
57 | ||
58 | r->domain_nr = domain_nr; | |
59 | r->res.start = 0; | |
60 | r->res.end = 0xff; | |
61 | r->res.flags = IORESOURCE_BUS | IORESOURCE_PCI_FIXED; | |
62 | ||
63 | list_add_tail(&r->list, &pci_domain_busn_res_list); | |
64 | ||
65 | return &r->res; | |
66 | } | |
67 | ||
ed4aaadb | 68 | /* |
3e466e2d BH |
69 | * Some device drivers need know if PCI is initiated. |
70 | * Basically, we think PCI is not initiated when there | |
70308923 | 71 | * is no device to be found on the pci_bus_type. |
ed4aaadb ZY |
72 | */ |
73 | int no_pci_devices(void) | |
74 | { | |
70308923 GKH |
75 | struct device *dev; |
76 | int no_devices; | |
ed4aaadb | 77 | |
6bf85ba9 | 78 | dev = bus_find_next_device(&pci_bus_type, NULL); |
70308923 GKH |
79 | no_devices = (dev == NULL); |
80 | put_device(dev); | |
81 | return no_devices; | |
82 | } | |
ed4aaadb ZY |
83 | EXPORT_SYMBOL(no_pci_devices); |
84 | ||
1da177e4 LT |
85 | /* |
86 | * PCI Bus Class | |
87 | */ | |
fd7d1ced | 88 | static void release_pcibus_dev(struct device *dev) |
1da177e4 | 89 | { |
fd7d1ced | 90 | struct pci_bus *pci_bus = to_pci_bus(dev); |
1da177e4 | 91 | |
ff0387c3 | 92 | put_device(pci_bus->bridge); |
2fe2abf8 | 93 | pci_bus_remove_resources(pci_bus); |
98d9f30c | 94 | pci_release_bus_of_node(pci_bus); |
1da177e4 LT |
95 | kfree(pci_bus); |
96 | } | |
97 | ||
98 | static struct class pcibus_class = { | |
99 | .name = "pci_bus", | |
fd7d1ced | 100 | .dev_release = &release_pcibus_dev, |
56039e65 | 101 | .dev_groups = pcibus_groups, |
1da177e4 LT |
102 | }; |
103 | ||
104 | static int __init pcibus_class_init(void) | |
105 | { | |
106 | return class_register(&pcibus_class); | |
107 | } | |
108 | postcore_initcall(pcibus_class_init); | |
109 | ||
6ac665c6 | 110 | static u64 pci_size(u64 base, u64 maxbase, u64 mask) |
1da177e4 | 111 | { |
6ac665c6 | 112 | u64 size = mask & maxbase; /* Find the significant bits */ |
1da177e4 LT |
113 | if (!size) |
114 | return 0; | |
115 | ||
3e466e2d BH |
116 | /* |
117 | * Get the lowest of them to find the decode size, and from that | |
118 | * the extent. | |
119 | */ | |
01b37f85 | 120 | size = size & ~(size-1); |
1da177e4 | 121 | |
3e466e2d BH |
122 | /* |
123 | * base == maxbase can be valid only if the BAR has already been | |
124 | * programmed with all 1s. | |
125 | */ | |
01b37f85 | 126 | if (base == maxbase && ((base | (size - 1)) & mask) != mask) |
1da177e4 LT |
127 | return 0; |
128 | ||
129 | return size; | |
130 | } | |
131 | ||
28c6821a | 132 | static inline unsigned long decode_bar(struct pci_dev *dev, u32 bar) |
6ac665c6 | 133 | { |
8d6a6a47 | 134 | u32 mem_type; |
28c6821a | 135 | unsigned long flags; |
8d6a6a47 | 136 | |
6ac665c6 | 137 | if ((bar & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) { |
28c6821a BH |
138 | flags = bar & ~PCI_BASE_ADDRESS_IO_MASK; |
139 | flags |= IORESOURCE_IO; | |
140 | return flags; | |
6ac665c6 | 141 | } |
07eddf3d | 142 | |
28c6821a BH |
143 | flags = bar & ~PCI_BASE_ADDRESS_MEM_MASK; |
144 | flags |= IORESOURCE_MEM; | |
145 | if (flags & PCI_BASE_ADDRESS_MEM_PREFETCH) | |
146 | flags |= IORESOURCE_PREFETCH; | |
07eddf3d | 147 | |
8d6a6a47 BH |
148 | mem_type = bar & PCI_BASE_ADDRESS_MEM_TYPE_MASK; |
149 | switch (mem_type) { | |
150 | case PCI_BASE_ADDRESS_MEM_TYPE_32: | |
151 | break; | |
152 | case PCI_BASE_ADDRESS_MEM_TYPE_1M: | |
0ff9514b | 153 | /* 1M mem BAR treated as 32-bit BAR */ |
8d6a6a47 BH |
154 | break; |
155 | case PCI_BASE_ADDRESS_MEM_TYPE_64: | |
28c6821a BH |
156 | flags |= IORESOURCE_MEM_64; |
157 | break; | |
8d6a6a47 | 158 | default: |
0ff9514b | 159 | /* mem unknown type treated as 32-bit BAR */ |
8d6a6a47 BH |
160 | break; |
161 | } | |
28c6821a | 162 | return flags; |
07eddf3d YL |
163 | } |
164 | ||
808e34e2 ZK |
165 | #define PCI_COMMAND_DECODE_ENABLE (PCI_COMMAND_MEMORY | PCI_COMMAND_IO) |
166 | ||
0b400c7e | 167 | /** |
3e466e2d | 168 | * pci_read_base - Read a PCI BAR |
0b400c7e YZ |
169 | * @dev: the PCI device |
170 | * @type: type of the BAR | |
171 | * @res: resource buffer to be filled in | |
172 | * @pos: BAR position in the config space | |
173 | * | |
174 | * Returns 1 if the BAR is 64-bit, or 0 if 32-bit. | |
6ac665c6 | 175 | */ |
0b400c7e | 176 | int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type, |
3c78bc61 | 177 | struct resource *res, unsigned int pos) |
07eddf3d | 178 | { |
dc5205ef | 179 | u32 l = 0, sz = 0, mask; |
23b13bc7 | 180 | u64 l64, sz64, mask64; |
253d2e54 | 181 | u16 orig_cmd; |
cf4d1cf5 | 182 | struct pci_bus_region region, inverted_region; |
6ac665c6 | 183 | |
1ed67439 | 184 | mask = type ? PCI_ROM_ADDRESS_MASK : ~0; |
6ac665c6 | 185 | |
0ff9514b | 186 | /* No printks while decoding is disabled! */ |
253d2e54 JP |
187 | if (!dev->mmio_always_on) { |
188 | pci_read_config_word(dev, PCI_COMMAND, &orig_cmd); | |
808e34e2 ZK |
189 | if (orig_cmd & PCI_COMMAND_DECODE_ENABLE) { |
190 | pci_write_config_word(dev, PCI_COMMAND, | |
191 | orig_cmd & ~PCI_COMMAND_DECODE_ENABLE); | |
192 | } | |
253d2e54 JP |
193 | } |
194 | ||
6ac665c6 MW |
195 | res->name = pci_name(dev); |
196 | ||
197 | pci_read_config_dword(dev, pos, &l); | |
1ed67439 | 198 | pci_write_config_dword(dev, pos, l | mask); |
6ac665c6 MW |
199 | pci_read_config_dword(dev, pos, &sz); |
200 | pci_write_config_dword(dev, pos, l); | |
201 | ||
202 | /* | |
203 | * All bits set in sz means the device isn't working properly. | |
45aa23b4 BH |
204 | * If the BAR isn't implemented, all bits must be 0. If it's a |
205 | * memory BAR or a ROM, bit 0 must be clear; if it's an io BAR, bit | |
206 | * 1 must be clear. | |
6ac665c6 | 207 | */ |
f795d86a MS |
208 | if (sz == 0xffffffff) |
209 | sz = 0; | |
6ac665c6 MW |
210 | |
211 | /* | |
212 | * I don't know how l can have all bits set. Copied from old code. | |
213 | * Maybe it fixes a bug on some ancient platform. | |
214 | */ | |
215 | if (l == 0xffffffff) | |
216 | l = 0; | |
217 | ||
218 | if (type == pci_bar_unknown) { | |
28c6821a BH |
219 | res->flags = decode_bar(dev, l); |
220 | res->flags |= IORESOURCE_SIZEALIGN; | |
221 | if (res->flags & IORESOURCE_IO) { | |
f795d86a MS |
222 | l64 = l & PCI_BASE_ADDRESS_IO_MASK; |
223 | sz64 = sz & PCI_BASE_ADDRESS_IO_MASK; | |
224 | mask64 = PCI_BASE_ADDRESS_IO_MASK & (u32)IO_SPACE_LIMIT; | |
6ac665c6 | 225 | } else { |
f795d86a MS |
226 | l64 = l & PCI_BASE_ADDRESS_MEM_MASK; |
227 | sz64 = sz & PCI_BASE_ADDRESS_MEM_MASK; | |
228 | mask64 = (u32)PCI_BASE_ADDRESS_MEM_MASK; | |
6ac665c6 MW |
229 | } |
230 | } else { | |
7a6d312b BH |
231 | if (l & PCI_ROM_ADDRESS_ENABLE) |
232 | res->flags |= IORESOURCE_ROM_ENABLE; | |
f795d86a MS |
233 | l64 = l & PCI_ROM_ADDRESS_MASK; |
234 | sz64 = sz & PCI_ROM_ADDRESS_MASK; | |
76dc5268 | 235 | mask64 = PCI_ROM_ADDRESS_MASK; |
6ac665c6 MW |
236 | } |
237 | ||
28c6821a | 238 | if (res->flags & IORESOURCE_MEM_64) { |
6ac665c6 MW |
239 | pci_read_config_dword(dev, pos + 4, &l); |
240 | pci_write_config_dword(dev, pos + 4, ~0); | |
241 | pci_read_config_dword(dev, pos + 4, &sz); | |
242 | pci_write_config_dword(dev, pos + 4, l); | |
243 | ||
244 | l64 |= ((u64)l << 32); | |
245 | sz64 |= ((u64)sz << 32); | |
f795d86a MS |
246 | mask64 |= ((u64)~0 << 32); |
247 | } | |
6ac665c6 | 248 | |
f795d86a MS |
249 | if (!dev->mmio_always_on && (orig_cmd & PCI_COMMAND_DECODE_ENABLE)) |
250 | pci_write_config_word(dev, PCI_COMMAND, orig_cmd); | |
6ac665c6 | 251 | |
f795d86a MS |
252 | if (!sz64) |
253 | goto fail; | |
6ac665c6 | 254 | |
f795d86a | 255 | sz64 = pci_size(l64, sz64, mask64); |
7e79c5f8 | 256 | if (!sz64) { |
7506dc79 | 257 | pci_info(dev, FW_BUG "reg 0x%x: invalid BAR (can't size)\n", |
7e79c5f8 | 258 | pos); |
f795d86a | 259 | goto fail; |
7e79c5f8 | 260 | } |
f795d86a MS |
261 | |
262 | if (res->flags & IORESOURCE_MEM_64) { | |
3a9ad0b4 YL |
263 | if ((sizeof(pci_bus_addr_t) < 8 || sizeof(resource_size_t) < 8) |
264 | && sz64 > 0x100000000ULL) { | |
23b13bc7 BH |
265 | res->flags |= IORESOURCE_UNSET | IORESOURCE_DISABLED; |
266 | res->start = 0; | |
267 | res->end = 0; | |
7506dc79 | 268 | pci_err(dev, "reg 0x%x: can't handle BAR larger than 4GB (size %#010llx)\n", |
f795d86a | 269 | pos, (unsigned long long)sz64); |
23b13bc7 | 270 | goto out; |
c7dabef8 BH |
271 | } |
272 | ||
3a9ad0b4 | 273 | if ((sizeof(pci_bus_addr_t) < 8) && l) { |
31e9dd25 | 274 | /* Above 32-bit boundary; try to reallocate */ |
c83bd900 | 275 | res->flags |= IORESOURCE_UNSET; |
72dc5601 | 276 | res->start = 0; |
01b37f85 | 277 | res->end = sz64 - 1; |
7506dc79 | 278 | pci_info(dev, "reg 0x%x: can't handle BAR above 4GB (bus address %#010llx)\n", |
f795d86a | 279 | pos, (unsigned long long)l64); |
72dc5601 | 280 | goto out; |
6ac665c6 | 281 | } |
6ac665c6 MW |
282 | } |
283 | ||
f795d86a | 284 | region.start = l64; |
01b37f85 | 285 | region.end = l64 + sz64 - 1; |
f795d86a | 286 | |
fc279850 YL |
287 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
288 | pcibios_resource_to_bus(dev->bus, &inverted_region, res); | |
cf4d1cf5 KH |
289 | |
290 | /* | |
291 | * If "A" is a BAR value (a bus address), "bus_to_resource(A)" is | |
292 | * the corresponding resource address (the physical address used by | |
293 | * the CPU. Converting that resource address back to a bus address | |
294 | * should yield the original BAR value: | |
295 | * | |
296 | * resource_to_bus(bus_to_resource(A)) == A | |
297 | * | |
298 | * If it doesn't, CPU accesses to "bus_to_resource(A)" will not | |
299 | * be claimed by the device. | |
300 | */ | |
301 | if (inverted_region.start != region.start) { | |
cf4d1cf5 | 302 | res->flags |= IORESOURCE_UNSET; |
cf4d1cf5 | 303 | res->start = 0; |
26370fc6 | 304 | res->end = region.end - region.start; |
7506dc79 | 305 | pci_info(dev, "reg 0x%x: initial BAR value %#010llx invalid\n", |
f795d86a | 306 | pos, (unsigned long long)region.start); |
cf4d1cf5 | 307 | } |
96ddef25 | 308 | |
0ff9514b BH |
309 | goto out; |
310 | ||
311 | ||
312 | fail: | |
313 | res->flags = 0; | |
314 | out: | |
31e9dd25 | 315 | if (res->flags) |
34c6b710 | 316 | pci_info(dev, "reg 0x%x: %pR\n", pos, res); |
0ff9514b | 317 | |
28c6821a | 318 | return (res->flags & IORESOURCE_MEM_64) ? 1 : 0; |
07eddf3d YL |
319 | } |
320 | ||
1da177e4 LT |
321 | static void pci_read_bases(struct pci_dev *dev, unsigned int howmany, int rom) |
322 | { | |
6ac665c6 | 323 | unsigned int pos, reg; |
07eddf3d | 324 | |
ad67b437 PB |
325 | if (dev->non_compliant_bars) |
326 | return; | |
327 | ||
bf4447fd KA |
328 | /* Per PCIe r4.0, sec 9.3.4.1.11, the VF BARs are all RO Zero */ |
329 | if (dev->is_virtfn) | |
330 | return; | |
331 | ||
6ac665c6 MW |
332 | for (pos = 0; pos < howmany; pos++) { |
333 | struct resource *res = &dev->resource[pos]; | |
1da177e4 | 334 | reg = PCI_BASE_ADDRESS_0 + (pos << 2); |
6ac665c6 | 335 | pos += __pci_read_base(dev, pci_bar_unknown, res, reg); |
1da177e4 | 336 | } |
6ac665c6 | 337 | |
1da177e4 | 338 | if (rom) { |
6ac665c6 | 339 | struct resource *res = &dev->resource[PCI_ROM_RESOURCE]; |
1da177e4 | 340 | dev->rom_base_reg = rom; |
6ac665c6 | 341 | res->flags = IORESOURCE_MEM | IORESOURCE_PREFETCH | |
92b19ff5 | 342 | IORESOURCE_READONLY | IORESOURCE_SIZEALIGN; |
6ac665c6 | 343 | __pci_read_base(dev, pci_bar_mem32, res, rom); |
1da177e4 LT |
344 | } |
345 | } | |
346 | ||
51c48b31 BH |
347 | static void pci_read_bridge_windows(struct pci_dev *bridge) |
348 | { | |
349 | u16 io; | |
350 | u32 pmem, tmp; | |
351 | ||
352 | pci_read_config_word(bridge, PCI_IO_BASE, &io); | |
353 | if (!io) { | |
354 | pci_write_config_word(bridge, PCI_IO_BASE, 0xe0f0); | |
355 | pci_read_config_word(bridge, PCI_IO_BASE, &io); | |
356 | pci_write_config_word(bridge, PCI_IO_BASE, 0x0); | |
357 | } | |
358 | if (io) | |
359 | bridge->io_window = 1; | |
360 | ||
361 | /* | |
362 | * DECchip 21050 pass 2 errata: the bridge may miss an address | |
363 | * disconnect boundary by one PCI data phase. Workaround: do not | |
364 | * use prefetching on this device. | |
365 | */ | |
366 | if (bridge->vendor == PCI_VENDOR_ID_DEC && bridge->device == 0x0001) | |
367 | return; | |
368 | ||
369 | pci_read_config_dword(bridge, PCI_PREF_MEMORY_BASE, &pmem); | |
370 | if (!pmem) { | |
371 | pci_write_config_dword(bridge, PCI_PREF_MEMORY_BASE, | |
372 | 0xffe0fff0); | |
373 | pci_read_config_dword(bridge, PCI_PREF_MEMORY_BASE, &pmem); | |
374 | pci_write_config_dword(bridge, PCI_PREF_MEMORY_BASE, 0x0); | |
375 | } | |
376 | if (!pmem) | |
377 | return; | |
378 | ||
379 | bridge->pref_window = 1; | |
380 | ||
381 | if ((pmem & PCI_PREF_RANGE_TYPE_MASK) == PCI_PREF_RANGE_TYPE_64) { | |
382 | ||
383 | /* | |
384 | * Bridge claims to have a 64-bit prefetchable memory | |
385 | * window; verify that the upper bits are actually | |
386 | * writable. | |
387 | */ | |
388 | pci_read_config_dword(bridge, PCI_PREF_BASE_UPPER32, &pmem); | |
389 | pci_write_config_dword(bridge, PCI_PREF_BASE_UPPER32, | |
390 | 0xffffffff); | |
391 | pci_read_config_dword(bridge, PCI_PREF_BASE_UPPER32, &tmp); | |
392 | pci_write_config_dword(bridge, PCI_PREF_BASE_UPPER32, pmem); | |
393 | if (tmp) | |
394 | bridge->pref_64_window = 1; | |
395 | } | |
396 | } | |
397 | ||
15856ad5 | 398 | static void pci_read_bridge_io(struct pci_bus *child) |
1da177e4 LT |
399 | { |
400 | struct pci_dev *dev = child->self; | |
401 | u8 io_base_lo, io_limit_lo; | |
2b28ae19 | 402 | unsigned long io_mask, io_granularity, base, limit; |
5bfa14ed | 403 | struct pci_bus_region region; |
2b28ae19 BH |
404 | struct resource *res; |
405 | ||
406 | io_mask = PCI_IO_RANGE_MASK; | |
407 | io_granularity = 0x1000; | |
408 | if (dev->io_window_1k) { | |
409 | /* Support 1K I/O space granularity */ | |
410 | io_mask = PCI_IO_1K_RANGE_MASK; | |
411 | io_granularity = 0x400; | |
412 | } | |
1da177e4 | 413 | |
1da177e4 LT |
414 | res = child->resource[0]; |
415 | pci_read_config_byte(dev, PCI_IO_BASE, &io_base_lo); | |
416 | pci_read_config_byte(dev, PCI_IO_LIMIT, &io_limit_lo); | |
2b28ae19 BH |
417 | base = (io_base_lo & io_mask) << 8; |
418 | limit = (io_limit_lo & io_mask) << 8; | |
1da177e4 LT |
419 | |
420 | if ((io_base_lo & PCI_IO_RANGE_TYPE_MASK) == PCI_IO_RANGE_TYPE_32) { | |
421 | u16 io_base_hi, io_limit_hi; | |
8f38eaca | 422 | |
1da177e4 LT |
423 | pci_read_config_word(dev, PCI_IO_BASE_UPPER16, &io_base_hi); |
424 | pci_read_config_word(dev, PCI_IO_LIMIT_UPPER16, &io_limit_hi); | |
8f38eaca BH |
425 | base |= ((unsigned long) io_base_hi << 16); |
426 | limit |= ((unsigned long) io_limit_hi << 16); | |
1da177e4 LT |
427 | } |
428 | ||
5dde383e | 429 | if (base <= limit) { |
1da177e4 | 430 | res->flags = (io_base_lo & PCI_IO_RANGE_TYPE_MASK) | IORESOURCE_IO; |
5bfa14ed | 431 | region.start = base; |
2b28ae19 | 432 | region.end = limit + io_granularity - 1; |
fc279850 | 433 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
34c6b710 | 434 | pci_info(dev, " bridge window %pR\n", res); |
1da177e4 | 435 | } |
fa27b2d1 BH |
436 | } |
437 | ||
15856ad5 | 438 | static void pci_read_bridge_mmio(struct pci_bus *child) |
fa27b2d1 BH |
439 | { |
440 | struct pci_dev *dev = child->self; | |
441 | u16 mem_base_lo, mem_limit_lo; | |
442 | unsigned long base, limit; | |
5bfa14ed | 443 | struct pci_bus_region region; |
fa27b2d1 | 444 | struct resource *res; |
1da177e4 LT |
445 | |
446 | res = child->resource[1]; | |
447 | pci_read_config_word(dev, PCI_MEMORY_BASE, &mem_base_lo); | |
448 | pci_read_config_word(dev, PCI_MEMORY_LIMIT, &mem_limit_lo); | |
8f38eaca BH |
449 | base = ((unsigned long) mem_base_lo & PCI_MEMORY_RANGE_MASK) << 16; |
450 | limit = ((unsigned long) mem_limit_lo & PCI_MEMORY_RANGE_MASK) << 16; | |
5dde383e | 451 | if (base <= limit) { |
1da177e4 | 452 | res->flags = (mem_base_lo & PCI_MEMORY_RANGE_TYPE_MASK) | IORESOURCE_MEM; |
5bfa14ed BH |
453 | region.start = base; |
454 | region.end = limit + 0xfffff; | |
fc279850 | 455 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
34c6b710 | 456 | pci_info(dev, " bridge window %pR\n", res); |
1da177e4 | 457 | } |
fa27b2d1 BH |
458 | } |
459 | ||
15856ad5 | 460 | static void pci_read_bridge_mmio_pref(struct pci_bus *child) |
fa27b2d1 BH |
461 | { |
462 | struct pci_dev *dev = child->self; | |
463 | u16 mem_base_lo, mem_limit_lo; | |
7fc986d8 | 464 | u64 base64, limit64; |
3a9ad0b4 | 465 | pci_bus_addr_t base, limit; |
5bfa14ed | 466 | struct pci_bus_region region; |
fa27b2d1 | 467 | struct resource *res; |
1da177e4 LT |
468 | |
469 | res = child->resource[2]; | |
470 | pci_read_config_word(dev, PCI_PREF_MEMORY_BASE, &mem_base_lo); | |
471 | pci_read_config_word(dev, PCI_PREF_MEMORY_LIMIT, &mem_limit_lo); | |
7fc986d8 YL |
472 | base64 = (mem_base_lo & PCI_PREF_RANGE_MASK) << 16; |
473 | limit64 = (mem_limit_lo & PCI_PREF_RANGE_MASK) << 16; | |
1da177e4 LT |
474 | |
475 | if ((mem_base_lo & PCI_PREF_RANGE_TYPE_MASK) == PCI_PREF_RANGE_TYPE_64) { | |
476 | u32 mem_base_hi, mem_limit_hi; | |
8f38eaca | 477 | |
1da177e4 LT |
478 | pci_read_config_dword(dev, PCI_PREF_BASE_UPPER32, &mem_base_hi); |
479 | pci_read_config_dword(dev, PCI_PREF_LIMIT_UPPER32, &mem_limit_hi); | |
480 | ||
481 | /* | |
482 | * Some bridges set the base > limit by default, and some | |
483 | * (broken) BIOSes do not initialize them. If we find | |
484 | * this, just assume they are not being used. | |
485 | */ | |
486 | if (mem_base_hi <= mem_limit_hi) { | |
7fc986d8 YL |
487 | base64 |= (u64) mem_base_hi << 32; |
488 | limit64 |= (u64) mem_limit_hi << 32; | |
1da177e4 LT |
489 | } |
490 | } | |
7fc986d8 | 491 | |
3a9ad0b4 YL |
492 | base = (pci_bus_addr_t) base64; |
493 | limit = (pci_bus_addr_t) limit64; | |
7fc986d8 YL |
494 | |
495 | if (base != base64) { | |
7506dc79 | 496 | pci_err(dev, "can't handle bridge window above 4GB (bus address %#010llx)\n", |
7fc986d8 YL |
497 | (unsigned long long) base64); |
498 | return; | |
499 | } | |
500 | ||
5dde383e | 501 | if (base <= limit) { |
1f82de10 YL |
502 | res->flags = (mem_base_lo & PCI_PREF_RANGE_TYPE_MASK) | |
503 | IORESOURCE_MEM | IORESOURCE_PREFETCH; | |
504 | if (res->flags & PCI_PREF_RANGE_TYPE_64) | |
505 | res->flags |= IORESOURCE_MEM_64; | |
5bfa14ed BH |
506 | region.start = base; |
507 | region.end = limit + 0xfffff; | |
fc279850 | 508 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
34c6b710 | 509 | pci_info(dev, " bridge window %pR\n", res); |
1da177e4 LT |
510 | } |
511 | } | |
512 | ||
15856ad5 | 513 | void pci_read_bridge_bases(struct pci_bus *child) |
fa27b2d1 BH |
514 | { |
515 | struct pci_dev *dev = child->self; | |
2fe2abf8 | 516 | struct resource *res; |
fa27b2d1 BH |
517 | int i; |
518 | ||
519 | if (pci_is_root_bus(child)) /* It's a host bus, nothing to read */ | |
520 | return; | |
521 | ||
7506dc79 | 522 | pci_info(dev, "PCI bridge to %pR%s\n", |
b918c62e | 523 | &child->busn_res, |
fa27b2d1 BH |
524 | dev->transparent ? " (subtractive decode)" : ""); |
525 | ||
2fe2abf8 BH |
526 | pci_bus_remove_resources(child); |
527 | for (i = 0; i < PCI_BRIDGE_RESOURCE_NUM; i++) | |
528 | child->resource[i] = &dev->resource[PCI_BRIDGE_RESOURCES+i]; | |
529 | ||
fa27b2d1 BH |
530 | pci_read_bridge_io(child); |
531 | pci_read_bridge_mmio(child); | |
532 | pci_read_bridge_mmio_pref(child); | |
2adf7516 BH |
533 | |
534 | if (dev->transparent) { | |
2fe2abf8 | 535 | pci_bus_for_each_resource(child->parent, res, i) { |
d739a099 | 536 | if (res && res->flags) { |
2fe2abf8 BH |
537 | pci_bus_add_resource(child, res, |
538 | PCI_SUBTRACTIVE_DECODE); | |
34c6b710 | 539 | pci_info(dev, " bridge window %pR (subtractive decode)\n", |
2fe2abf8 BH |
540 | res); |
541 | } | |
2adf7516 BH |
542 | } |
543 | } | |
fa27b2d1 BH |
544 | } |
545 | ||
670ba0c8 | 546 | static struct pci_bus *pci_alloc_bus(struct pci_bus *parent) |
1da177e4 LT |
547 | { |
548 | struct pci_bus *b; | |
549 | ||
f5afe806 | 550 | b = kzalloc(sizeof(*b), GFP_KERNEL); |
05013486 BH |
551 | if (!b) |
552 | return NULL; | |
553 | ||
554 | INIT_LIST_HEAD(&b->node); | |
555 | INIT_LIST_HEAD(&b->children); | |
556 | INIT_LIST_HEAD(&b->devices); | |
557 | INIT_LIST_HEAD(&b->slots); | |
558 | INIT_LIST_HEAD(&b->resources); | |
559 | b->max_bus_speed = PCI_SPEED_UNKNOWN; | |
560 | b->cur_bus_speed = PCI_SPEED_UNKNOWN; | |
670ba0c8 CM |
561 | #ifdef CONFIG_PCI_DOMAINS_GENERIC |
562 | if (parent) | |
563 | b->domain_nr = parent->domain_nr; | |
564 | #endif | |
1da177e4 LT |
565 | return b; |
566 | } | |
567 | ||
9885440b | 568 | static void pci_release_host_bridge_dev(struct device *dev) |
70efde2a JL |
569 | { |
570 | struct pci_host_bridge *bridge = to_pci_host_bridge(dev); | |
571 | ||
572 | if (bridge->release_fn) | |
573 | bridge->release_fn(bridge); | |
3bbce531 JK |
574 | |
575 | pci_free_resource_list(&bridge->windows); | |
7608158d | 576 | pci_free_resource_list(&bridge->dma_ranges); |
9885440b | 577 | kfree(bridge); |
70efde2a JL |
578 | } |
579 | ||
6302bf3e | 580 | static void pci_init_host_bridge(struct pci_host_bridge *bridge) |
7b543663 | 581 | { |
05013486 | 582 | INIT_LIST_HEAD(&bridge->windows); |
e80a91ad | 583 | INIT_LIST_HEAD(&bridge->dma_ranges); |
37d6a0a6 | 584 | |
02bfeb48 BH |
585 | /* |
586 | * We assume we can manage these PCIe features. Some systems may | |
587 | * reserve these for use by the platform itself, e.g., an ACPI BIOS | |
588 | * may implement its own AER handling and use _OSC to prevent the | |
589 | * OS from interfering. | |
590 | */ | |
591 | bridge->native_aer = 1; | |
9310f0dc | 592 | bridge->native_pcie_hotplug = 1; |
1df81a6d | 593 | bridge->native_shpc_hotplug = 1; |
02bfeb48 | 594 | bridge->native_pme = 1; |
af8bb9f8 | 595 | bridge->native_ltr = 1; |
ac1c8e35 | 596 | bridge->native_dpc = 1; |
9885440b RH |
597 | |
598 | device_initialize(&bridge->dev); | |
6302bf3e JPB |
599 | } |
600 | ||
601 | struct pci_host_bridge *pci_alloc_host_bridge(size_t priv) | |
602 | { | |
603 | struct pci_host_bridge *bridge; | |
604 | ||
605 | bridge = kzalloc(sizeof(*bridge) + priv, GFP_KERNEL); | |
606 | if (!bridge) | |
607 | return NULL; | |
608 | ||
609 | pci_init_host_bridge(bridge); | |
610 | bridge->dev.release = pci_release_host_bridge_dev; | |
02bfeb48 | 611 | |
7b543663 YL |
612 | return bridge; |
613 | } | |
a52d1443 | 614 | EXPORT_SYMBOL(pci_alloc_host_bridge); |
7b543663 | 615 | |
9885440b RH |
616 | static void devm_pci_alloc_host_bridge_release(void *data) |
617 | { | |
618 | pci_free_host_bridge(data); | |
619 | } | |
620 | ||
5c3f18cc LP |
621 | struct pci_host_bridge *devm_pci_alloc_host_bridge(struct device *dev, |
622 | size_t priv) | |
623 | { | |
9885440b | 624 | int ret; |
5c3f18cc LP |
625 | struct pci_host_bridge *bridge; |
626 | ||
9885440b | 627 | bridge = pci_alloc_host_bridge(priv); |
5c3f18cc LP |
628 | if (!bridge) |
629 | return NULL; | |
630 | ||
6a589900 RH |
631 | bridge->dev.parent = dev; |
632 | ||
9885440b RH |
633 | ret = devm_add_action_or_reset(dev, devm_pci_alloc_host_bridge_release, |
634 | bridge); | |
635 | if (ret) | |
636 | return NULL; | |
5c3f18cc | 637 | |
669cbc70 RH |
638 | ret = devm_of_pci_bridge_init(dev, bridge); |
639 | if (ret) | |
640 | return NULL; | |
641 | ||
5c3f18cc LP |
642 | return bridge; |
643 | } | |
644 | EXPORT_SYMBOL(devm_pci_alloc_host_bridge); | |
645 | ||
dff79b91 LP |
646 | void pci_free_host_bridge(struct pci_host_bridge *bridge) |
647 | { | |
9885440b | 648 | put_device(&bridge->dev); |
dff79b91 LP |
649 | } |
650 | EXPORT_SYMBOL(pci_free_host_bridge); | |
651 | ||
e56faff5 | 652 | /* Indexed by PCI_X_SSTATUS_FREQ (secondary bus mode and frequency) */ |
0b950f0f | 653 | static const unsigned char pcix_bus_speed[] = { |
9be60ca0 MW |
654 | PCI_SPEED_UNKNOWN, /* 0 */ |
655 | PCI_SPEED_66MHz_PCIX, /* 1 */ | |
656 | PCI_SPEED_100MHz_PCIX, /* 2 */ | |
657 | PCI_SPEED_133MHz_PCIX, /* 3 */ | |
658 | PCI_SPEED_UNKNOWN, /* 4 */ | |
659 | PCI_SPEED_66MHz_PCIX_ECC, /* 5 */ | |
660 | PCI_SPEED_100MHz_PCIX_ECC, /* 6 */ | |
661 | PCI_SPEED_133MHz_PCIX_ECC, /* 7 */ | |
662 | PCI_SPEED_UNKNOWN, /* 8 */ | |
663 | PCI_SPEED_66MHz_PCIX_266, /* 9 */ | |
664 | PCI_SPEED_100MHz_PCIX_266, /* A */ | |
665 | PCI_SPEED_133MHz_PCIX_266, /* B */ | |
666 | PCI_SPEED_UNKNOWN, /* C */ | |
667 | PCI_SPEED_66MHz_PCIX_533, /* D */ | |
668 | PCI_SPEED_100MHz_PCIX_533, /* E */ | |
669 | PCI_SPEED_133MHz_PCIX_533 /* F */ | |
670 | }; | |
671 | ||
e56faff5 | 672 | /* Indexed by PCI_EXP_LNKCAP_SLS, PCI_EXP_LNKSTA_CLS */ |
343e51ae | 673 | const unsigned char pcie_link_speed[] = { |
3749c51a MW |
674 | PCI_SPEED_UNKNOWN, /* 0 */ |
675 | PCIE_SPEED_2_5GT, /* 1 */ | |
676 | PCIE_SPEED_5_0GT, /* 2 */ | |
9dfd97fe | 677 | PCIE_SPEED_8_0GT, /* 3 */ |
1acfb9b7 | 678 | PCIE_SPEED_16_0GT, /* 4 */ |
de76cda2 | 679 | PCIE_SPEED_32_0GT, /* 5 */ |
3749c51a MW |
680 | PCI_SPEED_UNKNOWN, /* 6 */ |
681 | PCI_SPEED_UNKNOWN, /* 7 */ | |
682 | PCI_SPEED_UNKNOWN, /* 8 */ | |
683 | PCI_SPEED_UNKNOWN, /* 9 */ | |
684 | PCI_SPEED_UNKNOWN, /* A */ | |
685 | PCI_SPEED_UNKNOWN, /* B */ | |
686 | PCI_SPEED_UNKNOWN, /* C */ | |
687 | PCI_SPEED_UNKNOWN, /* D */ | |
688 | PCI_SPEED_UNKNOWN, /* E */ | |
689 | PCI_SPEED_UNKNOWN /* F */ | |
690 | }; | |
e56faff5 BH |
691 | EXPORT_SYMBOL_GPL(pcie_link_speed); |
692 | ||
693 | const char *pci_speed_string(enum pci_bus_speed speed) | |
694 | { | |
695 | /* Indexed by the pci_bus_speed enum */ | |
696 | static const char *speed_strings[] = { | |
697 | "33 MHz PCI", /* 0x00 */ | |
698 | "66 MHz PCI", /* 0x01 */ | |
699 | "66 MHz PCI-X", /* 0x02 */ | |
700 | "100 MHz PCI-X", /* 0x03 */ | |
701 | "133 MHz PCI-X", /* 0x04 */ | |
702 | NULL, /* 0x05 */ | |
703 | NULL, /* 0x06 */ | |
704 | NULL, /* 0x07 */ | |
705 | NULL, /* 0x08 */ | |
706 | "66 MHz PCI-X 266", /* 0x09 */ | |
707 | "100 MHz PCI-X 266", /* 0x0a */ | |
708 | "133 MHz PCI-X 266", /* 0x0b */ | |
709 | "Unknown AGP", /* 0x0c */ | |
710 | "1x AGP", /* 0x0d */ | |
711 | "2x AGP", /* 0x0e */ | |
712 | "4x AGP", /* 0x0f */ | |
713 | "8x AGP", /* 0x10 */ | |
714 | "66 MHz PCI-X 533", /* 0x11 */ | |
715 | "100 MHz PCI-X 533", /* 0x12 */ | |
716 | "133 MHz PCI-X 533", /* 0x13 */ | |
717 | "2.5 GT/s PCIe", /* 0x14 */ | |
718 | "5.0 GT/s PCIe", /* 0x15 */ | |
719 | "8.0 GT/s PCIe", /* 0x16 */ | |
720 | "16.0 GT/s PCIe", /* 0x17 */ | |
721 | "32.0 GT/s PCIe", /* 0x18 */ | |
722 | }; | |
723 | ||
724 | if (speed < ARRAY_SIZE(speed_strings)) | |
725 | return speed_strings[speed]; | |
726 | return "Unknown"; | |
727 | } | |
728 | EXPORT_SYMBOL_GPL(pci_speed_string); | |
3749c51a MW |
729 | |
730 | void pcie_update_link_speed(struct pci_bus *bus, u16 linksta) | |
731 | { | |
231afea1 | 732 | bus->cur_bus_speed = pcie_link_speed[linksta & PCI_EXP_LNKSTA_CLS]; |
3749c51a MW |
733 | } |
734 | EXPORT_SYMBOL_GPL(pcie_update_link_speed); | |
735 | ||
45b4cdd5 MW |
736 | static unsigned char agp_speeds[] = { |
737 | AGP_UNKNOWN, | |
738 | AGP_1X, | |
739 | AGP_2X, | |
740 | AGP_4X, | |
741 | AGP_8X | |
742 | }; | |
743 | ||
744 | static enum pci_bus_speed agp_speed(int agp3, int agpstat) | |
745 | { | |
746 | int index = 0; | |
747 | ||
748 | if (agpstat & 4) | |
749 | index = 3; | |
750 | else if (agpstat & 2) | |
751 | index = 2; | |
752 | else if (agpstat & 1) | |
753 | index = 1; | |
754 | else | |
755 | goto out; | |
f7625980 | 756 | |
45b4cdd5 MW |
757 | if (agp3) { |
758 | index += 2; | |
759 | if (index == 5) | |
760 | index = 0; | |
761 | } | |
762 | ||
763 | out: | |
764 | return agp_speeds[index]; | |
765 | } | |
766 | ||
9be60ca0 MW |
767 | static void pci_set_bus_speed(struct pci_bus *bus) |
768 | { | |
769 | struct pci_dev *bridge = bus->self; | |
770 | int pos; | |
771 | ||
45b4cdd5 MW |
772 | pos = pci_find_capability(bridge, PCI_CAP_ID_AGP); |
773 | if (!pos) | |
774 | pos = pci_find_capability(bridge, PCI_CAP_ID_AGP3); | |
775 | if (pos) { | |
776 | u32 agpstat, agpcmd; | |
777 | ||
778 | pci_read_config_dword(bridge, pos + PCI_AGP_STATUS, &agpstat); | |
779 | bus->max_bus_speed = agp_speed(agpstat & 8, agpstat & 7); | |
780 | ||
781 | pci_read_config_dword(bridge, pos + PCI_AGP_COMMAND, &agpcmd); | |
782 | bus->cur_bus_speed = agp_speed(agpstat & 8, agpcmd & 7); | |
783 | } | |
784 | ||
9be60ca0 MW |
785 | pos = pci_find_capability(bridge, PCI_CAP_ID_PCIX); |
786 | if (pos) { | |
787 | u16 status; | |
788 | enum pci_bus_speed max; | |
9be60ca0 | 789 | |
7793eeab BH |
790 | pci_read_config_word(bridge, pos + PCI_X_BRIDGE_SSTATUS, |
791 | &status); | |
792 | ||
793 | if (status & PCI_X_SSTATUS_533MHZ) { | |
9be60ca0 | 794 | max = PCI_SPEED_133MHz_PCIX_533; |
7793eeab | 795 | } else if (status & PCI_X_SSTATUS_266MHZ) { |
9be60ca0 | 796 | max = PCI_SPEED_133MHz_PCIX_266; |
7793eeab | 797 | } else if (status & PCI_X_SSTATUS_133MHZ) { |
3c78bc61 | 798 | if ((status & PCI_X_SSTATUS_VERS) == PCI_X_SSTATUS_V2) |
9be60ca0 | 799 | max = PCI_SPEED_133MHz_PCIX_ECC; |
3c78bc61 | 800 | else |
9be60ca0 | 801 | max = PCI_SPEED_133MHz_PCIX; |
9be60ca0 MW |
802 | } else { |
803 | max = PCI_SPEED_66MHz_PCIX; | |
804 | } | |
805 | ||
806 | bus->max_bus_speed = max; | |
7793eeab BH |
807 | bus->cur_bus_speed = pcix_bus_speed[ |
808 | (status & PCI_X_SSTATUS_FREQ) >> 6]; | |
9be60ca0 MW |
809 | |
810 | return; | |
811 | } | |
812 | ||
fdfe1511 | 813 | if (pci_is_pcie(bridge)) { |
9be60ca0 MW |
814 | u32 linkcap; |
815 | u16 linksta; | |
816 | ||
59875ae4 | 817 | pcie_capability_read_dword(bridge, PCI_EXP_LNKCAP, &linkcap); |
231afea1 | 818 | bus->max_bus_speed = pcie_link_speed[linkcap & PCI_EXP_LNKCAP_SLS]; |
f0157160 | 819 | bridge->link_active_reporting = !!(linkcap & PCI_EXP_LNKCAP_DLLLARC); |
9be60ca0 | 820 | |
59875ae4 | 821 | pcie_capability_read_word(bridge, PCI_EXP_LNKSTA, &linksta); |
9be60ca0 MW |
822 | pcie_update_link_speed(bus, linksta); |
823 | } | |
824 | } | |
825 | ||
44aa0c65 MZ |
826 | static struct irq_domain *pci_host_bridge_msi_domain(struct pci_bus *bus) |
827 | { | |
b165e2b6 MZ |
828 | struct irq_domain *d; |
829 | ||
44aa0c65 MZ |
830 | /* |
831 | * Any firmware interface that can resolve the msi_domain | |
832 | * should be called from here. | |
833 | */ | |
b165e2b6 | 834 | d = pci_host_bridge_of_msi_domain(bus); |
471036b2 SS |
835 | if (!d) |
836 | d = pci_host_bridge_acpi_msi_domain(bus); | |
44aa0c65 | 837 | |
788858eb JO |
838 | #ifdef CONFIG_PCI_MSI_IRQ_DOMAIN |
839 | /* | |
840 | * If no IRQ domain was found via the OF tree, try looking it up | |
841 | * directly through the fwnode_handle. | |
842 | */ | |
843 | if (!d) { | |
844 | struct fwnode_handle *fwnode = pci_root_bus_fwnode(bus); | |
845 | ||
846 | if (fwnode) | |
847 | d = irq_find_matching_fwnode(fwnode, | |
848 | DOMAIN_BUS_PCI_MSI); | |
849 | } | |
850 | #endif | |
851 | ||
b165e2b6 | 852 | return d; |
44aa0c65 MZ |
853 | } |
854 | ||
855 | static void pci_set_bus_msi_domain(struct pci_bus *bus) | |
856 | { | |
857 | struct irq_domain *d; | |
38ea72bd | 858 | struct pci_bus *b; |
44aa0c65 MZ |
859 | |
860 | /* | |
38ea72bd AW |
861 | * The bus can be a root bus, a subordinate bus, or a virtual bus |
862 | * created by an SR-IOV device. Walk up to the first bridge device | |
863 | * found or derive the domain from the host bridge. | |
44aa0c65 | 864 | */ |
38ea72bd AW |
865 | for (b = bus, d = NULL; !d && !pci_is_root_bus(b); b = b->parent) { |
866 | if (b->self) | |
867 | d = dev_get_msi_domain(&b->self->dev); | |
868 | } | |
869 | ||
870 | if (!d) | |
871 | d = pci_host_bridge_msi_domain(b); | |
44aa0c65 MZ |
872 | |
873 | dev_set_msi_domain(&bus->dev, d); | |
874 | } | |
875 | ||
cea9bc0b | 876 | static int pci_register_host_bridge(struct pci_host_bridge *bridge) |
37d6a0a6 AB |
877 | { |
878 | struct device *parent = bridge->dev.parent; | |
879 | struct resource_entry *window, *n; | |
880 | struct pci_bus *bus, *b; | |
881 | resource_size_t offset; | |
882 | LIST_HEAD(resources); | |
883 | struct resource *res; | |
884 | char addr[64], *fmt; | |
885 | const char *name; | |
886 | int err; | |
887 | ||
888 | bus = pci_alloc_bus(NULL); | |
889 | if (!bus) | |
890 | return -ENOMEM; | |
891 | ||
892 | bridge->bus = bus; | |
893 | ||
3e466e2d | 894 | /* Temporarily move resources off the list */ |
37d6a0a6 AB |
895 | list_splice_init(&bridge->windows, &resources); |
896 | bus->sysdata = bridge->sysdata; | |
897 | bus->msi = bridge->msi; | |
898 | bus->ops = bridge->ops; | |
899 | bus->number = bus->busn_res.start = bridge->busnr; | |
900 | #ifdef CONFIG_PCI_DOMAINS_GENERIC | |
901 | bus->domain_nr = pci_bus_find_domain_nr(bus, parent); | |
902 | #endif | |
903 | ||
904 | b = pci_find_bus(pci_domain_nr(bus), bridge->busnr); | |
905 | if (b) { | |
3e466e2d | 906 | /* Ignore it if we already got here via a different bridge */ |
37d6a0a6 AB |
907 | dev_dbg(&b->dev, "bus already known\n"); |
908 | err = -EEXIST; | |
909 | goto free; | |
910 | } | |
911 | ||
912 | dev_set_name(&bridge->dev, "pci%04x:%02x", pci_domain_nr(bus), | |
913 | bridge->busnr); | |
914 | ||
915 | err = pcibios_root_bridge_prepare(bridge); | |
916 | if (err) | |
917 | goto free; | |
918 | ||
9885440b | 919 | err = device_add(&bridge->dev); |
1b54ae83 | 920 | if (err) { |
37d6a0a6 | 921 | put_device(&bridge->dev); |
1b54ae83 RH |
922 | goto free; |
923 | } | |
37d6a0a6 AB |
924 | bus->bridge = get_device(&bridge->dev); |
925 | device_enable_async_suspend(bus->bridge); | |
926 | pci_set_bus_of_node(bus); | |
927 | pci_set_bus_msi_domain(bus); | |
928 | ||
929 | if (!parent) | |
930 | set_dev_node(bus->bridge, pcibus_to_node(bus)); | |
931 | ||
932 | bus->dev.class = &pcibus_class; | |
933 | bus->dev.parent = bus->bridge; | |
934 | ||
935 | dev_set_name(&bus->dev, "%04x:%02x", pci_domain_nr(bus), bus->number); | |
936 | name = dev_name(&bus->dev); | |
937 | ||
938 | err = device_register(&bus->dev); | |
939 | if (err) | |
940 | goto unregister; | |
941 | ||
942 | pcibios_add_bus(bus); | |
943 | ||
6e8e104d RH |
944 | if (bus->ops->add_bus) { |
945 | err = bus->ops->add_bus(bus); | |
946 | if (WARN_ON(err < 0)) | |
947 | dev_err(&bus->dev, "failed to add bus: %d\n", err); | |
948 | } | |
949 | ||
37d6a0a6 AB |
950 | /* Create legacy_io and legacy_mem files for this bus */ |
951 | pci_create_legacy_files(bus); | |
952 | ||
953 | if (parent) | |
954 | dev_info(parent, "PCI host bridge to bus %s\n", name); | |
955 | else | |
956 | pr_info("PCI host bridge to bus %s\n", name); | |
957 | ||
ad508610 YL |
958 | if (nr_node_ids > 1 && pcibus_to_node(bus) == NUMA_NO_NODE) |
959 | dev_warn(&bus->dev, "Unknown NUMA node; performance will be reduced\n"); | |
960 | ||
37d6a0a6 AB |
961 | /* Add initial resources to the bus */ |
962 | resource_list_for_each_entry_safe(window, n, &resources) { | |
963 | list_move_tail(&window->node, &bridge->windows); | |
964 | offset = window->offset; | |
965 | res = window->res; | |
966 | ||
967 | if (res->flags & IORESOURCE_BUS) | |
968 | pci_bus_insert_busn_res(bus, bus->number, res->end); | |
969 | else | |
970 | pci_bus_add_resource(bus, res, 0); | |
971 | ||
972 | if (offset) { | |
973 | if (resource_type(res) == IORESOURCE_IO) | |
974 | fmt = " (bus address [%#06llx-%#06llx])"; | |
975 | else | |
976 | fmt = " (bus address [%#010llx-%#010llx])"; | |
977 | ||
978 | snprintf(addr, sizeof(addr), fmt, | |
979 | (unsigned long long)(res->start - offset), | |
980 | (unsigned long long)(res->end - offset)); | |
981 | } else | |
982 | addr[0] = '\0'; | |
983 | ||
984 | dev_info(&bus->dev, "root bus resource %pR%s\n", res, addr); | |
985 | } | |
986 | ||
987 | down_write(&pci_bus_sem); | |
988 | list_add_tail(&bus->node, &pci_root_buses); | |
989 | up_write(&pci_bus_sem); | |
990 | ||
991 | return 0; | |
992 | ||
993 | unregister: | |
994 | put_device(&bridge->dev); | |
9885440b | 995 | device_del(&bridge->dev); |
37d6a0a6 AB |
996 | |
997 | free: | |
998 | kfree(bus); | |
999 | return err; | |
1000 | } | |
1001 | ||
17e8f0d4 GB |
1002 | static bool pci_bridge_child_ext_cfg_accessible(struct pci_dev *bridge) |
1003 | { | |
1004 | int pos; | |
1005 | u32 status; | |
1006 | ||
1007 | /* | |
1008 | * If extended config space isn't accessible on a bridge's primary | |
1009 | * bus, we certainly can't access it on the secondary bus. | |
1010 | */ | |
1011 | if (bridge->bus->bus_flags & PCI_BUS_FLAGS_NO_EXTCFG) | |
1012 | return false; | |
1013 | ||
1014 | /* | |
1015 | * PCIe Root Ports and switch ports are PCIe on both sides, so if | |
1016 | * extended config space is accessible on the primary, it's also | |
1017 | * accessible on the secondary. | |
1018 | */ | |
1019 | if (pci_is_pcie(bridge) && | |
1020 | (pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT || | |
1021 | pci_pcie_type(bridge) == PCI_EXP_TYPE_UPSTREAM || | |
1022 | pci_pcie_type(bridge) == PCI_EXP_TYPE_DOWNSTREAM)) | |
1023 | return true; | |
1024 | ||
1025 | /* | |
1026 | * For the other bridge types: | |
1027 | * - PCI-to-PCI bridges | |
1028 | * - PCIe-to-PCI/PCI-X forward bridges | |
1029 | * - PCI/PCI-X-to-PCIe reverse bridges | |
1030 | * extended config space on the secondary side is only accessible | |
1031 | * if the bridge supports PCI-X Mode 2. | |
1032 | */ | |
1033 | pos = pci_find_capability(bridge, PCI_CAP_ID_PCIX); | |
1034 | if (!pos) | |
1035 | return false; | |
1036 | ||
1037 | pci_read_config_dword(bridge, pos + PCI_X_STATUS, &status); | |
1038 | return status & (PCI_X_STATUS_266MHZ | PCI_X_STATUS_533MHZ); | |
1039 | } | |
1040 | ||
cbd4e055 AB |
1041 | static struct pci_bus *pci_alloc_child_bus(struct pci_bus *parent, |
1042 | struct pci_dev *bridge, int busnr) | |
1da177e4 LT |
1043 | { |
1044 | struct pci_bus *child; | |
07e29295 | 1045 | struct pci_host_bridge *host; |
1da177e4 | 1046 | int i; |
4f535093 | 1047 | int ret; |
1da177e4 | 1048 | |
3e466e2d | 1049 | /* Allocate a new bus and inherit stuff from the parent */ |
670ba0c8 | 1050 | child = pci_alloc_bus(parent); |
1da177e4 LT |
1051 | if (!child) |
1052 | return NULL; | |
1053 | ||
1da177e4 | 1054 | child->parent = parent; |
0cbdcfcf | 1055 | child->msi = parent->msi; |
1da177e4 | 1056 | child->sysdata = parent->sysdata; |
6e325a62 | 1057 | child->bus_flags = parent->bus_flags; |
1da177e4 | 1058 | |
07e29295 RH |
1059 | host = pci_find_host_bridge(parent); |
1060 | if (host->child_ops) | |
1061 | child->ops = host->child_ops; | |
1062 | else | |
1063 | child->ops = parent->ops; | |
1064 | ||
3e466e2d BH |
1065 | /* |
1066 | * Initialize some portions of the bus device, but don't register | |
1067 | * it now as the parent is not properly set up yet. | |
fd7d1ced GKH |
1068 | */ |
1069 | child->dev.class = &pcibus_class; | |
1a927133 | 1070 | dev_set_name(&child->dev, "%04x:%02x", pci_domain_nr(child), busnr); |
1da177e4 | 1071 | |
3e466e2d | 1072 | /* Set up the primary, secondary and subordinate bus numbers */ |
b918c62e YL |
1073 | child->number = child->busn_res.start = busnr; |
1074 | child->primary = parent->busn_res.start; | |
1075 | child->busn_res.end = 0xff; | |
1da177e4 | 1076 | |
4f535093 YL |
1077 | if (!bridge) { |
1078 | child->dev.parent = parent->bridge; | |
1079 | goto add_dev; | |
1080 | } | |
3789fa8a YZ |
1081 | |
1082 | child->self = bridge; | |
1083 | child->bridge = get_device(&bridge->dev); | |
4f535093 | 1084 | child->dev.parent = child->bridge; |
98d9f30c | 1085 | pci_set_bus_of_node(child); |
9be60ca0 MW |
1086 | pci_set_bus_speed(child); |
1087 | ||
17e8f0d4 GB |
1088 | /* |
1089 | * Check whether extended config space is accessible on the child | |
1090 | * bus. Note that we currently assume it is always accessible on | |
1091 | * the root bus. | |
1092 | */ | |
1093 | if (!pci_bridge_child_ext_cfg_accessible(bridge)) { | |
1094 | child->bus_flags |= PCI_BUS_FLAGS_NO_EXTCFG; | |
1095 | pci_info(child, "extended config space not accessible\n"); | |
1096 | } | |
1097 | ||
3e466e2d | 1098 | /* Set up default resource pointers and names */ |
fde09c6d | 1099 | for (i = 0; i < PCI_BRIDGE_RESOURCE_NUM; i++) { |
1da177e4 LT |
1100 | child->resource[i] = &bridge->resource[PCI_BRIDGE_RESOURCES+i]; |
1101 | child->resource[i]->name = child->name; | |
1102 | } | |
1103 | bridge->subordinate = child; | |
1104 | ||
4f535093 | 1105 | add_dev: |
44aa0c65 | 1106 | pci_set_bus_msi_domain(child); |
4f535093 YL |
1107 | ret = device_register(&child->dev); |
1108 | WARN_ON(ret < 0); | |
1109 | ||
10a95747 JL |
1110 | pcibios_add_bus(child); |
1111 | ||
057bd2e0 TR |
1112 | if (child->ops->add_bus) { |
1113 | ret = child->ops->add_bus(child); | |
1114 | if (WARN_ON(ret < 0)) | |
1115 | dev_err(&child->dev, "failed to add bus: %d\n", ret); | |
1116 | } | |
1117 | ||
4f535093 YL |
1118 | /* Create legacy_io and legacy_mem files for this bus */ |
1119 | pci_create_legacy_files(child); | |
1120 | ||
1da177e4 LT |
1121 | return child; |
1122 | } | |
1123 | ||
3c78bc61 RD |
1124 | struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev, |
1125 | int busnr) | |
1da177e4 LT |
1126 | { |
1127 | struct pci_bus *child; | |
1128 | ||
1129 | child = pci_alloc_child_bus(parent, dev, busnr); | |
e4ea9bb7 | 1130 | if (child) { |
d71374da | 1131 | down_write(&pci_bus_sem); |
1da177e4 | 1132 | list_add_tail(&child->node, &parent->children); |
d71374da | 1133 | up_write(&pci_bus_sem); |
e4ea9bb7 | 1134 | } |
1da177e4 LT |
1135 | return child; |
1136 | } | |
b7fe9434 | 1137 | EXPORT_SYMBOL(pci_add_new_bus); |
1da177e4 | 1138 | |
f3dbd802 RJ |
1139 | static void pci_enable_crs(struct pci_dev *pdev) |
1140 | { | |
1141 | u16 root_cap = 0; | |
1142 | ||
1143 | /* Enable CRS Software Visibility if supported */ | |
1144 | pcie_capability_read_word(pdev, PCI_EXP_RTCAP, &root_cap); | |
1145 | if (root_cap & PCI_EXP_RTCAP_CRSVIS) | |
1146 | pcie_capability_set_word(pdev, PCI_EXP_RTCTL, | |
1147 | PCI_EXP_RTCTL_CRSSVE); | |
1148 | } | |
1149 | ||
1c02ea81 MW |
1150 | static unsigned int pci_scan_child_bus_extend(struct pci_bus *bus, |
1151 | unsigned int available_buses); | |
2dbce590 SS |
1152 | /** |
1153 | * pci_ea_fixed_busnrs() - Read fixed Secondary and Subordinate bus | |
1154 | * numbers from EA capability. | |
1155 | * @dev: Bridge | |
1156 | * @sec: updated with secondary bus number from EA | |
1157 | * @sub: updated with subordinate bus number from EA | |
1158 | * | |
73884a70 SS |
1159 | * If @dev is a bridge with EA capability that specifies valid secondary |
1160 | * and subordinate bus numbers, return true with the bus numbers in @sec | |
1161 | * and @sub. Otherwise return false. | |
2dbce590 SS |
1162 | */ |
1163 | static bool pci_ea_fixed_busnrs(struct pci_dev *dev, u8 *sec, u8 *sub) | |
1164 | { | |
1165 | int ea, offset; | |
1166 | u32 dw; | |
73884a70 | 1167 | u8 ea_sec, ea_sub; |
2dbce590 SS |
1168 | |
1169 | if (dev->hdr_type != PCI_HEADER_TYPE_BRIDGE) | |
1170 | return false; | |
1171 | ||
1172 | /* find PCI EA capability in list */ | |
1173 | ea = pci_find_capability(dev, PCI_CAP_ID_EA); | |
1174 | if (!ea) | |
1175 | return false; | |
1176 | ||
1177 | offset = ea + PCI_EA_FIRST_ENT; | |
1178 | pci_read_config_dword(dev, offset, &dw); | |
73884a70 SS |
1179 | ea_sec = dw & PCI_EA_SEC_BUS_MASK; |
1180 | ea_sub = (dw & PCI_EA_SUB_BUS_MASK) >> PCI_EA_SUB_BUS_SHIFT; | |
1181 | if (ea_sec == 0 || ea_sub < ea_sec) | |
1182 | return false; | |
1183 | ||
1184 | *sec = ea_sec; | |
1185 | *sub = ea_sub; | |
2dbce590 SS |
1186 | return true; |
1187 | } | |
1c02ea81 | 1188 | |
1da177e4 | 1189 | /* |
1c02ea81 MW |
1190 | * pci_scan_bridge_extend() - Scan buses behind a bridge |
1191 | * @bus: Parent bus the bridge is on | |
1192 | * @dev: Bridge itself | |
1193 | * @max: Starting subordinate number of buses behind this bridge | |
1194 | * @available_buses: Total number of buses available for this bridge and | |
1195 | * the devices below. After the minimal bus space has | |
1196 | * been allocated the remaining buses will be | |
1197 | * distributed equally between hotplug-capable bridges. | |
1198 | * @pass: Either %0 (scan already configured bridges) or %1 (scan bridges | |
1199 | * that need to be reconfigured. | |
1200 | * | |
1da177e4 LT |
1201 | * If it's a bridge, configure it and scan the bus behind it. |
1202 | * For CardBus bridges, we don't scan behind as the devices will | |
1203 | * be handled by the bridge driver itself. | |
1204 | * | |
1205 | * We need to process bridges in two passes -- first we scan those | |
1206 | * already configured by the BIOS and after we are done with all of | |
1207 | * them, we proceed to assigning numbers to the remaining buses in | |
1208 | * order to avoid overlaps between old and new bus numbers. | |
70f7880d MW |
1209 | * |
1210 | * Return: New subordinate number covering all buses behind this bridge. | |
1da177e4 | 1211 | */ |
1c02ea81 MW |
1212 | static int pci_scan_bridge_extend(struct pci_bus *bus, struct pci_dev *dev, |
1213 | int max, unsigned int available_buses, | |
1214 | int pass) | |
1da177e4 LT |
1215 | { |
1216 | struct pci_bus *child; | |
1217 | int is_cardbus = (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS); | |
49887941 | 1218 | u32 buses, i, j = 0; |
1da177e4 | 1219 | u16 bctl; |
99ddd552 | 1220 | u8 primary, secondary, subordinate; |
a1c19894 | 1221 | int broken = 0; |
2dbce590 SS |
1222 | bool fixed_buses; |
1223 | u8 fixed_sec, fixed_sub; | |
1224 | int next_busnr; | |
1da177e4 | 1225 | |
d963f651 MW |
1226 | /* |
1227 | * Make sure the bridge is powered on to be able to access config | |
1228 | * space of devices below it. | |
1229 | */ | |
1230 | pm_runtime_get_sync(&dev->dev); | |
1231 | ||
1da177e4 | 1232 | pci_read_config_dword(dev, PCI_PRIMARY_BUS, &buses); |
99ddd552 BH |
1233 | primary = buses & 0xFF; |
1234 | secondary = (buses >> 8) & 0xFF; | |
1235 | subordinate = (buses >> 16) & 0xFF; | |
1da177e4 | 1236 | |
7506dc79 | 1237 | pci_dbg(dev, "scanning [bus %02x-%02x] behind bridge, pass %d\n", |
99ddd552 | 1238 | secondary, subordinate, pass); |
1da177e4 | 1239 | |
71f6bd4a | 1240 | if (!primary && (primary != bus->number) && secondary && subordinate) { |
7506dc79 | 1241 | pci_warn(dev, "Primary bus is hard wired to 0\n"); |
71f6bd4a YL |
1242 | primary = bus->number; |
1243 | } | |
1244 | ||
a1c19894 BH |
1245 | /* Check if setup is sensible at all */ |
1246 | if (!pass && | |
1965f66e | 1247 | (primary != bus->number || secondary <= bus->number || |
12d87069 | 1248 | secondary > subordinate)) { |
7506dc79 | 1249 | pci_info(dev, "bridge configuration invalid ([bus %02x-%02x]), reconfiguring\n", |
1965f66e | 1250 | secondary, subordinate); |
a1c19894 BH |
1251 | broken = 1; |
1252 | } | |
1253 | ||
3e466e2d BH |
1254 | /* |
1255 | * Disable Master-Abort Mode during probing to avoid reporting of | |
1256 | * bus errors in some architectures. | |
1257 | */ | |
1da177e4 LT |
1258 | pci_read_config_word(dev, PCI_BRIDGE_CONTROL, &bctl); |
1259 | pci_write_config_word(dev, PCI_BRIDGE_CONTROL, | |
1260 | bctl & ~PCI_BRIDGE_CTL_MASTER_ABORT); | |
1261 | ||
f3dbd802 RJ |
1262 | pci_enable_crs(dev); |
1263 | ||
99ddd552 BH |
1264 | if ((secondary || subordinate) && !pcibios_assign_all_busses() && |
1265 | !is_cardbus && !broken) { | |
1266 | unsigned int cmax; | |
3e466e2d | 1267 | |
1da177e4 | 1268 | /* |
3e466e2d BH |
1269 | * Bus already configured by firmware, process it in the |
1270 | * first pass and just note the configuration. | |
1da177e4 LT |
1271 | */ |
1272 | if (pass) | |
bbe8f9a3 | 1273 | goto out; |
1da177e4 LT |
1274 | |
1275 | /* | |
3e466e2d BH |
1276 | * The bus might already exist for two reasons: Either we |
1277 | * are rescanning the bus or the bus is reachable through | |
1278 | * more than one bridge. The second case can happen with | |
1279 | * the i450NX chipset. | |
1da177e4 | 1280 | */ |
99ddd552 | 1281 | child = pci_find_bus(pci_domain_nr(bus), secondary); |
74710ded | 1282 | if (!child) { |
99ddd552 | 1283 | child = pci_add_new_bus(bus, dev, secondary); |
74710ded AC |
1284 | if (!child) |
1285 | goto out; | |
99ddd552 | 1286 | child->primary = primary; |
bc76b731 | 1287 | pci_bus_insert_busn_res(child, secondary, subordinate); |
74710ded | 1288 | child->bridge_ctl = bctl; |
1da177e4 LT |
1289 | } |
1290 | ||
1da177e4 | 1291 | cmax = pci_scan_child_bus(child); |
c95b0bd6 | 1292 | if (cmax > subordinate) |
7506dc79 | 1293 | pci_warn(dev, "bridge has subordinate %02x but max busn %02x\n", |
c95b0bd6 | 1294 | subordinate, cmax); |
3e466e2d BH |
1295 | |
1296 | /* Subordinate should equal child->busn_res.end */ | |
c95b0bd6 AN |
1297 | if (subordinate > max) |
1298 | max = subordinate; | |
1da177e4 | 1299 | } else { |
3e466e2d | 1300 | |
1da177e4 LT |
1301 | /* |
1302 | * We need to assign a number to this bus which we always | |
1303 | * do in the second pass. | |
1304 | */ | |
12f44f46 | 1305 | if (!pass) { |
619c8c31 | 1306 | if (pcibios_assign_all_busses() || broken || is_cardbus) |
3e466e2d BH |
1307 | |
1308 | /* | |
1309 | * Temporarily disable forwarding of the | |
1310 | * configuration cycles on all bridges in | |
1311 | * this bus segment to avoid possible | |
1312 | * conflicts in the second pass between two | |
1313 | * bridges programmed with overlapping bus | |
1314 | * ranges. | |
1315 | */ | |
12f44f46 IK |
1316 | pci_write_config_dword(dev, PCI_PRIMARY_BUS, |
1317 | buses & ~0xffffff); | |
bbe8f9a3 | 1318 | goto out; |
12f44f46 | 1319 | } |
1da177e4 LT |
1320 | |
1321 | /* Clear errors */ | |
1322 | pci_write_config_word(dev, PCI_STATUS, 0xffff); | |
1323 | ||
2dbce590 SS |
1324 | /* Read bus numbers from EA Capability (if present) */ |
1325 | fixed_buses = pci_ea_fixed_busnrs(dev, &fixed_sec, &fixed_sub); | |
1326 | if (fixed_buses) | |
1327 | next_busnr = fixed_sec; | |
1328 | else | |
1329 | next_busnr = max + 1; | |
1330 | ||
3e466e2d BH |
1331 | /* |
1332 | * Prevent assigning a bus number that already exists. | |
1333 | * This can happen when a bridge is hot-plugged, so in this | |
1334 | * case we only re-scan this bus. | |
1335 | */ | |
2dbce590 | 1336 | child = pci_find_bus(pci_domain_nr(bus), next_busnr); |
b1a98b69 | 1337 | if (!child) { |
2dbce590 | 1338 | child = pci_add_new_bus(bus, dev, next_busnr); |
b1a98b69 TC |
1339 | if (!child) |
1340 | goto out; | |
2dbce590 | 1341 | pci_bus_insert_busn_res(child, next_busnr, |
a20c7f36 | 1342 | bus->busn_res.end); |
b1a98b69 | 1343 | } |
9a4d7d87 | 1344 | max++; |
1c02ea81 MW |
1345 | if (available_buses) |
1346 | available_buses--; | |
1347 | ||
1da177e4 LT |
1348 | buses = (buses & 0xff000000) |
1349 | | ((unsigned int)(child->primary) << 0) | |
b918c62e YL |
1350 | | ((unsigned int)(child->busn_res.start) << 8) |
1351 | | ((unsigned int)(child->busn_res.end) << 16); | |
1da177e4 LT |
1352 | |
1353 | /* | |
1354 | * yenta.c forces a secondary latency timer of 176. | |
1355 | * Copy that behaviour here. | |
1356 | */ | |
1357 | if (is_cardbus) { | |
1358 | buses &= ~0xff000000; | |
1359 | buses |= CARDBUS_LATENCY_TIMER << 24; | |
1360 | } | |
7c867c88 | 1361 | |
3e466e2d | 1362 | /* We need to blast all three values with a single write */ |
1da177e4 LT |
1363 | pci_write_config_dword(dev, PCI_PRIMARY_BUS, buses); |
1364 | ||
1365 | if (!is_cardbus) { | |
11949255 | 1366 | child->bridge_ctl = bctl; |
1c02ea81 | 1367 | max = pci_scan_child_bus_extend(child, available_buses); |
1da177e4 | 1368 | } else { |
3e466e2d | 1369 | |
1da177e4 | 1370 | /* |
3e466e2d BH |
1371 | * For CardBus bridges, we leave 4 bus numbers as |
1372 | * cards with a PCI-to-PCI bridge can be inserted | |
1373 | * later. | |
1da177e4 | 1374 | */ |
3c78bc61 | 1375 | for (i = 0; i < CARDBUS_RESERVE_BUSNR; i++) { |
49887941 | 1376 | struct pci_bus *parent = bus; |
cc57450f RS |
1377 | if (pci_find_bus(pci_domain_nr(bus), |
1378 | max+i+1)) | |
1379 | break; | |
49887941 DB |
1380 | while (parent->parent) { |
1381 | if ((!pcibios_assign_all_busses()) && | |
b918c62e YL |
1382 | (parent->busn_res.end > max) && |
1383 | (parent->busn_res.end <= max+i)) { | |
49887941 DB |
1384 | j = 1; |
1385 | } | |
1386 | parent = parent->parent; | |
1387 | } | |
1388 | if (j) { | |
3e466e2d | 1389 | |
49887941 | 1390 | /* |
3e466e2d BH |
1391 | * Often, there are two CardBus |
1392 | * bridges -- try to leave one | |
1393 | * valid bus number for each one. | |
49887941 DB |
1394 | */ |
1395 | i /= 2; | |
1396 | break; | |
1397 | } | |
1398 | } | |
cc57450f | 1399 | max += i; |
1da177e4 | 1400 | } |
3e466e2d | 1401 | |
2dbce590 SS |
1402 | /* |
1403 | * Set subordinate bus number to its real value. | |
1404 | * If fixed subordinate bus number exists from EA | |
1405 | * capability then use it. | |
1406 | */ | |
1407 | if (fixed_buses) | |
1408 | max = fixed_sub; | |
bc76b731 | 1409 | pci_bus_update_busn_res_end(child, max); |
1da177e4 LT |
1410 | pci_write_config_byte(dev, PCI_SUBORDINATE_BUS, max); |
1411 | } | |
1412 | ||
cb3576fa GH |
1413 | sprintf(child->name, |
1414 | (is_cardbus ? "PCI CardBus %04x:%02x" : "PCI Bus %04x:%02x"), | |
1415 | pci_domain_nr(bus), child->number); | |
1da177e4 | 1416 | |
e412d63d | 1417 | /* Check that all devices are accessible */ |
49887941 | 1418 | while (bus->parent) { |
b918c62e YL |
1419 | if ((child->busn_res.end > bus->busn_res.end) || |
1420 | (child->number > bus->busn_res.end) || | |
49887941 | 1421 | (child->number < bus->number) || |
b918c62e | 1422 | (child->busn_res.end < bus->number)) { |
e412d63d MW |
1423 | dev_info(&dev->dev, "devices behind bridge are unusable because %pR cannot be assigned for them\n", |
1424 | &child->busn_res); | |
1425 | break; | |
49887941 DB |
1426 | } |
1427 | bus = bus->parent; | |
1428 | } | |
1429 | ||
bbe8f9a3 RB |
1430 | out: |
1431 | pci_write_config_word(dev, PCI_BRIDGE_CONTROL, bctl); | |
1432 | ||
d963f651 MW |
1433 | pm_runtime_put(&dev->dev); |
1434 | ||
1da177e4 LT |
1435 | return max; |
1436 | } | |
1c02ea81 MW |
1437 | |
1438 | /* | |
1439 | * pci_scan_bridge() - Scan buses behind a bridge | |
1440 | * @bus: Parent bus the bridge is on | |
1441 | * @dev: Bridge itself | |
1442 | * @max: Starting subordinate number of buses behind this bridge | |
1443 | * @pass: Either %0 (scan already configured bridges) or %1 (scan bridges | |
1444 | * that need to be reconfigured. | |
1445 | * | |
1446 | * If it's a bridge, configure it and scan the bus behind it. | |
1447 | * For CardBus bridges, we don't scan behind as the devices will | |
1448 | * be handled by the bridge driver itself. | |
1449 | * | |
1450 | * We need to process bridges in two passes -- first we scan those | |
1451 | * already configured by the BIOS and after we are done with all of | |
1452 | * them, we proceed to assigning numbers to the remaining buses in | |
1453 | * order to avoid overlaps between old and new bus numbers. | |
70f7880d MW |
1454 | * |
1455 | * Return: New subordinate number covering all buses behind this bridge. | |
1c02ea81 MW |
1456 | */ |
1457 | int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max, int pass) | |
1458 | { | |
1459 | return pci_scan_bridge_extend(bus, dev, max, 0, pass); | |
1460 | } | |
b7fe9434 | 1461 | EXPORT_SYMBOL(pci_scan_bridge); |
1da177e4 LT |
1462 | |
1463 | /* | |
1464 | * Read interrupt line and base address registers. | |
1465 | * The architecture-dependent code can tweak these, of course. | |
1466 | */ | |
1467 | static void pci_read_irq(struct pci_dev *dev) | |
1468 | { | |
1469 | unsigned char irq; | |
1470 | ||
be20f6b0 KA |
1471 | /* VFs are not allowed to use INTx, so skip the config reads */ |
1472 | if (dev->is_virtfn) { | |
1473 | dev->pin = 0; | |
1474 | dev->irq = 0; | |
1475 | return; | |
1476 | } | |
1477 | ||
1da177e4 | 1478 | pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &irq); |
ffeff788 | 1479 | dev->pin = irq; |
1da177e4 LT |
1480 | if (irq) |
1481 | pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &irq); | |
1482 | dev->irq = irq; | |
1483 | } | |
1484 | ||
bb209c82 | 1485 | void set_pcie_port_type(struct pci_dev *pdev) |
480b93b7 YZ |
1486 | { |
1487 | int pos; | |
1488 | u16 reg16; | |
d0751b98 YW |
1489 | int type; |
1490 | struct pci_dev *parent; | |
480b93b7 YZ |
1491 | |
1492 | pos = pci_find_capability(pdev, PCI_CAP_ID_EXP); | |
1493 | if (!pos) | |
1494 | return; | |
51ebfc92 | 1495 | |
0efea000 | 1496 | pdev->pcie_cap = pos; |
480b93b7 | 1497 | pci_read_config_word(pdev, pos + PCI_EXP_FLAGS, ®16); |
786e2288 | 1498 | pdev->pcie_flags_reg = reg16; |
b03e7495 JM |
1499 | pci_read_config_word(pdev, pos + PCI_EXP_DEVCAP, ®16); |
1500 | pdev->pcie_mpss = reg16 & PCI_EXP_DEVCAP_PAYLOAD; | |
d0751b98 | 1501 | |
ca784104 MW |
1502 | parent = pci_upstream_bridge(pdev); |
1503 | if (!parent) | |
1504 | return; | |
1505 | ||
d0751b98 | 1506 | /* |
ca784104 MW |
1507 | * Some systems do not identify their upstream/downstream ports |
1508 | * correctly so detect impossible configurations here and correct | |
1509 | * the port type accordingly. | |
d0751b98 YW |
1510 | */ |
1511 | type = pci_pcie_type(pdev); | |
ca784104 | 1512 | if (type == PCI_EXP_TYPE_DOWNSTREAM) { |
b35b1df5 | 1513 | /* |
ca784104 MW |
1514 | * If pdev claims to be downstream port but the parent |
1515 | * device is also downstream port assume pdev is actually | |
1516 | * upstream port. | |
b35b1df5 | 1517 | */ |
ca784104 MW |
1518 | if (pcie_downstream_port(parent)) { |
1519 | pci_info(pdev, "claims to be downstream port but is acting as upstream port, correcting type\n"); | |
1520 | pdev->pcie_flags_reg &= ~PCI_EXP_FLAGS_TYPE; | |
1521 | pdev->pcie_flags_reg |= PCI_EXP_TYPE_UPSTREAM; | |
1522 | } | |
1523 | } else if (type == PCI_EXP_TYPE_UPSTREAM) { | |
1524 | /* | |
1525 | * If pdev claims to be upstream port but the parent | |
1526 | * device is also upstream port assume pdev is actually | |
1527 | * downstream port. | |
1528 | */ | |
1529 | if (pci_pcie_type(parent) == PCI_EXP_TYPE_UPSTREAM) { | |
1530 | pci_info(pdev, "claims to be upstream port but is acting as downstream port, correcting type\n"); | |
1531 | pdev->pcie_flags_reg &= ~PCI_EXP_FLAGS_TYPE; | |
1532 | pdev->pcie_flags_reg |= PCI_EXP_TYPE_DOWNSTREAM; | |
1533 | } | |
d0751b98 | 1534 | } |
480b93b7 YZ |
1535 | } |
1536 | ||
bb209c82 | 1537 | void set_pcie_hotplug_bridge(struct pci_dev *pdev) |
28760489 | 1538 | { |
28760489 EB |
1539 | u32 reg32; |
1540 | ||
59875ae4 | 1541 | pcie_capability_read_dword(pdev, PCI_EXP_SLTCAP, ®32); |
28760489 EB |
1542 | if (reg32 & PCI_EXP_SLTCAP_HPC) |
1543 | pdev->is_hotplug_bridge = 1; | |
1544 | } | |
1545 | ||
8531e283 LW |
1546 | static void set_pcie_thunderbolt(struct pci_dev *dev) |
1547 | { | |
1548 | int vsec = 0; | |
1549 | u32 header; | |
1550 | ||
1551 | while ((vsec = pci_find_next_ext_capability(dev, vsec, | |
1552 | PCI_EXT_CAP_ID_VNDR))) { | |
1553 | pci_read_config_dword(dev, vsec + PCI_VNDR_HEADER, &header); | |
1554 | ||
1555 | /* Is the device part of a Thunderbolt controller? */ | |
1556 | if (dev->vendor == PCI_VENDOR_ID_INTEL && | |
1557 | PCI_VNDR_HEADER_ID(header) == PCI_VSEC_ID_INTEL_TBT) { | |
1558 | dev->is_thunderbolt = 1; | |
1559 | return; | |
1560 | } | |
1561 | } | |
1562 | } | |
1563 | ||
617654aa MW |
1564 | static void set_pcie_untrusted(struct pci_dev *dev) |
1565 | { | |
1566 | struct pci_dev *parent; | |
1567 | ||
1568 | /* | |
1569 | * If the upstream bridge is untrusted we treat this device | |
1570 | * untrusted as well. | |
1571 | */ | |
1572 | parent = pci_upstream_bridge(dev); | |
99b50be9 | 1573 | if (parent && (parent->untrusted || parent->external_facing)) |
617654aa MW |
1574 | dev->untrusted = true; |
1575 | } | |
1576 | ||
78916b00 | 1577 | /** |
3e466e2d | 1578 | * pci_ext_cfg_is_aliased - Is ext config space just an alias of std config? |
78916b00 AW |
1579 | * @dev: PCI device |
1580 | * | |
1581 | * PCI Express to PCI/PCI-X Bridge Specification, rev 1.0, 4.1.4 says that | |
1582 | * when forwarding a type1 configuration request the bridge must check that | |
1583 | * the extended register address field is zero. The bridge is not permitted | |
1584 | * to forward the transactions and must handle it as an Unsupported Request. | |
1585 | * Some bridges do not follow this rule and simply drop the extended register | |
1586 | * bits, resulting in the standard config space being aliased, every 256 | |
1587 | * bytes across the entire configuration space. Test for this condition by | |
1588 | * comparing the first dword of each potential alias to the vendor/device ID. | |
1589 | * Known offenders: | |
1590 | * ASM1083/1085 PCIe-to-PCI Reversible Bridge (1b21:1080, rev 01 & 03) | |
1591 | * AMD/ATI SBx00 PCI to PCI Bridge (1002:4384, rev 40) | |
1592 | */ | |
1593 | static bool pci_ext_cfg_is_aliased(struct pci_dev *dev) | |
1594 | { | |
1595 | #ifdef CONFIG_PCI_QUIRKS | |
1596 | int pos; | |
1597 | u32 header, tmp; | |
1598 | ||
1599 | pci_read_config_dword(dev, PCI_VENDOR_ID, &header); | |
1600 | ||
1601 | for (pos = PCI_CFG_SPACE_SIZE; | |
1602 | pos < PCI_CFG_SPACE_EXP_SIZE; pos += PCI_CFG_SPACE_SIZE) { | |
1603 | if (pci_read_config_dword(dev, pos, &tmp) != PCIBIOS_SUCCESSFUL | |
1604 | || header != tmp) | |
1605 | return false; | |
1606 | } | |
1607 | ||
1608 | return true; | |
1609 | #else | |
1610 | return false; | |
1611 | #endif | |
1612 | } | |
1613 | ||
0b950f0f | 1614 | /** |
3e466e2d | 1615 | * pci_cfg_space_size - Get the configuration space size of the PCI device |
0b950f0f SH |
1616 | * @dev: PCI device |
1617 | * | |
1618 | * Regular PCI devices have 256 bytes, but PCI-X 2 and PCI Express devices | |
1619 | * have 4096 bytes. Even if the device is capable, that doesn't mean we can | |
1620 | * access it. Maybe we don't have a way to generate extended config space | |
1621 | * accesses, or the device is behind a reverse Express bridge. So we try | |
1622 | * reading the dword at 0x100 which must either be 0 or a valid extended | |
1623 | * capability header. | |
1624 | */ | |
1625 | static int pci_cfg_space_size_ext(struct pci_dev *dev) | |
1626 | { | |
1627 | u32 status; | |
1628 | int pos = PCI_CFG_SPACE_SIZE; | |
1629 | ||
1630 | if (pci_read_config_dword(dev, pos, &status) != PCIBIOS_SUCCESSFUL) | |
8e5a395a | 1631 | return PCI_CFG_SPACE_SIZE; |
78916b00 | 1632 | if (status == 0xffffffff || pci_ext_cfg_is_aliased(dev)) |
8e5a395a | 1633 | return PCI_CFG_SPACE_SIZE; |
0b950f0f SH |
1634 | |
1635 | return PCI_CFG_SPACE_EXP_SIZE; | |
0b950f0f SH |
1636 | } |
1637 | ||
1638 | int pci_cfg_space_size(struct pci_dev *dev) | |
1639 | { | |
1640 | int pos; | |
1641 | u32 status; | |
1642 | u16 class; | |
1643 | ||
975bb8b4 | 1644 | #ifdef CONFIG_PCI_IOV |
06013b64 AW |
1645 | /* |
1646 | * Per the SR-IOV specification (rev 1.1, sec 3.5), VFs are required to | |
1647 | * implement a PCIe capability and therefore must implement extended | |
1648 | * config space. We can skip the NO_EXTCFG test below and the | |
1649 | * reachability/aliasing test in pci_cfg_space_size_ext() by virtue of | |
1650 | * the fact that the SR-IOV capability on the PF resides in extended | |
1651 | * config space and must be accessible and non-aliased to have enabled | |
1652 | * support for this VF. This is a micro performance optimization for | |
1653 | * systems supporting many VFs. | |
1654 | */ | |
1655 | if (dev->is_virtfn) | |
1656 | return PCI_CFG_SPACE_EXP_SIZE; | |
975bb8b4 KA |
1657 | #endif |
1658 | ||
17e8f0d4 GB |
1659 | if (dev->bus->bus_flags & PCI_BUS_FLAGS_NO_EXTCFG) |
1660 | return PCI_CFG_SPACE_SIZE; | |
1661 | ||
0b950f0f SH |
1662 | class = dev->class >> 8; |
1663 | if (class == PCI_CLASS_BRIDGE_HOST) | |
1664 | return pci_cfg_space_size_ext(dev); | |
1665 | ||
8e5a395a BH |
1666 | if (pci_is_pcie(dev)) |
1667 | return pci_cfg_space_size_ext(dev); | |
0b950f0f | 1668 | |
8e5a395a BH |
1669 | pos = pci_find_capability(dev, PCI_CAP_ID_PCIX); |
1670 | if (!pos) | |
1671 | return PCI_CFG_SPACE_SIZE; | |
0b950f0f | 1672 | |
8e5a395a BH |
1673 | pci_read_config_dword(dev, pos + PCI_X_STATUS, &status); |
1674 | if (status & (PCI_X_STATUS_266MHZ | PCI_X_STATUS_533MHZ)) | |
1675 | return pci_cfg_space_size_ext(dev); | |
0b950f0f | 1676 | |
0b950f0f SH |
1677 | return PCI_CFG_SPACE_SIZE; |
1678 | } | |
1679 | ||
cf0921be KA |
1680 | static u32 pci_class(struct pci_dev *dev) |
1681 | { | |
1682 | u32 class; | |
1683 | ||
1684 | #ifdef CONFIG_PCI_IOV | |
1685 | if (dev->is_virtfn) | |
1686 | return dev->physfn->sriov->class; | |
1687 | #endif | |
1688 | pci_read_config_dword(dev, PCI_CLASS_REVISION, &class); | |
1689 | return class; | |
1690 | } | |
1691 | ||
1692 | static void pci_subsystem_ids(struct pci_dev *dev, u16 *vendor, u16 *device) | |
1693 | { | |
1694 | #ifdef CONFIG_PCI_IOV | |
1695 | if (dev->is_virtfn) { | |
1696 | *vendor = dev->physfn->sriov->subsystem_vendor; | |
1697 | *device = dev->physfn->sriov->subsystem_device; | |
1698 | return; | |
1699 | } | |
1700 | #endif | |
1701 | pci_read_config_word(dev, PCI_SUBSYSTEM_VENDOR_ID, vendor); | |
1702 | pci_read_config_word(dev, PCI_SUBSYSTEM_ID, device); | |
1703 | } | |
1704 | ||
1705 | static u8 pci_hdr_type(struct pci_dev *dev) | |
1706 | { | |
1707 | u8 hdr_type; | |
1708 | ||
1709 | #ifdef CONFIG_PCI_IOV | |
1710 | if (dev->is_virtfn) | |
1711 | return dev->physfn->sriov->hdr_type; | |
1712 | #endif | |
1713 | pci_read_config_byte(dev, PCI_HEADER_TYPE, &hdr_type); | |
1714 | return hdr_type; | |
1715 | } | |
1716 | ||
01abc2aa | 1717 | #define LEGACY_IO_RESOURCE (IORESOURCE_IO | IORESOURCE_PCI_FIXED) |
76e6a1d6 | 1718 | |
e80e7edc | 1719 | static void pci_msi_setup_pci_dev(struct pci_dev *dev) |
1851617c MT |
1720 | { |
1721 | /* | |
1722 | * Disable the MSI hardware to avoid screaming interrupts | |
1723 | * during boot. This is the power on reset default so | |
1724 | * usually this should be a noop. | |
1725 | */ | |
1726 | dev->msi_cap = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
1727 | if (dev->msi_cap) | |
1728 | pci_msi_set_enable(dev, 0); | |
1729 | ||
1730 | dev->msix_cap = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
1731 | if (dev->msix_cap) | |
1732 | pci_msix_clear_and_set_ctrl(dev, PCI_MSIX_FLAGS_ENABLE, 0); | |
1733 | } | |
1734 | ||
99b3c58f | 1735 | /** |
3e466e2d | 1736 | * pci_intx_mask_broken - Test PCI_COMMAND_INTX_DISABLE writability |
99b3c58f PG |
1737 | * @dev: PCI device |
1738 | * | |
1739 | * Test whether PCI_COMMAND_INTX_DISABLE is writable for @dev. Check this | |
1740 | * at enumeration-time to avoid modifying PCI_COMMAND at run-time. | |
1741 | */ | |
1742 | static int pci_intx_mask_broken(struct pci_dev *dev) | |
1743 | { | |
1744 | u16 orig, toggle, new; | |
1745 | ||
1746 | pci_read_config_word(dev, PCI_COMMAND, &orig); | |
1747 | toggle = orig ^ PCI_COMMAND_INTX_DISABLE; | |
1748 | pci_write_config_word(dev, PCI_COMMAND, toggle); | |
1749 | pci_read_config_word(dev, PCI_COMMAND, &new); | |
1750 | ||
1751 | pci_write_config_word(dev, PCI_COMMAND, orig); | |
1752 | ||
1753 | /* | |
1754 | * PCI_COMMAND_INTX_DISABLE was reserved and read-only prior to PCI | |
1755 | * r2.3, so strictly speaking, a device is not *broken* if it's not | |
1756 | * writable. But we'll live with the misnomer for now. | |
1757 | */ | |
1758 | if (new != toggle) | |
1759 | return 1; | |
1760 | return 0; | |
1761 | } | |
1762 | ||
11eb0e0e SK |
1763 | static void early_dump_pci_device(struct pci_dev *pdev) |
1764 | { | |
1765 | u32 value[256 / 4]; | |
1766 | int i; | |
1767 | ||
1768 | pci_info(pdev, "config space:\n"); | |
1769 | ||
1770 | for (i = 0; i < 256; i += 4) | |
1771 | pci_read_config_dword(pdev, i, &value[i / 4]); | |
1772 | ||
1773 | print_hex_dump(KERN_INFO, "", DUMP_PREFIX_OFFSET, 16, 1, | |
1774 | value, 256, false); | |
1775 | } | |
1776 | ||
1da177e4 | 1777 | /** |
3e466e2d | 1778 | * pci_setup_device - Fill in class and map information of a device |
1da177e4 LT |
1779 | * @dev: the device structure to fill |
1780 | * | |
f7625980 | 1781 | * Initialize the device structure with information about the device's |
3e466e2d | 1782 | * vendor,class,memory and IO-space addresses, IRQ lines etc. |
1da177e4 | 1783 | * Called at initialisation of the PCI subsystem and by CardBus services. |
480b93b7 YZ |
1784 | * Returns 0 on success and negative if unknown type of device (not normal, |
1785 | * bridge or CardBus). | |
1da177e4 | 1786 | */ |
480b93b7 | 1787 | int pci_setup_device(struct pci_dev *dev) |
1da177e4 LT |
1788 | { |
1789 | u32 class; | |
b84106b4 | 1790 | u16 cmd; |
480b93b7 | 1791 | u8 hdr_type; |
bc577d2b | 1792 | int pos = 0; |
5bfa14ed BH |
1793 | struct pci_bus_region region; |
1794 | struct resource *res; | |
480b93b7 | 1795 | |
cf0921be | 1796 | hdr_type = pci_hdr_type(dev); |
480b93b7 YZ |
1797 | |
1798 | dev->sysdata = dev->bus->sysdata; | |
1799 | dev->dev.parent = dev->bus->bridge; | |
1800 | dev->dev.bus = &pci_bus_type; | |
1801 | dev->hdr_type = hdr_type & 0x7f; | |
1802 | dev->multifunction = !!(hdr_type & 0x80); | |
480b93b7 YZ |
1803 | dev->error_state = pci_channel_io_normal; |
1804 | set_pcie_port_type(dev); | |
1805 | ||
017ffe64 | 1806 | pci_dev_assign_slot(dev); |
3e466e2d BH |
1807 | |
1808 | /* | |
1809 | * Assume 32-bit PCI; let 64-bit PCI cards (which are far rarer) | |
1810 | * set this higher, assuming the system even supports it. | |
1811 | */ | |
480b93b7 | 1812 | dev->dma_mask = 0xffffffff; |
1da177e4 | 1813 | |
eebfcfb5 GKH |
1814 | dev_set_name(&dev->dev, "%04x:%02x:%02x.%d", pci_domain_nr(dev->bus), |
1815 | dev->bus->number, PCI_SLOT(dev->devfn), | |
1816 | PCI_FUNC(dev->devfn)); | |
1da177e4 | 1817 | |
cf0921be KA |
1818 | class = pci_class(dev); |
1819 | ||
b8a3a521 | 1820 | dev->revision = class & 0xff; |
2dd8ba92 | 1821 | dev->class = class >> 8; /* upper 3 bytes */ |
1da177e4 | 1822 | |
11eb0e0e SK |
1823 | if (pci_early_dump) |
1824 | early_dump_pci_device(dev); | |
1825 | ||
3e466e2d | 1826 | /* Need to have dev->class ready */ |
853346e4 YZ |
1827 | dev->cfg_size = pci_cfg_space_size(dev); |
1828 | ||
3e466e2d | 1829 | /* Need to have dev->cfg_size ready */ |
8531e283 LW |
1830 | set_pcie_thunderbolt(dev); |
1831 | ||
617654aa MW |
1832 | set_pcie_untrusted(dev); |
1833 | ||
1da177e4 | 1834 | /* "Unknown power state" */ |
3fe9d19f | 1835 | dev->current_state = PCI_UNKNOWN; |
1da177e4 LT |
1836 | |
1837 | /* Early fixups, before probing the BARs */ | |
1838 | pci_fixup_device(pci_fixup_early, dev); | |
3e466e2d | 1839 | |
b7360f60 TY |
1840 | pci_info(dev, "[%04x:%04x] type %02x class %#08x\n", |
1841 | dev->vendor, dev->device, dev->hdr_type, dev->class); | |
1842 | ||
3e466e2d | 1843 | /* Device class may be changed after fixup */ |
f79b1b14 | 1844 | class = dev->class >> 8; |
1da177e4 | 1845 | |
b6caa1d8 | 1846 | if (dev->non_compliant_bars && !dev->mmio_always_on) { |
b84106b4 BH |
1847 | pci_read_config_word(dev, PCI_COMMAND, &cmd); |
1848 | if (cmd & (PCI_COMMAND_IO | PCI_COMMAND_MEMORY)) { | |
7506dc79 | 1849 | pci_info(dev, "device has non-compliant BARs; disabling IO/MEM decoding\n"); |
b84106b4 BH |
1850 | cmd &= ~PCI_COMMAND_IO; |
1851 | cmd &= ~PCI_COMMAND_MEMORY; | |
1852 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
1853 | } | |
1854 | } | |
1855 | ||
99b3c58f PG |
1856 | dev->broken_intx_masking = pci_intx_mask_broken(dev); |
1857 | ||
1da177e4 LT |
1858 | switch (dev->hdr_type) { /* header type */ |
1859 | case PCI_HEADER_TYPE_NORMAL: /* standard header */ | |
1860 | if (class == PCI_CLASS_BRIDGE_PCI) | |
1861 | goto bad; | |
1862 | pci_read_irq(dev); | |
1863 | pci_read_bases(dev, 6, PCI_ROM_ADDRESS); | |
cf0921be KA |
1864 | |
1865 | pci_subsystem_ids(dev, &dev->subsystem_vendor, &dev->subsystem_device); | |
368c73d4 AC |
1866 | |
1867 | /* | |
075eb9e3 BH |
1868 | * Do the ugly legacy mode stuff here rather than broken chip |
1869 | * quirk code. Legacy mode ATA controllers have fixed | |
1870 | * addresses. These are not always echoed in BAR0-3, and | |
1871 | * BAR0-3 in a few cases contain junk! | |
368c73d4 AC |
1872 | */ |
1873 | if (class == PCI_CLASS_STORAGE_IDE) { | |
1874 | u8 progif; | |
1875 | pci_read_config_byte(dev, PCI_CLASS_PROG, &progif); | |
1876 | if ((progif & 1) == 0) { | |
5bfa14ed BH |
1877 | region.start = 0x1F0; |
1878 | region.end = 0x1F7; | |
1879 | res = &dev->resource[0]; | |
1880 | res->flags = LEGACY_IO_RESOURCE; | |
fc279850 | 1881 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
7506dc79 | 1882 | pci_info(dev, "legacy IDE quirk: reg 0x10: %pR\n", |
075eb9e3 | 1883 | res); |
5bfa14ed BH |
1884 | region.start = 0x3F6; |
1885 | region.end = 0x3F6; | |
1886 | res = &dev->resource[1]; | |
1887 | res->flags = LEGACY_IO_RESOURCE; | |
fc279850 | 1888 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
7506dc79 | 1889 | pci_info(dev, "legacy IDE quirk: reg 0x14: %pR\n", |
075eb9e3 | 1890 | res); |
368c73d4 AC |
1891 | } |
1892 | if ((progif & 4) == 0) { | |
5bfa14ed BH |
1893 | region.start = 0x170; |
1894 | region.end = 0x177; | |
1895 | res = &dev->resource[2]; | |
1896 | res->flags = LEGACY_IO_RESOURCE; | |
fc279850 | 1897 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
7506dc79 | 1898 | pci_info(dev, "legacy IDE quirk: reg 0x18: %pR\n", |
075eb9e3 | 1899 | res); |
5bfa14ed BH |
1900 | region.start = 0x376; |
1901 | region.end = 0x376; | |
1902 | res = &dev->resource[3]; | |
1903 | res->flags = LEGACY_IO_RESOURCE; | |
fc279850 | 1904 | pcibios_bus_to_resource(dev->bus, res, ®ion); |
7506dc79 | 1905 | pci_info(dev, "legacy IDE quirk: reg 0x1c: %pR\n", |
075eb9e3 | 1906 | res); |
368c73d4 AC |
1907 | } |
1908 | } | |
1da177e4 LT |
1909 | break; |
1910 | ||
1911 | case PCI_HEADER_TYPE_BRIDGE: /* bridge header */ | |
3e466e2d BH |
1912 | /* |
1913 | * The PCI-to-PCI bridge spec requires that subtractive | |
1914 | * decoding (i.e. transparent) bridge must have programming | |
1915 | * interface code of 0x01. | |
1916 | */ | |
3efd273b | 1917 | pci_read_irq(dev); |
1da177e4 LT |
1918 | dev->transparent = ((dev->class & 0xff) == 1); |
1919 | pci_read_bases(dev, 2, PCI_ROM_ADDRESS1); | |
51c48b31 | 1920 | pci_read_bridge_windows(dev); |
28760489 | 1921 | set_pcie_hotplug_bridge(dev); |
bc577d2b GB |
1922 | pos = pci_find_capability(dev, PCI_CAP_ID_SSVID); |
1923 | if (pos) { | |
1924 | pci_read_config_word(dev, pos + PCI_SSVID_VENDOR_ID, &dev->subsystem_vendor); | |
1925 | pci_read_config_word(dev, pos + PCI_SSVID_DEVICE_ID, &dev->subsystem_device); | |
1926 | } | |
1da177e4 LT |
1927 | break; |
1928 | ||
1929 | case PCI_HEADER_TYPE_CARDBUS: /* CardBus bridge header */ | |
1930 | if (class != PCI_CLASS_BRIDGE_CARDBUS) | |
1931 | goto bad; | |
1932 | pci_read_irq(dev); | |
1933 | pci_read_bases(dev, 1, 0); | |
1934 | pci_read_config_word(dev, PCI_CB_SUBSYSTEM_VENDOR_ID, &dev->subsystem_vendor); | |
1935 | pci_read_config_word(dev, PCI_CB_SUBSYSTEM_ID, &dev->subsystem_device); | |
1936 | break; | |
1937 | ||
1938 | default: /* unknown header */ | |
7506dc79 | 1939 | pci_err(dev, "unknown header type %02x, ignoring device\n", |
227f0647 | 1940 | dev->hdr_type); |
480b93b7 | 1941 | return -EIO; |
1da177e4 LT |
1942 | |
1943 | bad: | |
7506dc79 | 1944 | pci_err(dev, "ignoring class %#08x (doesn't match header type %02x)\n", |
227f0647 | 1945 | dev->class, dev->hdr_type); |
2b4aed1d | 1946 | dev->class = PCI_CLASS_NOT_DEFINED << 8; |
1da177e4 LT |
1947 | } |
1948 | ||
1949 | /* We found a fine healthy device, go go go... */ | |
1950 | return 0; | |
1951 | } | |
1952 | ||
9dae3a97 BH |
1953 | static void pci_configure_mps(struct pci_dev *dev) |
1954 | { | |
1955 | struct pci_dev *bridge = pci_upstream_bridge(dev); | |
9f0e8935 | 1956 | int mps, mpss, p_mps, rc; |
9dae3a97 | 1957 | |
aa0ce96d | 1958 | if (!pci_is_pcie(dev)) |
9dae3a97 BH |
1959 | return; |
1960 | ||
3dbe97ef MS |
1961 | /* MPS and MRRS fields are of type 'RsvdP' for VFs, short-circuit out */ |
1962 | if (dev->is_virtfn) | |
1963 | return; | |
1964 | ||
aa0ce96d AR |
1965 | /* |
1966 | * For Root Complex Integrated Endpoints, program the maximum | |
1967 | * supported value unless limited by the PCIE_BUS_PEER2PEER case. | |
1968 | */ | |
1969 | if (pci_pcie_type(dev) == PCI_EXP_TYPE_RC_END) { | |
1970 | if (pcie_bus_config == PCIE_BUS_PEER2PEER) | |
1971 | mps = 128; | |
1972 | else | |
1973 | mps = 128 << dev->pcie_mpss; | |
1974 | rc = pcie_set_mps(dev, mps); | |
1975 | if (rc) { | |
1976 | pci_warn(dev, "can't set Max Payload Size to %d; if necessary, use \"pci=pcie_bus_safe\" and report a bug\n", | |
1977 | mps); | |
1978 | } | |
1979 | return; | |
1980 | } | |
1981 | ||
1982 | if (!bridge || !pci_is_pcie(bridge)) | |
1983 | return; | |
1984 | ||
9dae3a97 BH |
1985 | mps = pcie_get_mps(dev); |
1986 | p_mps = pcie_get_mps(bridge); | |
1987 | ||
1988 | if (mps == p_mps) | |
1989 | return; | |
1990 | ||
1991 | if (pcie_bus_config == PCIE_BUS_TUNE_OFF) { | |
7506dc79 | 1992 | pci_warn(dev, "Max Payload Size %d, but upstream %s set to %d; if necessary, use \"pci=pcie_bus_safe\" and report a bug\n", |
9dae3a97 BH |
1993 | mps, pci_name(bridge), p_mps); |
1994 | return; | |
1995 | } | |
27d868b5 KB |
1996 | |
1997 | /* | |
1998 | * Fancier MPS configuration is done later by | |
1999 | * pcie_bus_configure_settings() | |
2000 | */ | |
2001 | if (pcie_bus_config != PCIE_BUS_DEFAULT) | |
2002 | return; | |
2003 | ||
9f0e8935 MS |
2004 | mpss = 128 << dev->pcie_mpss; |
2005 | if (mpss < p_mps && pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT) { | |
2006 | pcie_set_mps(bridge, mpss); | |
2007 | pci_info(dev, "Upstream bridge's Max Payload Size set to %d (was %d, max %d)\n", | |
2008 | mpss, p_mps, 128 << bridge->pcie_mpss); | |
2009 | p_mps = pcie_get_mps(bridge); | |
2010 | } | |
2011 | ||
27d868b5 KB |
2012 | rc = pcie_set_mps(dev, p_mps); |
2013 | if (rc) { | |
7506dc79 | 2014 | pci_warn(dev, "can't set Max Payload Size to %d; if necessary, use \"pci=pcie_bus_safe\" and report a bug\n", |
27d868b5 KB |
2015 | p_mps); |
2016 | return; | |
2017 | } | |
2018 | ||
7506dc79 | 2019 | pci_info(dev, "Max Payload Size set to %d (was %d, max %d)\n", |
9f0e8935 | 2020 | p_mps, mps, mpss); |
9dae3a97 BH |
2021 | } |
2022 | ||
62ce94a7 | 2023 | int pci_configure_extended_tags(struct pci_dev *dev, void *ign) |
60db3a4d | 2024 | { |
62ce94a7 SK |
2025 | struct pci_host_bridge *host; |
2026 | u32 cap; | |
2027 | u16 ctl; | |
60db3a4d SK |
2028 | int ret; |
2029 | ||
2030 | if (!pci_is_pcie(dev)) | |
62ce94a7 | 2031 | return 0; |
60db3a4d | 2032 | |
62ce94a7 | 2033 | ret = pcie_capability_read_dword(dev, PCI_EXP_DEVCAP, &cap); |
60db3a4d | 2034 | if (ret) |
62ce94a7 SK |
2035 | return 0; |
2036 | ||
2037 | if (!(cap & PCI_EXP_DEVCAP_EXT_TAG)) | |
2038 | return 0; | |
60db3a4d | 2039 | |
62ce94a7 SK |
2040 | ret = pcie_capability_read_word(dev, PCI_EXP_DEVCTL, &ctl); |
2041 | if (ret) | |
2042 | return 0; | |
2043 | ||
2044 | host = pci_find_host_bridge(dev->bus); | |
2045 | if (!host) | |
2046 | return 0; | |
60db3a4d | 2047 | |
62ce94a7 SK |
2048 | /* |
2049 | * If some device in the hierarchy doesn't handle Extended Tags | |
2050 | * correctly, make sure they're disabled. | |
2051 | */ | |
2052 | if (host->no_ext_tags) { | |
2053 | if (ctl & PCI_EXP_DEVCTL_EXT_TAG) { | |
7506dc79 | 2054 | pci_info(dev, "disabling Extended Tags\n"); |
62ce94a7 SK |
2055 | pcie_capability_clear_word(dev, PCI_EXP_DEVCTL, |
2056 | PCI_EXP_DEVCTL_EXT_TAG); | |
2057 | } | |
2058 | return 0; | |
2059 | } | |
2060 | ||
2061 | if (!(ctl & PCI_EXP_DEVCTL_EXT_TAG)) { | |
7506dc79 | 2062 | pci_info(dev, "enabling Extended Tags\n"); |
60db3a4d SK |
2063 | pcie_capability_set_word(dev, PCI_EXP_DEVCTL, |
2064 | PCI_EXP_DEVCTL_EXT_TAG); | |
62ce94a7 SK |
2065 | } |
2066 | return 0; | |
60db3a4d SK |
2067 | } |
2068 | ||
a99b646a | 2069 | /** |
2070 | * pcie_relaxed_ordering_enabled - Probe for PCIe relaxed ordering enable | |
2071 | * @dev: PCI device to query | |
2072 | * | |
2073 | * Returns true if the device has enabled relaxed ordering attribute. | |
2074 | */ | |
2075 | bool pcie_relaxed_ordering_enabled(struct pci_dev *dev) | |
2076 | { | |
2077 | u16 v; | |
2078 | ||
2079 | pcie_capability_read_word(dev, PCI_EXP_DEVCTL, &v); | |
2080 | ||
2081 | return !!(v & PCI_EXP_DEVCTL_RELAX_EN); | |
2082 | } | |
2083 | EXPORT_SYMBOL(pcie_relaxed_ordering_enabled); | |
2084 | ||
2085 | static void pci_configure_relaxed_ordering(struct pci_dev *dev) | |
2086 | { | |
2087 | struct pci_dev *root; | |
2088 | ||
2089 | /* PCI_EXP_DEVICE_RELAX_EN is RsvdP in VFs */ | |
2090 | if (dev->is_virtfn) | |
2091 | return; | |
2092 | ||
2093 | if (!pcie_relaxed_ordering_enabled(dev)) | |
2094 | return; | |
2095 | ||
2096 | /* | |
2097 | * For now, we only deal with Relaxed Ordering issues with Root | |
2098 | * Ports. Peer-to-Peer DMA is another can of worms. | |
2099 | */ | |
6ae72bfa | 2100 | root = pcie_find_root_port(dev); |
a99b646a | 2101 | if (!root) |
2102 | return; | |
2103 | ||
2104 | if (root->dev_flags & PCI_DEV_FLAGS_NO_RELAXED_ORDERING) { | |
2105 | pcie_capability_clear_word(dev, PCI_EXP_DEVCTL, | |
2106 | PCI_EXP_DEVCTL_RELAX_EN); | |
7506dc79 | 2107 | pci_info(dev, "Relaxed Ordering disabled because the Root Port didn't support it\n"); |
a99b646a | 2108 | } |
2109 | } | |
2110 | ||
c46fd358 BH |
2111 | static void pci_configure_ltr(struct pci_dev *dev) |
2112 | { | |
2113 | #ifdef CONFIG_PCIEASPM | |
af8bb9f8 | 2114 | struct pci_host_bridge *host = pci_find_host_bridge(dev->bus); |
c46fd358 | 2115 | struct pci_dev *bridge; |
10ecc818 | 2116 | u32 cap, ctl; |
af8bb9f8 | 2117 | |
c46fd358 BH |
2118 | if (!pci_is_pcie(dev)) |
2119 | return; | |
2120 | ||
ecdf57b4 SB |
2121 | /* Read L1 PM substate capabilities */ |
2122 | dev->l1ss = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_L1SS); | |
2123 | ||
c46fd358 BH |
2124 | pcie_capability_read_dword(dev, PCI_EXP_DEVCAP2, &cap); |
2125 | if (!(cap & PCI_EXP_DEVCAP2_LTR)) | |
2126 | return; | |
2127 | ||
10ecc818 BH |
2128 | pcie_capability_read_dword(dev, PCI_EXP_DEVCTL2, &ctl); |
2129 | if (ctl & PCI_EXP_DEVCTL2_LTR_EN) { | |
2130 | if (pci_pcie_type(dev) == PCI_EXP_TYPE_ROOT_PORT) { | |
2131 | dev->ltr_path = 1; | |
2132 | return; | |
2133 | } | |
2134 | ||
c46fd358 BH |
2135 | bridge = pci_upstream_bridge(dev); |
2136 | if (bridge && bridge->ltr_path) | |
2137 | dev->ltr_path = 1; | |
10ecc818 BH |
2138 | |
2139 | return; | |
c46fd358 BH |
2140 | } |
2141 | ||
10ecc818 BH |
2142 | if (!host->native_ltr) |
2143 | return; | |
2144 | ||
2145 | /* | |
2146 | * Software must not enable LTR in an Endpoint unless the Root | |
2147 | * Complex and all intermediate Switches indicate support for LTR. | |
2148 | * PCIe r4.0, sec 6.18. | |
2149 | */ | |
2150 | if (pci_pcie_type(dev) == PCI_EXP_TYPE_ROOT_PORT || | |
2151 | ((bridge = pci_upstream_bridge(dev)) && | |
2152 | bridge->ltr_path)) { | |
c46fd358 BH |
2153 | pcie_capability_set_word(dev, PCI_EXP_DEVCTL2, |
2154 | PCI_EXP_DEVCTL2_LTR_EN); | |
10ecc818 BH |
2155 | dev->ltr_path = 1; |
2156 | } | |
c46fd358 BH |
2157 | #endif |
2158 | } | |
2159 | ||
7ce3f912 SK |
2160 | static void pci_configure_eetlp_prefix(struct pci_dev *dev) |
2161 | { | |
2162 | #ifdef CONFIG_PCI_PASID | |
2163 | struct pci_dev *bridge; | |
9d27e39d | 2164 | int pcie_type; |
7ce3f912 SK |
2165 | u32 cap; |
2166 | ||
2167 | if (!pci_is_pcie(dev)) | |
2168 | return; | |
2169 | ||
2170 | pcie_capability_read_dword(dev, PCI_EXP_DEVCAP2, &cap); | |
2171 | if (!(cap & PCI_EXP_DEVCAP2_EE_PREFIX)) | |
2172 | return; | |
2173 | ||
9d27e39d FK |
2174 | pcie_type = pci_pcie_type(dev); |
2175 | if (pcie_type == PCI_EXP_TYPE_ROOT_PORT || | |
2176 | pcie_type == PCI_EXP_TYPE_RC_END) | |
7ce3f912 SK |
2177 | dev->eetlp_prefix_path = 1; |
2178 | else { | |
2179 | bridge = pci_upstream_bridge(dev); | |
2180 | if (bridge && bridge->eetlp_prefix_path) | |
2181 | dev->eetlp_prefix_path = 1; | |
2182 | } | |
2183 | #endif | |
2184 | } | |
2185 | ||
b4f6dcb9 BKG |
2186 | static void pci_configure_serr(struct pci_dev *dev) |
2187 | { | |
2188 | u16 control; | |
2189 | ||
2190 | if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE) { | |
2191 | ||
2192 | /* | |
2193 | * A bridge will not forward ERR_ messages coming from an | |
2194 | * endpoint unless SERR# forwarding is enabled. | |
2195 | */ | |
2196 | pci_read_config_word(dev, PCI_BRIDGE_CONTROL, &control); | |
2197 | if (!(control & PCI_BRIDGE_CTL_SERR)) { | |
2198 | control |= PCI_BRIDGE_CTL_SERR; | |
2199 | pci_write_config_word(dev, PCI_BRIDGE_CONTROL, control); | |
2200 | } | |
2201 | } | |
2202 | } | |
2203 | ||
6cd33649 BH |
2204 | static void pci_configure_device(struct pci_dev *dev) |
2205 | { | |
9dae3a97 | 2206 | pci_configure_mps(dev); |
62ce94a7 | 2207 | pci_configure_extended_tags(dev, NULL); |
a99b646a | 2208 | pci_configure_relaxed_ordering(dev); |
c46fd358 | 2209 | pci_configure_ltr(dev); |
7ce3f912 | 2210 | pci_configure_eetlp_prefix(dev); |
b4f6dcb9 | 2211 | pci_configure_serr(dev); |
9dae3a97 | 2212 | |
4a2dbedd | 2213 | pci_acpi_program_hp_params(dev); |
6cd33649 BH |
2214 | } |
2215 | ||
201de56e ZY |
2216 | static void pci_release_capabilities(struct pci_dev *dev) |
2217 | { | |
db89ccbe | 2218 | pci_aer_exit(dev); |
201de56e | 2219 | pci_vpd_release(dev); |
d1b054da | 2220 | pci_iov_release(dev); |
f796841e | 2221 | pci_free_cap_save_buffers(dev); |
201de56e ZY |
2222 | } |
2223 | ||
1da177e4 | 2224 | /** |
3e466e2d BH |
2225 | * pci_release_dev - Free a PCI device structure when all users of it are |
2226 | * finished | |
1da177e4 LT |
2227 | * @dev: device that's been disconnected |
2228 | * | |
3e466e2d | 2229 | * Will be called only by the device core when all users of this PCI device are |
1da177e4 LT |
2230 | * done. |
2231 | */ | |
2232 | static void pci_release_dev(struct device *dev) | |
2233 | { | |
04480094 | 2234 | struct pci_dev *pci_dev; |
1da177e4 | 2235 | |
04480094 | 2236 | pci_dev = to_pci_dev(dev); |
201de56e | 2237 | pci_release_capabilities(pci_dev); |
98d9f30c | 2238 | pci_release_of_node(pci_dev); |
6ae32c53 | 2239 | pcibios_release_device(pci_dev); |
8b1fce04 | 2240 | pci_bus_put(pci_dev->bus); |
782a985d | 2241 | kfree(pci_dev->driver_override); |
c6635792 | 2242 | bitmap_free(pci_dev->dma_alias_mask); |
1da177e4 LT |
2243 | kfree(pci_dev); |
2244 | } | |
2245 | ||
3c6e6ae7 | 2246 | struct pci_dev *pci_alloc_dev(struct pci_bus *bus) |
65891215 ME |
2247 | { |
2248 | struct pci_dev *dev; | |
2249 | ||
2250 | dev = kzalloc(sizeof(struct pci_dev), GFP_KERNEL); | |
2251 | if (!dev) | |
2252 | return NULL; | |
2253 | ||
65891215 | 2254 | INIT_LIST_HEAD(&dev->bus_list); |
88e7b167 | 2255 | dev->dev.type = &pci_dev_type; |
3c6e6ae7 | 2256 | dev->bus = pci_bus_get(bus); |
65891215 ME |
2257 | |
2258 | return dev; | |
2259 | } | |
3c6e6ae7 GZ |
2260 | EXPORT_SYMBOL(pci_alloc_dev); |
2261 | ||
62bc6a6f SK |
2262 | static bool pci_bus_crs_vendor_id(u32 l) |
2263 | { | |
2264 | return (l & 0xffff) == 0x0001; | |
2265 | } | |
2266 | ||
6a802ef0 SK |
2267 | static bool pci_bus_wait_crs(struct pci_bus *bus, int devfn, u32 *l, |
2268 | int timeout) | |
1da177e4 | 2269 | { |
1da177e4 LT |
2270 | int delay = 1; |
2271 | ||
6a802ef0 SK |
2272 | if (!pci_bus_crs_vendor_id(*l)) |
2273 | return true; /* not a CRS completion */ | |
1da177e4 | 2274 | |
6a802ef0 SK |
2275 | if (!timeout) |
2276 | return false; /* CRS, but caller doesn't want to wait */ | |
1da177e4 | 2277 | |
89665a6a | 2278 | /* |
6a802ef0 SK |
2279 | * We got the reserved Vendor ID that indicates a completion with |
2280 | * Configuration Request Retry Status (CRS). Retry until we get a | |
2281 | * valid Vendor ID or we time out. | |
89665a6a | 2282 | */ |
62bc6a6f | 2283 | while (pci_bus_crs_vendor_id(*l)) { |
6a802ef0 | 2284 | if (delay > timeout) { |
e78e661f SK |
2285 | pr_warn("pci %04x:%02x:%02x.%d: not ready after %dms; giving up\n", |
2286 | pci_domain_nr(bus), bus->number, | |
2287 | PCI_SLOT(devfn), PCI_FUNC(devfn), delay - 1); | |
2288 | ||
efdc87da | 2289 | return false; |
1da177e4 | 2290 | } |
e78e661f SK |
2291 | if (delay >= 1000) |
2292 | pr_info("pci %04x:%02x:%02x.%d: not ready after %dms; waiting\n", | |
2293 | pci_domain_nr(bus), bus->number, | |
2294 | PCI_SLOT(devfn), PCI_FUNC(devfn), delay - 1); | |
efdc87da | 2295 | |
1da177e4 LT |
2296 | msleep(delay); |
2297 | delay *= 2; | |
9f982756 | 2298 | |
efdc87da YL |
2299 | if (pci_bus_read_config_dword(bus, devfn, PCI_VENDOR_ID, l)) |
2300 | return false; | |
1da177e4 LT |
2301 | } |
2302 | ||
e78e661f SK |
2303 | if (delay >= 1000) |
2304 | pr_info("pci %04x:%02x:%02x.%d: ready after %dms\n", | |
2305 | pci_domain_nr(bus), bus->number, | |
2306 | PCI_SLOT(devfn), PCI_FUNC(devfn), delay - 1); | |
2307 | ||
efdc87da YL |
2308 | return true; |
2309 | } | |
6a802ef0 | 2310 | |
aa667c64 JP |
2311 | bool pci_bus_generic_read_dev_vendor_id(struct pci_bus *bus, int devfn, u32 *l, |
2312 | int timeout) | |
6a802ef0 SK |
2313 | { |
2314 | if (pci_bus_read_config_dword(bus, devfn, PCI_VENDOR_ID, l)) | |
2315 | return false; | |
2316 | ||
3e466e2d | 2317 | /* Some broken boards return 0 or ~0 if a slot is empty: */ |
6a802ef0 SK |
2318 | if (*l == 0xffffffff || *l == 0x00000000 || |
2319 | *l == 0x0000ffff || *l == 0xffff0000) | |
2320 | return false; | |
2321 | ||
2322 | if (pci_bus_crs_vendor_id(*l)) | |
2323 | return pci_bus_wait_crs(bus, devfn, l, timeout); | |
2324 | ||
efdc87da YL |
2325 | return true; |
2326 | } | |
aa667c64 JP |
2327 | |
2328 | bool pci_bus_read_dev_vendor_id(struct pci_bus *bus, int devfn, u32 *l, | |
2329 | int timeout) | |
2330 | { | |
2331 | #ifdef CONFIG_PCI_QUIRKS | |
2332 | struct pci_dev *bridge = bus->self; | |
2333 | ||
2334 | /* | |
2335 | * Certain IDT switches have an issue where they improperly trigger | |
2336 | * ACS Source Validation errors on completions for config reads. | |
2337 | */ | |
2338 | if (bridge && bridge->vendor == PCI_VENDOR_ID_IDT && | |
2339 | bridge->device == 0x80b5) | |
2340 | return pci_idt_bus_quirk(bus, devfn, l, timeout); | |
2341 | #endif | |
2342 | ||
2343 | return pci_bus_generic_read_dev_vendor_id(bus, devfn, l, timeout); | |
2344 | } | |
efdc87da YL |
2345 | EXPORT_SYMBOL(pci_bus_read_dev_vendor_id); |
2346 | ||
2347 | /* | |
3e466e2d BH |
2348 | * Read the config data for a PCI device, sanity-check it, |
2349 | * and fill in the dev structure. | |
efdc87da YL |
2350 | */ |
2351 | static struct pci_dev *pci_scan_device(struct pci_bus *bus, int devfn) | |
2352 | { | |
2353 | struct pci_dev *dev; | |
2354 | u32 l; | |
2355 | ||
2356 | if (!pci_bus_read_dev_vendor_id(bus, devfn, &l, 60*1000)) | |
2357 | return NULL; | |
2358 | ||
8b1fce04 | 2359 | dev = pci_alloc_dev(bus); |
1da177e4 LT |
2360 | if (!dev) |
2361 | return NULL; | |
2362 | ||
1da177e4 | 2363 | dev->devfn = devfn; |
1da177e4 LT |
2364 | dev->vendor = l & 0xffff; |
2365 | dev->device = (l >> 16) & 0xffff; | |
cef354db | 2366 | |
98d9f30c BH |
2367 | pci_set_of_node(dev); |
2368 | ||
480b93b7 | 2369 | if (pci_setup_device(dev)) { |
8b1fce04 | 2370 | pci_bus_put(dev->bus); |
1da177e4 LT |
2371 | kfree(dev); |
2372 | return NULL; | |
2373 | } | |
1da177e4 LT |
2374 | |
2375 | return dev; | |
2376 | } | |
2377 | ||
0fa635ae | 2378 | void pcie_report_downtraining(struct pci_dev *dev) |
2d1ce5ec AG |
2379 | { |
2380 | if (!pci_is_pcie(dev)) | |
2381 | return; | |
2382 | ||
2383 | /* Look from the device up to avoid downstream ports with no devices */ | |
2384 | if ((pci_pcie_type(dev) != PCI_EXP_TYPE_ENDPOINT) && | |
2385 | (pci_pcie_type(dev) != PCI_EXP_TYPE_LEG_END) && | |
2386 | (pci_pcie_type(dev) != PCI_EXP_TYPE_UPSTREAM)) | |
2387 | return; | |
2388 | ||
2389 | /* Multi-function PCIe devices share the same link/status */ | |
2390 | if (PCI_FUNC(dev->devfn) != 0 || dev->is_virtfn) | |
2391 | return; | |
2392 | ||
2393 | /* Print link status only if the device is constrained by the fabric */ | |
2394 | __pcie_print_link_status(dev, false); | |
2395 | } | |
2396 | ||
201de56e ZY |
2397 | static void pci_init_capabilities(struct pci_dev *dev) |
2398 | { | |
9d8b738b | 2399 | pci_ea_init(dev); /* Enhanced Allocation */ |
938174e5 | 2400 | |
e80e7edc GP |
2401 | /* Setup MSI caps & disable MSI/MSI-X interrupts */ |
2402 | pci_msi_setup_pci_dev(dev); | |
201de56e | 2403 | |
63f4898a RW |
2404 | /* Buffers for saving PCIe and PCI-X capabilities */ |
2405 | pci_allocate_cap_save_buffers(dev); | |
2406 | ||
9d8b738b BH |
2407 | pci_pm_init(dev); /* Power Management */ |
2408 | pci_vpd_init(dev); /* Vital Product Data */ | |
2409 | pci_configure_ari(dev); /* Alternative Routing-ID Forwarding */ | |
2410 | pci_iov_init(dev); /* Single Root I/O Virtualization */ | |
2411 | pci_ats_init(dev); /* Address Translation Services */ | |
7e124c40 BH |
2412 | pci_pri_init(dev); /* Page Request Interface */ |
2413 | pci_pasid_init(dev); /* Process Address Space ID */ | |
52fbf5bd | 2414 | pci_acs_init(dev); /* Access Control Services */ |
9d8b738b BH |
2415 | pci_ptm_init(dev); /* Precision Time Measurement */ |
2416 | pci_aer_init(dev); /* Advanced Error Reporting */ | |
27005618 | 2417 | pci_dpc_init(dev); /* Downstream Port Containment */ |
5b0764ca | 2418 | |
2d1ce5ec AG |
2419 | pcie_report_downtraining(dev); |
2420 | ||
5b0764ca BH |
2421 | if (pci_probe_reset_function(dev) == 0) |
2422 | dev->reset_fn = 1; | |
201de56e ZY |
2423 | } |
2424 | ||
098259eb | 2425 | /* |
3e466e2d | 2426 | * This is the equivalent of pci_host_bridge_msi_domain() that acts on |
098259eb MZ |
2427 | * devices. Firmware interfaces that can select the MSI domain on a |
2428 | * per-device basis should be called from here. | |
2429 | */ | |
2430 | static struct irq_domain *pci_dev_msi_domain(struct pci_dev *dev) | |
2431 | { | |
2432 | struct irq_domain *d; | |
2433 | ||
2434 | /* | |
3e466e2d | 2435 | * If a domain has been set through the pcibios_add_device() |
098259eb MZ |
2436 | * callback, then this is the one (platform code knows best). |
2437 | */ | |
2438 | d = dev_get_msi_domain(&dev->dev); | |
2439 | if (d) | |
2440 | return d; | |
2441 | ||
54fa97ee MZ |
2442 | /* |
2443 | * Let's see if we have a firmware interface able to provide | |
2444 | * the domain. | |
2445 | */ | |
2446 | d = pci_msi_get_device_domain(dev); | |
2447 | if (d) | |
2448 | return d; | |
2449 | ||
098259eb MZ |
2450 | return NULL; |
2451 | } | |
2452 | ||
44aa0c65 MZ |
2453 | static void pci_set_msi_domain(struct pci_dev *dev) |
2454 | { | |
098259eb MZ |
2455 | struct irq_domain *d; |
2456 | ||
44aa0c65 | 2457 | /* |
098259eb MZ |
2458 | * If the platform or firmware interfaces cannot supply a |
2459 | * device-specific MSI domain, then inherit the default domain | |
2460 | * from the host bridge itself. | |
44aa0c65 | 2461 | */ |
098259eb MZ |
2462 | d = pci_dev_msi_domain(dev); |
2463 | if (!d) | |
2464 | d = dev_get_msi_domain(&dev->bus->dev); | |
2465 | ||
2466 | dev_set_msi_domain(&dev->dev, d); | |
44aa0c65 MZ |
2467 | } |
2468 | ||
96bde06a | 2469 | void pci_device_add(struct pci_dev *dev, struct pci_bus *bus) |
1da177e4 | 2470 | { |
4f535093 YL |
2471 | int ret; |
2472 | ||
6cd33649 BH |
2473 | pci_configure_device(dev); |
2474 | ||
cdb9b9f7 PM |
2475 | device_initialize(&dev->dev); |
2476 | dev->dev.release = pci_release_dev; | |
1da177e4 | 2477 | |
7629d19a | 2478 | set_dev_node(&dev->dev, pcibus_to_node(bus)); |
cdb9b9f7 | 2479 | dev->dev.dma_mask = &dev->dma_mask; |
4d57cdfa | 2480 | dev->dev.dma_parms = &dev->dma_parms; |
cdb9b9f7 | 2481 | dev->dev.coherent_dma_mask = 0xffffffffull; |
1da177e4 | 2482 | |
b0da3498 | 2483 | dma_set_max_seg_size(&dev->dev, 65536); |
a6f44cf9 | 2484 | dma_set_seg_boundary(&dev->dev, 0xffffffff); |
4d57cdfa | 2485 | |
1da177e4 LT |
2486 | /* Fix up broken headers */ |
2487 | pci_fixup_device(pci_fixup_header, dev); | |
2488 | ||
2069ecfb YL |
2489 | pci_reassigndev_resource_alignment(dev); |
2490 | ||
4b77b0a2 RW |
2491 | dev->state_saved = false; |
2492 | ||
201de56e | 2493 | pci_init_capabilities(dev); |
eb9d0fe4 | 2494 | |
1da177e4 LT |
2495 | /* |
2496 | * Add the device to our list of discovered devices | |
2497 | * and the bus list for fixup functions, etc. | |
2498 | */ | |
d71374da | 2499 | down_write(&pci_bus_sem); |
1da177e4 | 2500 | list_add_tail(&dev->bus_list, &bus->devices); |
d71374da | 2501 | up_write(&pci_bus_sem); |
4f535093 | 2502 | |
4f535093 YL |
2503 | ret = pcibios_add_device(dev); |
2504 | WARN_ON(ret < 0); | |
2505 | ||
3e466e2d | 2506 | /* Set up MSI IRQ domain */ |
44aa0c65 MZ |
2507 | pci_set_msi_domain(dev); |
2508 | ||
4f535093 YL |
2509 | /* Notifier could use PCI capabilities */ |
2510 | dev->match_driver = false; | |
2511 | ret = device_add(&dev->dev); | |
2512 | WARN_ON(ret < 0); | |
cdb9b9f7 PM |
2513 | } |
2514 | ||
10874f5a | 2515 | struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn) |
cdb9b9f7 PM |
2516 | { |
2517 | struct pci_dev *dev; | |
2518 | ||
90bdb311 TP |
2519 | dev = pci_get_slot(bus, devfn); |
2520 | if (dev) { | |
2521 | pci_dev_put(dev); | |
2522 | return dev; | |
2523 | } | |
2524 | ||
cdb9b9f7 PM |
2525 | dev = pci_scan_device(bus, devfn); |
2526 | if (!dev) | |
2527 | return NULL; | |
2528 | ||
2529 | pci_device_add(dev, bus); | |
1da177e4 LT |
2530 | |
2531 | return dev; | |
2532 | } | |
b73e9687 | 2533 | EXPORT_SYMBOL(pci_scan_single_device); |
1da177e4 | 2534 | |
b1bd58e4 | 2535 | static unsigned next_fn(struct pci_bus *bus, struct pci_dev *dev, unsigned fn) |
f07852d6 | 2536 | { |
b1bd58e4 YW |
2537 | int pos; |
2538 | u16 cap = 0; | |
2539 | unsigned next_fn; | |
4fb88c1a | 2540 | |
b1bd58e4 YW |
2541 | if (pci_ari_enabled(bus)) { |
2542 | if (!dev) | |
2543 | return 0; | |
2544 | pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ARI); | |
2545 | if (!pos) | |
2546 | return 0; | |
4fb88c1a | 2547 | |
b1bd58e4 YW |
2548 | pci_read_config_word(dev, pos + PCI_ARI_CAP, &cap); |
2549 | next_fn = PCI_ARI_CAP_NFN(cap); | |
2550 | if (next_fn <= fn) | |
2551 | return 0; /* protect against malformed list */ | |
f07852d6 | 2552 | |
b1bd58e4 YW |
2553 | return next_fn; |
2554 | } | |
2555 | ||
2556 | /* dev may be NULL for non-contiguous multifunction devices */ | |
2557 | if (!dev || dev->multifunction) | |
2558 | return (fn + 1) % 8; | |
f07852d6 | 2559 | |
f07852d6 MW |
2560 | return 0; |
2561 | } | |
2562 | ||
2563 | static int only_one_child(struct pci_bus *bus) | |
2564 | { | |
d57f0b8c | 2565 | struct pci_dev *bridge = bus->self; |
284f5f9d | 2566 | |
d57f0b8c BH |
2567 | /* |
2568 | * Systems with unusual topologies set PCI_SCAN_ALL_PCIE_DEVS so | |
2569 | * we scan for all possible devices, not just Device 0. | |
2570 | */ | |
2571 | if (pci_has_flag(PCI_SCAN_ALL_PCIE_DEVS)) | |
f07852d6 | 2572 | return 0; |
5bbe029f BH |
2573 | |
2574 | /* | |
d57f0b8c BH |
2575 | * A PCIe Downstream Port normally leads to a Link with only Device |
2576 | * 0 on it (PCIe spec r3.1, sec 7.3.1). As an optimization, scan | |
2577 | * only for Device 0 in that situation. | |
5bbe029f | 2578 | */ |
ca784104 | 2579 | if (bridge && pci_is_pcie(bridge) && pcie_downstream_port(bridge)) |
f07852d6 | 2580 | return 1; |
d57f0b8c | 2581 | |
f07852d6 MW |
2582 | return 0; |
2583 | } | |
2584 | ||
1da177e4 | 2585 | /** |
3e466e2d | 2586 | * pci_scan_slot - Scan a PCI slot on a bus for devices |
1da177e4 | 2587 | * @bus: PCI bus to scan |
3e466e2d | 2588 | * @devfn: slot number to scan (must have zero function) |
1da177e4 LT |
2589 | * |
2590 | * Scan a PCI slot on the specified PCI bus for devices, adding | |
2591 | * discovered devices to the @bus->devices list. New devices | |
8a1bc901 | 2592 | * will not have is_added set. |
1b69dfc6 TP |
2593 | * |
2594 | * Returns the number of new devices found. | |
1da177e4 | 2595 | */ |
96bde06a | 2596 | int pci_scan_slot(struct pci_bus *bus, int devfn) |
1da177e4 | 2597 | { |
f07852d6 | 2598 | unsigned fn, nr = 0; |
1b69dfc6 | 2599 | struct pci_dev *dev; |
f07852d6 MW |
2600 | |
2601 | if (only_one_child(bus) && (devfn > 0)) | |
2602 | return 0; /* Already scanned the entire slot */ | |
1da177e4 | 2603 | |
1b69dfc6 | 2604 | dev = pci_scan_single_device(bus, devfn); |
4fb88c1a MW |
2605 | if (!dev) |
2606 | return 0; | |
44bda4b7 | 2607 | if (!pci_dev_is_added(dev)) |
1b69dfc6 TP |
2608 | nr++; |
2609 | ||
b1bd58e4 | 2610 | for (fn = next_fn(bus, dev, 0); fn > 0; fn = next_fn(bus, dev, fn)) { |
f07852d6 MW |
2611 | dev = pci_scan_single_device(bus, devfn + fn); |
2612 | if (dev) { | |
44bda4b7 | 2613 | if (!pci_dev_is_added(dev)) |
f07852d6 MW |
2614 | nr++; |
2615 | dev->multifunction = 1; | |
1da177e4 LT |
2616 | } |
2617 | } | |
7d715a6c | 2618 | |
3e466e2d | 2619 | /* Only one slot has PCIe device */ |
149e1637 | 2620 | if (bus->self && nr) |
7d715a6c SL |
2621 | pcie_aspm_init_link_state(bus->self); |
2622 | ||
1da177e4 LT |
2623 | return nr; |
2624 | } | |
b7fe9434 | 2625 | EXPORT_SYMBOL(pci_scan_slot); |
1da177e4 | 2626 | |
b03e7495 JM |
2627 | static int pcie_find_smpss(struct pci_dev *dev, void *data) |
2628 | { | |
2629 | u8 *smpss = data; | |
2630 | ||
2631 | if (!pci_is_pcie(dev)) | |
2632 | return 0; | |
2633 | ||
d4aa68f6 YW |
2634 | /* |
2635 | * We don't have a way to change MPS settings on devices that have | |
2636 | * drivers attached. A hot-added device might support only the minimum | |
2637 | * MPS setting (MPS=128). Therefore, if the fabric contains a bridge | |
2638 | * where devices may be hot-added, we limit the fabric MPS to 128 so | |
2639 | * hot-added devices will work correctly. | |
2640 | * | |
2641 | * However, if we hot-add a device to a slot directly below a Root | |
2642 | * Port, it's impossible for there to be other existing devices below | |
2643 | * the port. We don't limit the MPS in this case because we can | |
2644 | * reconfigure MPS on both the Root Port and the hot-added device, | |
2645 | * and there are no other devices involved. | |
2646 | * | |
2647 | * Note that this PCIE_BUS_SAFE path assumes no peer-to-peer DMA. | |
b03e7495 | 2648 | */ |
d4aa68f6 YW |
2649 | if (dev->is_hotplug_bridge && |
2650 | pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT) | |
b03e7495 JM |
2651 | *smpss = 0; |
2652 | ||
2653 | if (*smpss > dev->pcie_mpss) | |
2654 | *smpss = dev->pcie_mpss; | |
2655 | ||
2656 | return 0; | |
2657 | } | |
2658 | ||
2659 | static void pcie_write_mps(struct pci_dev *dev, int mps) | |
2660 | { | |
62f392ea | 2661 | int rc; |
b03e7495 JM |
2662 | |
2663 | if (pcie_bus_config == PCIE_BUS_PERFORMANCE) { | |
62f392ea | 2664 | mps = 128 << dev->pcie_mpss; |
b03e7495 | 2665 | |
62f87c0e YW |
2666 | if (pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT && |
2667 | dev->bus->self) | |
3e466e2d BH |
2668 | |
2669 | /* | |
2670 | * For "Performance", the assumption is made that | |
b03e7495 JM |
2671 | * downstream communication will never be larger than |
2672 | * the MRRS. So, the MPS only needs to be configured | |
2673 | * for the upstream communication. This being the case, | |
2674 | * walk from the top down and set the MPS of the child | |
2675 | * to that of the parent bus. | |
62f392ea JM |
2676 | * |
2677 | * Configure the device MPS with the smaller of the | |
2678 | * device MPSS or the bridge MPS (which is assumed to be | |
2679 | * properly configured at this point to the largest | |
2680 | * allowable MPS based on its parent bus). | |
b03e7495 | 2681 | */ |
62f392ea | 2682 | mps = min(mps, pcie_get_mps(dev->bus->self)); |
b03e7495 JM |
2683 | } |
2684 | ||
2685 | rc = pcie_set_mps(dev, mps); | |
2686 | if (rc) | |
7506dc79 | 2687 | pci_err(dev, "Failed attempting to set the MPS\n"); |
b03e7495 JM |
2688 | } |
2689 | ||
62f392ea | 2690 | static void pcie_write_mrrs(struct pci_dev *dev) |
b03e7495 | 2691 | { |
62f392ea | 2692 | int rc, mrrs; |
b03e7495 | 2693 | |
3e466e2d BH |
2694 | /* |
2695 | * In the "safe" case, do not configure the MRRS. There appear to be | |
ed2888e9 JM |
2696 | * issues with setting MRRS to 0 on a number of devices. |
2697 | */ | |
ed2888e9 JM |
2698 | if (pcie_bus_config != PCIE_BUS_PERFORMANCE) |
2699 | return; | |
2700 | ||
3e466e2d BH |
2701 | /* |
2702 | * For max performance, the MRRS must be set to the largest supported | |
ed2888e9 | 2703 | * value. However, it cannot be configured larger than the MPS the |
62f392ea | 2704 | * device or the bus can support. This should already be properly |
3e466e2d | 2705 | * configured by a prior call to pcie_write_mps(). |
ed2888e9 | 2706 | */ |
62f392ea | 2707 | mrrs = pcie_get_mps(dev); |
b03e7495 | 2708 | |
3e466e2d BH |
2709 | /* |
2710 | * MRRS is a R/W register. Invalid values can be written, but a | |
ed2888e9 | 2711 | * subsequent read will verify if the value is acceptable or not. |
b03e7495 JM |
2712 | * If the MRRS value provided is not acceptable (e.g., too large), |
2713 | * shrink the value until it is acceptable to the HW. | |
f7625980 | 2714 | */ |
b03e7495 JM |
2715 | while (mrrs != pcie_get_readrq(dev) && mrrs >= 128) { |
2716 | rc = pcie_set_readrq(dev, mrrs); | |
62f392ea JM |
2717 | if (!rc) |
2718 | break; | |
b03e7495 | 2719 | |
7506dc79 | 2720 | pci_warn(dev, "Failed attempting to set the MRRS\n"); |
b03e7495 JM |
2721 | mrrs /= 2; |
2722 | } | |
62f392ea JM |
2723 | |
2724 | if (mrrs < 128) | |
7506dc79 | 2725 | pci_err(dev, "MRRS was unable to be configured with a safe value. If problems are experienced, try running with pci=pcie_bus_safe\n"); |
b03e7495 JM |
2726 | } |
2727 | ||
2728 | static int pcie_bus_configure_set(struct pci_dev *dev, void *data) | |
2729 | { | |
a513a99a | 2730 | int mps, orig_mps; |
b03e7495 JM |
2731 | |
2732 | if (!pci_is_pcie(dev)) | |
2733 | return 0; | |
2734 | ||
27d868b5 KB |
2735 | if (pcie_bus_config == PCIE_BUS_TUNE_OFF || |
2736 | pcie_bus_config == PCIE_BUS_DEFAULT) | |
5895af79 | 2737 | return 0; |
5895af79 | 2738 | |
a513a99a JM |
2739 | mps = 128 << *(u8 *)data; |
2740 | orig_mps = pcie_get_mps(dev); | |
b03e7495 JM |
2741 | |
2742 | pcie_write_mps(dev, mps); | |
62f392ea | 2743 | pcie_write_mrrs(dev); |
b03e7495 | 2744 | |
7506dc79 | 2745 | pci_info(dev, "Max Payload Size set to %4d/%4d (was %4d), Max Read Rq %4d\n", |
227f0647 | 2746 | pcie_get_mps(dev), 128 << dev->pcie_mpss, |
a513a99a | 2747 | orig_mps, pcie_get_readrq(dev)); |
b03e7495 JM |
2748 | |
2749 | return 0; | |
2750 | } | |
2751 | ||
3e466e2d BH |
2752 | /* |
2753 | * pcie_bus_configure_settings() requires that pci_walk_bus work in a top-down, | |
b03e7495 JM |
2754 | * parents then children fashion. If this changes, then this code will not |
2755 | * work as designed. | |
2756 | */ | |
a58674ff | 2757 | void pcie_bus_configure_settings(struct pci_bus *bus) |
b03e7495 | 2758 | { |
1e358f94 | 2759 | u8 smpss = 0; |
b03e7495 | 2760 | |
a58674ff | 2761 | if (!bus->self) |
b03e7495 JM |
2762 | return; |
2763 | ||
b03e7495 | 2764 | if (!pci_is_pcie(bus->self)) |
5f39e670 JM |
2765 | return; |
2766 | ||
3e466e2d BH |
2767 | /* |
2768 | * FIXME - Peer to peer DMA is possible, though the endpoint would need | |
3315472c | 2769 | * to be aware of the MPS of the destination. To work around this, |
5f39e670 JM |
2770 | * simply force the MPS of the entire system to the smallest possible. |
2771 | */ | |
2772 | if (pcie_bus_config == PCIE_BUS_PEER2PEER) | |
2773 | smpss = 0; | |
2774 | ||
b03e7495 | 2775 | if (pcie_bus_config == PCIE_BUS_SAFE) { |
a58674ff | 2776 | smpss = bus->self->pcie_mpss; |
5f39e670 | 2777 | |
b03e7495 JM |
2778 | pcie_find_smpss(bus->self, &smpss); |
2779 | pci_walk_bus(bus, pcie_find_smpss, &smpss); | |
2780 | } | |
2781 | ||
2782 | pcie_bus_configure_set(bus->self, &smpss); | |
2783 | pci_walk_bus(bus, pcie_bus_configure_set, &smpss); | |
2784 | } | |
debc3b77 | 2785 | EXPORT_SYMBOL_GPL(pcie_bus_configure_settings); |
b03e7495 | 2786 | |
bccf90d6 PD |
2787 | /* |
2788 | * Called after each bus is probed, but before its children are examined. This | |
2789 | * is marked as __weak because multiple architectures define it. | |
2790 | */ | |
2791 | void __weak pcibios_fixup_bus(struct pci_bus *bus) | |
2792 | { | |
2793 | /* nothing to do, expected to be removed in the future */ | |
2794 | } | |
2795 | ||
1c02ea81 MW |
2796 | /** |
2797 | * pci_scan_child_bus_extend() - Scan devices below a bus | |
2798 | * @bus: Bus to scan for devices | |
2799 | * @available_buses: Total number of buses available (%0 does not try to | |
2800 | * extend beyond the minimal) | |
2801 | * | |
2802 | * Scans devices below @bus including subordinate buses. Returns new | |
2803 | * subordinate number including all the found devices. Passing | |
2804 | * @available_buses causes the remaining bus space to be distributed | |
2805 | * equally between hotplug-capable bridges to allow future extension of the | |
2806 | * hierarchy. | |
2807 | */ | |
2808 | static unsigned int pci_scan_child_bus_extend(struct pci_bus *bus, | |
2809 | unsigned int available_buses) | |
1da177e4 | 2810 | { |
1c02ea81 MW |
2811 | unsigned int used_buses, normal_bridges = 0, hotplug_bridges = 0; |
2812 | unsigned int start = bus->busn_res.start; | |
690f4304 | 2813 | unsigned int devfn, fn, cmax, max = start; |
1da177e4 | 2814 | struct pci_dev *dev; |
690f4304 | 2815 | int nr_devs; |
1da177e4 | 2816 | |
0207c356 | 2817 | dev_dbg(&bus->dev, "scanning bus\n"); |
1da177e4 LT |
2818 | |
2819 | /* Go find them, Rover! */ | |
690f4304 JK |
2820 | for (devfn = 0; devfn < 256; devfn += 8) { |
2821 | nr_devs = pci_scan_slot(bus, devfn); | |
2822 | ||
2823 | /* | |
2824 | * The Jailhouse hypervisor may pass individual functions of a | |
2825 | * multi-function device to a guest without passing function 0. | |
2826 | * Look for them as well. | |
2827 | */ | |
2828 | if (jailhouse_paravirt() && nr_devs == 0) { | |
2829 | for (fn = 1; fn < 8; fn++) { | |
2830 | dev = pci_scan_single_device(bus, devfn + fn); | |
2831 | if (dev) | |
2832 | dev->multifunction = 1; | |
2833 | } | |
2834 | } | |
2835 | } | |
1da177e4 | 2836 | |
3e466e2d | 2837 | /* Reserve buses for SR-IOV capability */ |
1c02ea81 MW |
2838 | used_buses = pci_iov_bus_range(bus); |
2839 | max += used_buses; | |
a28724b0 | 2840 | |
1da177e4 LT |
2841 | /* |
2842 | * After performing arch-dependent fixup of the bus, look behind | |
2843 | * all PCI-to-PCI bridges on this bus. | |
2844 | */ | |
74710ded | 2845 | if (!bus->is_added) { |
0207c356 | 2846 | dev_dbg(&bus->dev, "fixups for bus\n"); |
74710ded | 2847 | pcibios_fixup_bus(bus); |
981cf9ea | 2848 | bus->is_added = 1; |
74710ded AC |
2849 | } |
2850 | ||
1c02ea81 MW |
2851 | /* |
2852 | * Calculate how many hotplug bridges and normal bridges there | |
2853 | * are on this bus. We will distribute the additional available | |
2854 | * buses between hotplug bridges. | |
2855 | */ | |
2856 | for_each_pci_bridge(dev, bus) { | |
2857 | if (dev->is_hotplug_bridge) | |
2858 | hotplug_bridges++; | |
2859 | else | |
2860 | normal_bridges++; | |
2861 | } | |
2862 | ||
4147c2fd MW |
2863 | /* |
2864 | * Scan bridges that are already configured. We don't touch them | |
2865 | * unless they are misconfigured (which will be done in the second | |
2866 | * scan below). | |
2867 | */ | |
1c02ea81 MW |
2868 | for_each_pci_bridge(dev, bus) { |
2869 | cmax = max; | |
2870 | max = pci_scan_bridge_extend(bus, dev, max, 0, 0); | |
3374c545 MW |
2871 | |
2872 | /* | |
2873 | * Reserve one bus for each bridge now to avoid extending | |
2874 | * hotplug bridges too much during the second scan below. | |
2875 | */ | |
2876 | used_buses++; | |
2877 | if (cmax - max > 1) | |
2878 | used_buses += cmax - max - 1; | |
1c02ea81 | 2879 | } |
4147c2fd MW |
2880 | |
2881 | /* Scan bridges that need to be reconfigured */ | |
1c02ea81 MW |
2882 | for_each_pci_bridge(dev, bus) { |
2883 | unsigned int buses = 0; | |
2884 | ||
2885 | if (!hotplug_bridges && normal_bridges == 1) { | |
3e466e2d | 2886 | |
1c02ea81 MW |
2887 | /* |
2888 | * There is only one bridge on the bus (upstream | |
2889 | * port) so it gets all available buses which it | |
2890 | * can then distribute to the possible hotplug | |
2891 | * bridges below. | |
2892 | */ | |
2893 | buses = available_buses; | |
2894 | } else if (dev->is_hotplug_bridge) { | |
3e466e2d | 2895 | |
1c02ea81 MW |
2896 | /* |
2897 | * Distribute the extra buses between hotplug | |
2898 | * bridges if any. | |
2899 | */ | |
2900 | buses = available_buses / hotplug_bridges; | |
3374c545 | 2901 | buses = min(buses, available_buses - used_buses + 1); |
1c02ea81 MW |
2902 | } |
2903 | ||
2904 | cmax = max; | |
2905 | max = pci_scan_bridge_extend(bus, dev, cmax, buses, 1); | |
3374c545 MW |
2906 | /* One bus is already accounted so don't add it again */ |
2907 | if (max - cmax > 1) | |
2908 | used_buses += max - cmax - 1; | |
1c02ea81 | 2909 | } |
1da177e4 | 2910 | |
e16b4660 KB |
2911 | /* |
2912 | * Make sure a hotplug bridge has at least the minimum requested | |
1c02ea81 MW |
2913 | * number of buses but allow it to grow up to the maximum available |
2914 | * bus number of there is room. | |
e16b4660 | 2915 | */ |
1c02ea81 MW |
2916 | if (bus->self && bus->self->is_hotplug_bridge) { |
2917 | used_buses = max_t(unsigned int, available_buses, | |
2918 | pci_hotplug_bus_size - 1); | |
2919 | if (max - start < used_buses) { | |
2920 | max = start + used_buses; | |
2921 | ||
2922 | /* Do not allocate more buses than we have room left */ | |
2923 | if (max > bus->busn_res.end) | |
2924 | max = bus->busn_res.end; | |
2925 | ||
2926 | dev_dbg(&bus->dev, "%pR extended by %#02x\n", | |
2927 | &bus->busn_res, max - start); | |
2928 | } | |
e16b4660 KB |
2929 | } |
2930 | ||
1da177e4 LT |
2931 | /* |
2932 | * We've scanned the bus and so we know all about what's on | |
2933 | * the other side of any bridges that may be on this bus plus | |
2934 | * any devices. | |
2935 | * | |
2936 | * Return how far we've got finding sub-buses. | |
2937 | */ | |
0207c356 | 2938 | dev_dbg(&bus->dev, "bus scan returning with max=%02x\n", max); |
1da177e4 LT |
2939 | return max; |
2940 | } | |
1c02ea81 MW |
2941 | |
2942 | /** | |
2943 | * pci_scan_child_bus() - Scan devices below a bus | |
2944 | * @bus: Bus to scan for devices | |
2945 | * | |
2946 | * Scans devices below @bus including subordinate buses. Returns new | |
2947 | * subordinate number including all the found devices. | |
2948 | */ | |
2949 | unsigned int pci_scan_child_bus(struct pci_bus *bus) | |
2950 | { | |
2951 | return pci_scan_child_bus_extend(bus, 0); | |
2952 | } | |
b7fe9434 | 2953 | EXPORT_SYMBOL_GPL(pci_scan_child_bus); |
1da177e4 | 2954 | |
6c0cc950 | 2955 | /** |
3e466e2d BH |
2956 | * pcibios_root_bridge_prepare - Platform-specific host bridge setup |
2957 | * @bridge: Host bridge to set up | |
6c0cc950 RW |
2958 | * |
2959 | * Default empty implementation. Replace with an architecture-specific setup | |
2960 | * routine, if necessary. | |
2961 | */ | |
2962 | int __weak pcibios_root_bridge_prepare(struct pci_host_bridge *bridge) | |
2963 | { | |
2964 | return 0; | |
2965 | } | |
2966 | ||
10a95747 JL |
2967 | void __weak pcibios_add_bus(struct pci_bus *bus) |
2968 | { | |
2969 | } | |
2970 | ||
2971 | void __weak pcibios_remove_bus(struct pci_bus *bus) | |
2972 | { | |
2973 | } | |
2974 | ||
9ee8a1c4 LP |
2975 | struct pci_bus *pci_create_root_bus(struct device *parent, int bus, |
2976 | struct pci_ops *ops, void *sysdata, struct list_head *resources) | |
1da177e4 | 2977 | { |
0efd5aab | 2978 | int error; |
5a21d70d | 2979 | struct pci_host_bridge *bridge; |
1da177e4 | 2980 | |
59094065 | 2981 | bridge = pci_alloc_host_bridge(0); |
7b543663 | 2982 | if (!bridge) |
37d6a0a6 | 2983 | return NULL; |
7b543663 YL |
2984 | |
2985 | bridge->dev.parent = parent; | |
a9d9f527 | 2986 | |
37d6a0a6 AB |
2987 | list_splice_init(resources, &bridge->windows); |
2988 | bridge->sysdata = sysdata; | |
2989 | bridge->busnr = bus; | |
2990 | bridge->ops = ops; | |
a9d9f527 | 2991 | |
37d6a0a6 AB |
2992 | error = pci_register_host_bridge(bridge); |
2993 | if (error < 0) | |
2994 | goto err_out; | |
a5390aa6 | 2995 | |
37d6a0a6 | 2996 | return bridge->bus; |
1da177e4 | 2997 | |
1da177e4 | 2998 | err_out: |
9885440b | 2999 | put_device(&bridge->dev); |
1da177e4 LT |
3000 | return NULL; |
3001 | } | |
e6b29dea | 3002 | EXPORT_SYMBOL_GPL(pci_create_root_bus); |
cdb9b9f7 | 3003 | |
49b8e3f3 CP |
3004 | int pci_host_probe(struct pci_host_bridge *bridge) |
3005 | { | |
3006 | struct pci_bus *bus, *child; | |
3007 | int ret; | |
3008 | ||
3009 | ret = pci_scan_root_bus_bridge(bridge); | |
3010 | if (ret < 0) { | |
3011 | dev_err(bridge->dev.parent, "Scanning root bridge failed"); | |
3012 | return ret; | |
3013 | } | |
3014 | ||
3015 | bus = bridge->bus; | |
3016 | ||
3017 | /* | |
3018 | * We insert PCI resources into the iomem_resource and | |
3019 | * ioport_resource trees in either pci_bus_claim_resources() | |
3020 | * or pci_bus_assign_resources(). | |
3021 | */ | |
3022 | if (pci_has_flag(PCI_PROBE_ONLY)) { | |
3023 | pci_bus_claim_resources(bus); | |
3024 | } else { | |
3025 | pci_bus_size_bridges(bus); | |
3026 | pci_bus_assign_resources(bus); | |
3027 | ||
3028 | list_for_each_entry(child, &bus->children, node) | |
3029 | pcie_bus_configure_settings(child); | |
3030 | } | |
3031 | ||
3032 | pci_bus_add_devices(bus); | |
3033 | return 0; | |
3034 | } | |
3035 | EXPORT_SYMBOL_GPL(pci_host_probe); | |
3036 | ||
98a35831 YL |
3037 | int pci_bus_insert_busn_res(struct pci_bus *b, int bus, int bus_max) |
3038 | { | |
3039 | struct resource *res = &b->busn_res; | |
3040 | struct resource *parent_res, *conflict; | |
3041 | ||
3042 | res->start = bus; | |
3043 | res->end = bus_max; | |
3044 | res->flags = IORESOURCE_BUS; | |
3045 | ||
3046 | if (!pci_is_root_bus(b)) | |
3047 | parent_res = &b->parent->busn_res; | |
3048 | else { | |
3049 | parent_res = get_pci_domain_busn_res(pci_domain_nr(b)); | |
3050 | res->flags |= IORESOURCE_PCI_FIXED; | |
3051 | } | |
3052 | ||
ced04d15 | 3053 | conflict = request_resource_conflict(parent_res, res); |
98a35831 YL |
3054 | |
3055 | if (conflict) | |
34c6b710 | 3056 | dev_info(&b->dev, |
98a35831 YL |
3057 | "busn_res: can not insert %pR under %s%pR (conflicts with %s %pR)\n", |
3058 | res, pci_is_root_bus(b) ? "domain " : "", | |
3059 | parent_res, conflict->name, conflict); | |
98a35831 YL |
3060 | |
3061 | return conflict == NULL; | |
3062 | } | |
3063 | ||
3064 | int pci_bus_update_busn_res_end(struct pci_bus *b, int bus_max) | |
3065 | { | |
3066 | struct resource *res = &b->busn_res; | |
3067 | struct resource old_res = *res; | |
3068 | resource_size_t size; | |
3069 | int ret; | |
3070 | ||
3071 | if (res->start > bus_max) | |
3072 | return -EINVAL; | |
3073 | ||
3074 | size = bus_max - res->start + 1; | |
3075 | ret = adjust_resource(res, res->start, size); | |
34c6b710 | 3076 | dev_info(&b->dev, "busn_res: %pR end %s updated to %02x\n", |
98a35831 YL |
3077 | &old_res, ret ? "can not be" : "is", bus_max); |
3078 | ||
3079 | if (!ret && !res->parent) | |
3080 | pci_bus_insert_busn_res(b, res->start, res->end); | |
3081 | ||
3082 | return ret; | |
3083 | } | |
3084 | ||
3085 | void pci_bus_release_busn_res(struct pci_bus *b) | |
3086 | { | |
3087 | struct resource *res = &b->busn_res; | |
3088 | int ret; | |
3089 | ||
3090 | if (!res->flags || !res->parent) | |
3091 | return; | |
3092 | ||
3093 | ret = release_resource(res); | |
34c6b710 | 3094 | dev_info(&b->dev, "busn_res: %pR %s released\n", |
98a35831 YL |
3095 | res, ret ? "can not be" : "is"); |
3096 | } | |
3097 | ||
1228c4b6 | 3098 | int pci_scan_root_bus_bridge(struct pci_host_bridge *bridge) |
a2ebb827 | 3099 | { |
14d76b68 | 3100 | struct resource_entry *window; |
4d99f524 | 3101 | bool found = false; |
a2ebb827 | 3102 | struct pci_bus *b; |
1228c4b6 | 3103 | int max, bus, ret; |
4d99f524 | 3104 | |
1228c4b6 LP |
3105 | if (!bridge) |
3106 | return -EINVAL; | |
3107 | ||
3108 | resource_list_for_each_entry(window, &bridge->windows) | |
4d99f524 | 3109 | if (window->res->flags & IORESOURCE_BUS) { |
4f5c883d | 3110 | bridge->busnr = window->res->start; |
4d99f524 YL |
3111 | found = true; |
3112 | break; | |
3113 | } | |
a2ebb827 | 3114 | |
1228c4b6 LP |
3115 | ret = pci_register_host_bridge(bridge); |
3116 | if (ret < 0) | |
3117 | return ret; | |
3118 | ||
3119 | b = bridge->bus; | |
3120 | bus = bridge->busnr; | |
a2ebb827 | 3121 | |
4d99f524 YL |
3122 | if (!found) { |
3123 | dev_info(&b->dev, | |
3124 | "No busn resource found for root bus, will use [bus %02x-ff]\n", | |
3125 | bus); | |
3126 | pci_bus_insert_busn_res(b, bus, 255); | |
3127 | } | |
3128 | ||
3129 | max = pci_scan_child_bus(b); | |
3130 | ||
3131 | if (!found) | |
3132 | pci_bus_update_busn_res_end(b, max); | |
3133 | ||
1228c4b6 | 3134 | return 0; |
a2ebb827 | 3135 | } |
1228c4b6 | 3136 | EXPORT_SYMBOL(pci_scan_root_bus_bridge); |
d2a7926d LP |
3137 | |
3138 | struct pci_bus *pci_scan_root_bus(struct device *parent, int bus, | |
3139 | struct pci_ops *ops, void *sysdata, struct list_head *resources) | |
3140 | { | |
14d76b68 | 3141 | struct resource_entry *window; |
4d99f524 | 3142 | bool found = false; |
a2ebb827 | 3143 | struct pci_bus *b; |
4d99f524 YL |
3144 | int max; |
3145 | ||
14d76b68 | 3146 | resource_list_for_each_entry(window, resources) |
4d99f524 YL |
3147 | if (window->res->flags & IORESOURCE_BUS) { |
3148 | found = true; | |
3149 | break; | |
3150 | } | |
a2ebb827 | 3151 | |
9ee8a1c4 | 3152 | b = pci_create_root_bus(parent, bus, ops, sysdata, resources); |
a2ebb827 BH |
3153 | if (!b) |
3154 | return NULL; | |
3155 | ||
4d99f524 YL |
3156 | if (!found) { |
3157 | dev_info(&b->dev, | |
3158 | "No busn resource found for root bus, will use [bus %02x-ff]\n", | |
3159 | bus); | |
3160 | pci_bus_insert_busn_res(b, bus, 255); | |
3161 | } | |
3162 | ||
3163 | max = pci_scan_child_bus(b); | |
3164 | ||
3165 | if (!found) | |
3166 | pci_bus_update_busn_res_end(b, max); | |
3167 | ||
a2ebb827 | 3168 | return b; |
d2a7926d | 3169 | } |
a2ebb827 BH |
3170 | EXPORT_SYMBOL(pci_scan_root_bus); |
3171 | ||
15856ad5 | 3172 | struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, |
de4b2f76 BH |
3173 | void *sysdata) |
3174 | { | |
3175 | LIST_HEAD(resources); | |
3176 | struct pci_bus *b; | |
3177 | ||
3178 | pci_add_resource(&resources, &ioport_resource); | |
3179 | pci_add_resource(&resources, &iomem_resource); | |
857c3b66 | 3180 | pci_add_resource(&resources, &busn_resource); |
de4b2f76 BH |
3181 | b = pci_create_root_bus(NULL, bus, ops, sysdata, &resources); |
3182 | if (b) { | |
857c3b66 | 3183 | pci_scan_child_bus(b); |
de4b2f76 BH |
3184 | } else { |
3185 | pci_free_resource_list(&resources); | |
3186 | } | |
3187 | return b; | |
3188 | } | |
3189 | EXPORT_SYMBOL(pci_scan_bus); | |
3190 | ||
2f320521 | 3191 | /** |
3e466e2d | 3192 | * pci_rescan_bus_bridge_resize - Scan a PCI bus for devices |
2f320521 YL |
3193 | * @bridge: PCI bridge for the bus to scan |
3194 | * | |
3195 | * Scan a PCI bus and child buses for new devices, add them, | |
3196 | * and enable them, resizing bridge mmio/io resource if necessary | |
3197 | * and possible. The caller must ensure the child devices are already | |
3198 | * removed for resizing to occur. | |
3199 | * | |
3200 | * Returns the max number of subordinate bus discovered. | |
3201 | */ | |
10874f5a | 3202 | unsigned int pci_rescan_bus_bridge_resize(struct pci_dev *bridge) |
2f320521 YL |
3203 | { |
3204 | unsigned int max; | |
3205 | struct pci_bus *bus = bridge->subordinate; | |
3206 | ||
3207 | max = pci_scan_child_bus(bus); | |
3208 | ||
3209 | pci_assign_unassigned_bridge_resources(bridge); | |
3210 | ||
3211 | pci_bus_add_devices(bus); | |
3212 | ||
3213 | return max; | |
3214 | } | |
3215 | ||
a5213a31 | 3216 | /** |
3e466e2d | 3217 | * pci_rescan_bus - Scan a PCI bus for devices |
a5213a31 YL |
3218 | * @bus: PCI bus to scan |
3219 | * | |
3e466e2d BH |
3220 | * Scan a PCI bus and child buses for new devices, add them, |
3221 | * and enable them. | |
a5213a31 YL |
3222 | * |
3223 | * Returns the max number of subordinate bus discovered. | |
3224 | */ | |
10874f5a | 3225 | unsigned int pci_rescan_bus(struct pci_bus *bus) |
a5213a31 YL |
3226 | { |
3227 | unsigned int max; | |
3228 | ||
3229 | max = pci_scan_child_bus(bus); | |
3230 | pci_assign_unassigned_bus_resources(bus); | |
3231 | pci_bus_add_devices(bus); | |
3232 | ||
3233 | return max; | |
3234 | } | |
3235 | EXPORT_SYMBOL_GPL(pci_rescan_bus); | |
3236 | ||
9d16947b RW |
3237 | /* |
3238 | * pci_rescan_bus(), pci_rescan_bus_bridge_resize() and PCI device removal | |
3239 | * routines should always be executed under this mutex. | |
3240 | */ | |
3241 | static DEFINE_MUTEX(pci_rescan_remove_lock); | |
3242 | ||
3243 | void pci_lock_rescan_remove(void) | |
3244 | { | |
3245 | mutex_lock(&pci_rescan_remove_lock); | |
3246 | } | |
3247 | EXPORT_SYMBOL_GPL(pci_lock_rescan_remove); | |
3248 | ||
3249 | void pci_unlock_rescan_remove(void) | |
3250 | { | |
3251 | mutex_unlock(&pci_rescan_remove_lock); | |
3252 | } | |
3253 | EXPORT_SYMBOL_GPL(pci_unlock_rescan_remove); | |
3254 | ||
3c78bc61 RD |
3255 | static int __init pci_sort_bf_cmp(const struct device *d_a, |
3256 | const struct device *d_b) | |
6b4b78fe | 3257 | { |
99178b03 GKH |
3258 | const struct pci_dev *a = to_pci_dev(d_a); |
3259 | const struct pci_dev *b = to_pci_dev(d_b); | |
3260 | ||
6b4b78fe MD |
3261 | if (pci_domain_nr(a->bus) < pci_domain_nr(b->bus)) return -1; |
3262 | else if (pci_domain_nr(a->bus) > pci_domain_nr(b->bus)) return 1; | |
3263 | ||
3264 | if (a->bus->number < b->bus->number) return -1; | |
3265 | else if (a->bus->number > b->bus->number) return 1; | |
3266 | ||
3267 | if (a->devfn < b->devfn) return -1; | |
3268 | else if (a->devfn > b->devfn) return 1; | |
3269 | ||
3270 | return 0; | |
3271 | } | |
3272 | ||
5ff580c1 | 3273 | void __init pci_sort_breadthfirst(void) |
6b4b78fe | 3274 | { |
99178b03 | 3275 | bus_sort_breadthfirst(&pci_bus_type, &pci_sort_bf_cmp); |
6b4b78fe | 3276 | } |
95e3ba97 MW |
3277 | |
3278 | int pci_hp_add_bridge(struct pci_dev *dev) | |
3279 | { | |
3280 | struct pci_bus *parent = dev->bus; | |
4147c2fd | 3281 | int busnr, start = parent->busn_res.start; |
1c02ea81 | 3282 | unsigned int available_buses = 0; |
95e3ba97 MW |
3283 | int end = parent->busn_res.end; |
3284 | ||
3285 | for (busnr = start; busnr <= end; busnr++) { | |
3286 | if (!pci_find_bus(pci_domain_nr(parent), busnr)) | |
3287 | break; | |
3288 | } | |
3289 | if (busnr-- > end) { | |
7506dc79 | 3290 | pci_err(dev, "No bus number available for hot-added bridge\n"); |
95e3ba97 MW |
3291 | return -1; |
3292 | } | |
4147c2fd MW |
3293 | |
3294 | /* Scan bridges that are already configured */ | |
3295 | busnr = pci_scan_bridge(parent, dev, busnr, 0); | |
3296 | ||
1c02ea81 MW |
3297 | /* |
3298 | * Distribute the available bus numbers between hotplug-capable | |
3299 | * bridges to make extending the chain later possible. | |
3300 | */ | |
3301 | available_buses = end - busnr; | |
3302 | ||
4147c2fd | 3303 | /* Scan bridges that need to be reconfigured */ |
1c02ea81 | 3304 | pci_scan_bridge_extend(parent, dev, busnr, available_buses, 1); |
4147c2fd | 3305 | |
95e3ba97 MW |
3306 | if (!dev->subordinate) |
3307 | return -1; | |
3308 | ||
3309 | return 0; | |
3310 | } | |
3311 | EXPORT_SYMBOL_GPL(pci_hp_add_bridge); |