]>
Commit | Line | Data |
---|---|---|
57f6ce07 | 1 | /* |
a70143bb | 2 | * phy-ti-pipe3 - PIPE3 PHY driver. |
57f6ce07 KVA |
3 | * |
4 | * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; either version 2 of the License, or | |
8 | * (at your option) any later version. | |
9 | * | |
10 | * Author: Kishon Vijay Abraham I <kishon@ti.com> | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | */ | |
18 | ||
19 | #include <linux/module.h> | |
20 | #include <linux/platform_device.h> | |
21 | #include <linux/slab.h> | |
a70143bb | 22 | #include <linux/phy/phy.h> |
57f6ce07 KVA |
23 | #include <linux/of.h> |
24 | #include <linux/clk.h> | |
25 | #include <linux/err.h> | |
a70143bb | 26 | #include <linux/io.h> |
57f6ce07 KVA |
27 | #include <linux/pm_runtime.h> |
28 | #include <linux/delay.h> | |
14da699b | 29 | #include <linux/phy/omap_control_phy.h> |
918ee0d2 | 30 | #include <linux/of_platform.h> |
57f6ce07 | 31 | |
57f6ce07 KVA |
32 | #define PLL_STATUS 0x00000004 |
33 | #define PLL_GO 0x00000008 | |
34 | #define PLL_CONFIGURATION1 0x0000000C | |
35 | #define PLL_CONFIGURATION2 0x00000010 | |
36 | #define PLL_CONFIGURATION3 0x00000014 | |
37 | #define PLL_CONFIGURATION4 0x00000020 | |
38 | ||
39 | #define PLL_REGM_MASK 0x001FFE00 | |
40 | #define PLL_REGM_SHIFT 0x9 | |
41 | #define PLL_REGM_F_MASK 0x0003FFFF | |
42 | #define PLL_REGM_F_SHIFT 0x0 | |
43 | #define PLL_REGN_MASK 0x000001FE | |
44 | #define PLL_REGN_SHIFT 0x1 | |
45 | #define PLL_SELFREQDCO_MASK 0x0000000E | |
46 | #define PLL_SELFREQDCO_SHIFT 0x1 | |
47 | #define PLL_SD_MASK 0x0003FC00 | |
1562864f | 48 | #define PLL_SD_SHIFT 10 |
57f6ce07 | 49 | #define SET_PLL_GO 0x1 |
629138db RQ |
50 | #define PLL_LDOPWDN BIT(15) |
51 | #define PLL_TICOPWDN BIT(16) | |
57f6ce07 KVA |
52 | #define PLL_LOCK 0x2 |
53 | #define PLL_IDLE 0x1 | |
54 | ||
55 | /* | |
56 | * This is an Empirical value that works, need to confirm the actual | |
a70143bb KVA |
57 | * value required for the PIPE3PHY_PLL_CONFIGURATION2.PLL_IDLE status |
58 | * to be correctly reflected in the PIPE3PHY_PLL_STATUS register. | |
57f6ce07 | 59 | */ |
629138db RQ |
60 | #define PLL_IDLE_TIME 100 /* in milliseconds */ |
61 | #define PLL_LOCK_TIME 100 /* in milliseconds */ | |
57f6ce07 | 62 | |
a70143bb KVA |
63 | struct pipe3_dpll_params { |
64 | u16 m; | |
65 | u8 n; | |
66 | u8 freq:3; | |
67 | u8 sd; | |
68 | u32 mf; | |
69 | }; | |
70 | ||
61f54674 RQ |
71 | struct pipe3_dpll_map { |
72 | unsigned long rate; | |
73 | struct pipe3_dpll_params params; | |
74 | }; | |
75 | ||
a70143bb KVA |
76 | struct ti_pipe3 { |
77 | void __iomem *pll_ctrl_base; | |
78 | struct device *dev; | |
79 | struct device *control_dev; | |
80 | struct clk *wkupclk; | |
81 | struct clk *sys_clk; | |
1562864f | 82 | struct clk *refclk; |
99bbd48c | 83 | struct clk *div_clk; |
61f54674 | 84 | struct pipe3_dpll_map *dpll_map; |
99bbd48c | 85 | u8 id; |
a70143bb KVA |
86 | }; |
87 | ||
61f54674 | 88 | static struct pipe3_dpll_map dpll_map_usb[] = { |
519c6013 RQ |
89 | {12000000, {1250, 5, 4, 20, 0} }, /* 12 MHz */ |
90 | {16800000, {3125, 20, 4, 20, 0} }, /* 16.8 MHz */ | |
91 | {19200000, {1172, 8, 4, 20, 65537} }, /* 19.2 MHz */ | |
92 | {20000000, {1000, 7, 4, 10, 0} }, /* 20 MHz */ | |
93 | {26000000, {1250, 12, 4, 20, 0} }, /* 26 MHz */ | |
94 | {38400000, {3125, 47, 4, 20, 92843} }, /* 38.4 MHz */ | |
61f54674 RQ |
95 | { }, /* Terminator */ |
96 | }; | |
97 | ||
98 | static struct pipe3_dpll_map dpll_map_sata[] = { | |
99 | {12000000, {1000, 7, 4, 6, 0} }, /* 12 MHz */ | |
100 | {16800000, {714, 7, 4, 6, 0} }, /* 16.8 MHz */ | |
101 | {19200000, {625, 7, 4, 6, 0} }, /* 19.2 MHz */ | |
102 | {20000000, {600, 7, 4, 6, 0} }, /* 20 MHz */ | |
103 | {26000000, {461, 7, 4, 6, 0} }, /* 26 MHz */ | |
104 | {38400000, {312, 7, 4, 6, 0} }, /* 38.4 MHz */ | |
105 | { }, /* Terminator */ | |
57f6ce07 KVA |
106 | }; |
107 | ||
a70143bb KVA |
108 | static inline u32 ti_pipe3_readl(void __iomem *addr, unsigned offset) |
109 | { | |
110 | return __raw_readl(addr + offset); | |
111 | } | |
112 | ||
113 | static inline void ti_pipe3_writel(void __iomem *addr, unsigned offset, | |
114 | u32 data) | |
115 | { | |
116 | __raw_writel(data, addr + offset); | |
117 | } | |
118 | ||
61f54674 | 119 | static struct pipe3_dpll_params *ti_pipe3_get_dpll_params(struct ti_pipe3 *phy) |
519c6013 | 120 | { |
61f54674 RQ |
121 | unsigned long rate; |
122 | struct pipe3_dpll_map *dpll_map = phy->dpll_map; | |
519c6013 | 123 | |
61f54674 RQ |
124 | rate = clk_get_rate(phy->sys_clk); |
125 | ||
126 | for (; dpll_map->rate; dpll_map++) { | |
127 | if (rate == dpll_map->rate) | |
128 | return &dpll_map->params; | |
519c6013 RQ |
129 | } |
130 | ||
61f54674 RQ |
131 | dev_err(phy->dev, "No DPLL configuration for %lu Hz SYS CLK\n", rate); |
132 | ||
1b97be8c | 133 | return NULL; |
519c6013 RQ |
134 | } |
135 | ||
a70143bb KVA |
136 | static int ti_pipe3_power_off(struct phy *x) |
137 | { | |
138 | struct ti_pipe3 *phy = phy_get_drvdata(x); | |
a70143bb | 139 | |
14da699b | 140 | omap_control_phy_power(phy->control_dev, 0); |
a70143bb KVA |
141 | |
142 | return 0; | |
143 | } | |
144 | ||
145 | static int ti_pipe3_power_on(struct phy *x) | |
57f6ce07 | 146 | { |
a70143bb | 147 | struct ti_pipe3 *phy = phy_get_drvdata(x); |
57f6ce07 | 148 | |
629138db | 149 | omap_control_phy_power(phy->control_dev, 1); |
57f6ce07 KVA |
150 | |
151 | return 0; | |
152 | } | |
153 | ||
629138db | 154 | static int ti_pipe3_dpll_wait_lock(struct ti_pipe3 *phy) |
57f6ce07 KVA |
155 | { |
156 | u32 val; | |
157 | unsigned long timeout; | |
158 | ||
629138db | 159 | timeout = jiffies + msecs_to_jiffies(PLL_LOCK_TIME); |
57f6ce07 | 160 | do { |
629138db | 161 | cpu_relax(); |
a70143bb | 162 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_STATUS); |
57f6ce07 KVA |
163 | if (val & PLL_LOCK) |
164 | break; | |
629138db RQ |
165 | } while (!time_after(jiffies, timeout)); |
166 | ||
167 | if (!(val & PLL_LOCK)) { | |
168 | dev_err(phy->dev, "DPLL failed to lock\n"); | |
169 | return -EBUSY; | |
170 | } | |
171 | ||
172 | return 0; | |
57f6ce07 KVA |
173 | } |
174 | ||
629138db | 175 | static int ti_pipe3_dpll_program(struct ti_pipe3 *phy) |
57f6ce07 KVA |
176 | { |
177 | u32 val; | |
a70143bb | 178 | struct pipe3_dpll_params *dpll_params; |
57f6ce07 | 179 | |
61f54674 RQ |
180 | dpll_params = ti_pipe3_get_dpll_params(phy); |
181 | if (!dpll_params) | |
57f6ce07 | 182 | return -EINVAL; |
57f6ce07 | 183 | |
a70143bb | 184 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION1); |
57f6ce07 | 185 | val &= ~PLL_REGN_MASK; |
519c6013 | 186 | val |= dpll_params->n << PLL_REGN_SHIFT; |
a70143bb | 187 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION1, val); |
57f6ce07 | 188 | |
a70143bb | 189 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION2); |
57f6ce07 | 190 | val &= ~PLL_SELFREQDCO_MASK; |
519c6013 | 191 | val |= dpll_params->freq << PLL_SELFREQDCO_SHIFT; |
a70143bb | 192 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION2, val); |
57f6ce07 | 193 | |
a70143bb | 194 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION1); |
57f6ce07 | 195 | val &= ~PLL_REGM_MASK; |
519c6013 | 196 | val |= dpll_params->m << PLL_REGM_SHIFT; |
a70143bb | 197 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION1, val); |
57f6ce07 | 198 | |
a70143bb | 199 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION4); |
57f6ce07 | 200 | val &= ~PLL_REGM_F_MASK; |
519c6013 | 201 | val |= dpll_params->mf << PLL_REGM_F_SHIFT; |
a70143bb | 202 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION4, val); |
57f6ce07 | 203 | |
a70143bb | 204 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION3); |
57f6ce07 | 205 | val &= ~PLL_SD_MASK; |
519c6013 | 206 | val |= dpll_params->sd << PLL_SD_SHIFT; |
a70143bb | 207 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION3, val); |
57f6ce07 | 208 | |
629138db | 209 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_GO, SET_PLL_GO); |
57f6ce07 | 210 | |
629138db | 211 | return ti_pipe3_dpll_wait_lock(phy); |
57f6ce07 KVA |
212 | } |
213 | ||
a70143bb | 214 | static int ti_pipe3_init(struct phy *x) |
57f6ce07 | 215 | { |
a70143bb | 216 | struct ti_pipe3 *phy = phy_get_drvdata(x); |
629138db RQ |
217 | u32 val; |
218 | int ret = 0; | |
519c6013 | 219 | |
f0e2cf7b KVA |
220 | if (of_device_is_compatible(phy->dev->of_node, "ti,phy-pipe3-pcie")) { |
221 | omap_control_pcie_pcs(phy->control_dev, phy->id, 0xF1); | |
99bbd48c | 222 | return 0; |
f0e2cf7b | 223 | } |
99bbd48c | 224 | |
629138db RQ |
225 | /* Bring it out of IDLE if it is IDLE */ |
226 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION2); | |
227 | if (val & PLL_IDLE) { | |
228 | val &= ~PLL_IDLE; | |
229 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION2, val); | |
230 | ret = ti_pipe3_dpll_wait_lock(phy); | |
231 | } | |
57f6ce07 | 232 | |
629138db RQ |
233 | /* Program the DPLL only if not locked */ |
234 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_STATUS); | |
235 | if (!(val & PLL_LOCK)) | |
236 | if (ti_pipe3_dpll_program(phy)) | |
237 | return -EINVAL; | |
57f6ce07 | 238 | |
629138db | 239 | return ret; |
57f6ce07 KVA |
240 | } |
241 | ||
629138db RQ |
242 | static int ti_pipe3_exit(struct phy *x) |
243 | { | |
244 | struct ti_pipe3 *phy = phy_get_drvdata(x); | |
245 | u32 val; | |
246 | unsigned long timeout; | |
247 | ||
99bbd48c KVA |
248 | /* SATA DPLL can't be powered down due to Errata i783 and PCIe |
249 | * does not have internal DPLL | |
250 | */ | |
251 | if (of_device_is_compatible(phy->dev->of_node, "ti,phy-pipe3-sata") || | |
252 | of_device_is_compatible(phy->dev->of_node, "ti,phy-pipe3-pcie")) | |
56042e4e RQ |
253 | return 0; |
254 | ||
629138db RQ |
255 | /* Put DPLL in IDLE mode */ |
256 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_CONFIGURATION2); | |
257 | val |= PLL_IDLE; | |
258 | ti_pipe3_writel(phy->pll_ctrl_base, PLL_CONFIGURATION2, val); | |
259 | ||
260 | /* wait for LDO and Oscillator to power down */ | |
261 | timeout = jiffies + msecs_to_jiffies(PLL_IDLE_TIME); | |
262 | do { | |
263 | cpu_relax(); | |
264 | val = ti_pipe3_readl(phy->pll_ctrl_base, PLL_STATUS); | |
265 | if ((val & PLL_TICOPWDN) && (val & PLL_LDOPWDN)) | |
266 | break; | |
267 | } while (!time_after(jiffies, timeout)); | |
268 | ||
269 | if (!(val & PLL_TICOPWDN) || !(val & PLL_LDOPWDN)) { | |
270 | dev_err(phy->dev, "Failed to power down: PLL_STATUS 0x%x\n", | |
271 | val); | |
272 | return -EBUSY; | |
273 | } | |
274 | ||
275 | return 0; | |
276 | } | |
a70143bb KVA |
277 | static struct phy_ops ops = { |
278 | .init = ti_pipe3_init, | |
629138db | 279 | .exit = ti_pipe3_exit, |
a70143bb KVA |
280 | .power_on = ti_pipe3_power_on, |
281 | .power_off = ti_pipe3_power_off, | |
282 | .owner = THIS_MODULE, | |
283 | }; | |
284 | ||
61f54674 RQ |
285 | #ifdef CONFIG_OF |
286 | static const struct of_device_id ti_pipe3_id_table[]; | |
287 | #endif | |
288 | ||
a70143bb | 289 | static int ti_pipe3_probe(struct platform_device *pdev) |
57f6ce07 | 290 | { |
a70143bb KVA |
291 | struct ti_pipe3 *phy; |
292 | struct phy *generic_phy; | |
293 | struct phy_provider *phy_provider; | |
918ee0d2 RQ |
294 | struct resource *res; |
295 | struct device_node *node = pdev->dev.of_node; | |
296 | struct device_node *control_node; | |
297 | struct platform_device *control_pdev; | |
61f54674 | 298 | const struct of_device_id *match; |
99bbd48c | 299 | struct clk *clk; |
57f6ce07 KVA |
300 | |
301 | phy = devm_kzalloc(&pdev->dev, sizeof(*phy), GFP_KERNEL); | |
3a4cfcbb | 302 | if (!phy) |
57f6ce07 | 303 | return -ENOMEM; |
3a4cfcbb | 304 | |
99bbd48c | 305 | phy->dev = &pdev->dev; |
57f6ce07 | 306 | |
99bbd48c KVA |
307 | if (!of_device_is_compatible(node, "ti,phy-pipe3-pcie")) { |
308 | match = of_match_device(of_match_ptr(ti_pipe3_id_table), | |
309 | &pdev->dev); | |
310 | if (!match) | |
311 | return -EINVAL; | |
61f54674 | 312 | |
99bbd48c KVA |
313 | phy->dpll_map = (struct pipe3_dpll_map *)match->data; |
314 | if (!phy->dpll_map) { | |
315 | dev_err(&pdev->dev, "no DPLL data\n"); | |
316 | return -EINVAL; | |
317 | } | |
57f6ce07 | 318 | |
99bbd48c KVA |
319 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, |
320 | "pll_ctrl"); | |
321 | phy->pll_ctrl_base = devm_ioremap_resource(&pdev->dev, res); | |
322 | if (IS_ERR(phy->pll_ctrl_base)) | |
323 | return PTR_ERR(phy->pll_ctrl_base); | |
57f6ce07 | 324 | |
99bbd48c KVA |
325 | phy->sys_clk = devm_clk_get(phy->dev, "sysclk"); |
326 | if (IS_ERR(phy->sys_clk)) { | |
327 | dev_err(&pdev->dev, "unable to get sysclk\n"); | |
328 | return -EINVAL; | |
329 | } | |
330 | } | |
9c7f0443 | 331 | |
99bbd48c | 332 | if (!of_device_is_compatible(node, "ti,phy-pipe3-sata")) { |
9c7f0443 RQ |
333 | phy->wkupclk = devm_clk_get(phy->dev, "wkupclk"); |
334 | if (IS_ERR(phy->wkupclk)) { | |
335 | dev_err(&pdev->dev, "unable to get wkupclk\n"); | |
336 | return PTR_ERR(phy->wkupclk); | |
337 | } | |
338 | ||
339 | phy->refclk = devm_clk_get(phy->dev, "refclk"); | |
340 | if (IS_ERR(phy->refclk)) { | |
341 | dev_err(&pdev->dev, "unable to get refclk\n"); | |
342 | return PTR_ERR(phy->refclk); | |
343 | } | |
344 | } else { | |
345 | phy->wkupclk = ERR_PTR(-ENODEV); | |
346 | phy->refclk = ERR_PTR(-ENODEV); | |
57f6ce07 | 347 | } |
57f6ce07 | 348 | |
99bbd48c KVA |
349 | if (of_device_is_compatible(node, "ti,phy-pipe3-pcie")) { |
350 | if (of_property_read_u8(node, "id", &phy->id) < 0) | |
351 | phy->id = 1; | |
352 | ||
353 | clk = devm_clk_get(phy->dev, "dpll_ref"); | |
354 | if (IS_ERR(clk)) { | |
355 | dev_err(&pdev->dev, "unable to get dpll ref clk\n"); | |
356 | return PTR_ERR(clk); | |
357 | } | |
358 | clk_set_rate(clk, 1500000000); | |
359 | ||
360 | clk = devm_clk_get(phy->dev, "dpll_ref_m2"); | |
361 | if (IS_ERR(clk)) { | |
362 | dev_err(&pdev->dev, "unable to get dpll ref m2 clk\n"); | |
363 | return PTR_ERR(clk); | |
364 | } | |
365 | clk_set_rate(clk, 100000000); | |
366 | ||
367 | clk = devm_clk_get(phy->dev, "phy-div"); | |
368 | if (IS_ERR(clk)) { | |
369 | dev_err(&pdev->dev, "unable to get phy-div clk\n"); | |
370 | return PTR_ERR(clk); | |
371 | } | |
372 | clk_set_rate(clk, 100000000); | |
373 | ||
374 | phy->div_clk = devm_clk_get(phy->dev, "div-clk"); | |
375 | if (IS_ERR(phy->div_clk)) { | |
376 | dev_err(&pdev->dev, "unable to get div-clk\n"); | |
377 | return PTR_ERR(phy->div_clk); | |
378 | } | |
379 | } else { | |
380 | phy->div_clk = ERR_PTR(-ENODEV); | |
57f6ce07 KVA |
381 | } |
382 | ||
918ee0d2 RQ |
383 | control_node = of_parse_phandle(node, "ctrl-module", 0); |
384 | if (!control_node) { | |
385 | dev_err(&pdev->dev, "Failed to get control device phandle\n"); | |
386 | return -EINVAL; | |
57f6ce07 | 387 | } |
a70143bb | 388 | |
918ee0d2 RQ |
389 | control_pdev = of_find_device_by_node(control_node); |
390 | if (!control_pdev) { | |
391 | dev_err(&pdev->dev, "Failed to get control device\n"); | |
392 | return -EINVAL; | |
393 | } | |
394 | ||
395 | phy->control_dev = &control_pdev->dev; | |
57f6ce07 | 396 | |
14da699b | 397 | omap_control_phy_power(phy->control_dev, 0); |
57f6ce07 KVA |
398 | |
399 | platform_set_drvdata(pdev, phy); | |
57f6ce07 | 400 | pm_runtime_enable(phy->dev); |
a70143bb | 401 | |
dbc98635 | 402 | generic_phy = devm_phy_create(phy->dev, NULL, &ops); |
a70143bb KVA |
403 | if (IS_ERR(generic_phy)) |
404 | return PTR_ERR(generic_phy); | |
405 | ||
406 | phy_set_drvdata(generic_phy, phy); | |
407 | phy_provider = devm_of_phy_provider_register(phy->dev, | |
408 | of_phy_simple_xlate); | |
409 | if (IS_ERR(phy_provider)) | |
410 | return PTR_ERR(phy_provider); | |
411 | ||
57f6ce07 KVA |
412 | pm_runtime_get(&pdev->dev); |
413 | ||
414 | return 0; | |
415 | } | |
416 | ||
a70143bb | 417 | static int ti_pipe3_remove(struct platform_device *pdev) |
57f6ce07 | 418 | { |
57f6ce07 KVA |
419 | if (!pm_runtime_suspended(&pdev->dev)) |
420 | pm_runtime_put(&pdev->dev); | |
421 | pm_runtime_disable(&pdev->dev); | |
422 | ||
423 | return 0; | |
424 | } | |
425 | ||
7ba37053 | 426 | #ifdef CONFIG_PM |
57f6ce07 | 427 | |
a70143bb | 428 | static int ti_pipe3_runtime_suspend(struct device *dev) |
57f6ce07 | 429 | { |
a70143bb | 430 | struct ti_pipe3 *phy = dev_get_drvdata(dev); |
57f6ce07 | 431 | |
1562864f RQ |
432 | if (!IS_ERR(phy->wkupclk)) |
433 | clk_disable_unprepare(phy->wkupclk); | |
434 | if (!IS_ERR(phy->refclk)) | |
435 | clk_disable_unprepare(phy->refclk); | |
99bbd48c KVA |
436 | if (!IS_ERR(phy->div_clk)) |
437 | clk_disable_unprepare(phy->div_clk); | |
57f6ce07 KVA |
438 | |
439 | return 0; | |
440 | } | |
441 | ||
a70143bb | 442 | static int ti_pipe3_runtime_resume(struct device *dev) |
57f6ce07 KVA |
443 | { |
444 | u32 ret = 0; | |
a70143bb | 445 | struct ti_pipe3 *phy = dev_get_drvdata(dev); |
57f6ce07 | 446 | |
1562864f RQ |
447 | if (!IS_ERR(phy->refclk)) { |
448 | ret = clk_prepare_enable(phy->refclk); | |
449 | if (ret) { | |
450 | dev_err(phy->dev, "Failed to enable refclk %d\n", ret); | |
451 | goto err1; | |
452 | } | |
57f6ce07 KVA |
453 | } |
454 | ||
1562864f RQ |
455 | if (!IS_ERR(phy->wkupclk)) { |
456 | ret = clk_prepare_enable(phy->wkupclk); | |
457 | if (ret) { | |
458 | dev_err(phy->dev, "Failed to enable wkupclk %d\n", ret); | |
459 | goto err2; | |
460 | } | |
57f6ce07 KVA |
461 | } |
462 | ||
99bbd48c KVA |
463 | if (!IS_ERR(phy->div_clk)) { |
464 | ret = clk_prepare_enable(phy->div_clk); | |
465 | if (ret) { | |
466 | dev_err(phy->dev, "Failed to enable div_clk %d\n", ret); | |
467 | goto err3; | |
468 | } | |
469 | } | |
57f6ce07 KVA |
470 | return 0; |
471 | ||
99bbd48c KVA |
472 | err3: |
473 | if (!IS_ERR(phy->wkupclk)) | |
474 | clk_disable_unprepare(phy->wkupclk); | |
475 | ||
57f6ce07 | 476 | err2: |
1562864f RQ |
477 | if (!IS_ERR(phy->refclk)) |
478 | clk_disable_unprepare(phy->refclk); | |
57f6ce07 KVA |
479 | |
480 | err1: | |
481 | return ret; | |
482 | } | |
483 | ||
a70143bb KVA |
484 | static const struct dev_pm_ops ti_pipe3_pm_ops = { |
485 | SET_RUNTIME_PM_OPS(ti_pipe3_runtime_suspend, | |
486 | ti_pipe3_runtime_resume, NULL) | |
57f6ce07 KVA |
487 | }; |
488 | ||
a70143bb | 489 | #define DEV_PM_OPS (&ti_pipe3_pm_ops) |
57f6ce07 KVA |
490 | #else |
491 | #define DEV_PM_OPS NULL | |
492 | #endif | |
493 | ||
494 | #ifdef CONFIG_OF | |
a70143bb | 495 | static const struct of_device_id ti_pipe3_id_table[] = { |
61f54674 RQ |
496 | { |
497 | .compatible = "ti,phy-usb3", | |
498 | .data = dpll_map_usb, | |
499 | }, | |
500 | { | |
501 | .compatible = "ti,omap-usb3", | |
502 | .data = dpll_map_usb, | |
503 | }, | |
504 | { | |
505 | .compatible = "ti,phy-pipe3-sata", | |
506 | .data = dpll_map_sata, | |
507 | }, | |
99bbd48c KVA |
508 | { |
509 | .compatible = "ti,phy-pipe3-pcie", | |
510 | }, | |
57f6ce07 KVA |
511 | {} |
512 | }; | |
a70143bb | 513 | MODULE_DEVICE_TABLE(of, ti_pipe3_id_table); |
57f6ce07 KVA |
514 | #endif |
515 | ||
a70143bb KVA |
516 | static struct platform_driver ti_pipe3_driver = { |
517 | .probe = ti_pipe3_probe, | |
518 | .remove = ti_pipe3_remove, | |
57f6ce07 | 519 | .driver = { |
a70143bb | 520 | .name = "ti-pipe3", |
57f6ce07 | 521 | .pm = DEV_PM_OPS, |
a70143bb | 522 | .of_match_table = of_match_ptr(ti_pipe3_id_table), |
57f6ce07 KVA |
523 | }, |
524 | }; | |
525 | ||
a70143bb | 526 | module_platform_driver(ti_pipe3_driver); |
57f6ce07 | 527 | |
a70143bb | 528 | MODULE_ALIAS("platform: ti_pipe3"); |
57f6ce07 | 529 | MODULE_AUTHOR("Texas Instruments Inc."); |
a70143bb | 530 | MODULE_DESCRIPTION("TI PIPE3 phy driver"); |
57f6ce07 | 531 | MODULE_LICENSE("GPL v2"); |