]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/pinctrl/core.h
pinctrl: core: Add generic pinctrl functions for managing groups
[mirror_ubuntu-artful-kernel.git] / drivers / pinctrl / core.h
CommitLineData
2744e8af
LW
1/*
2 * Core private header for the pin control subsystem
3 *
4 * Copyright (C) 2011 ST-Ericsson SA
5 * Written on behalf of Linaro for ST-Ericsson
6 *
7 * Author: Linus Walleij <linus.walleij@linaro.org>
8 *
9 * License terms: GNU General Public License (GPL) version 2
10 */
11
ab78029e 12#include <linux/kref.h>
57b676f9
SW
13#include <linux/mutex.h>
14#include <linux/radix-tree.h>
ae6b4d85 15#include <linux/pinctrl/pinconf.h>
872acc32 16#include <linux/pinctrl/machine.h>
ae6b4d85
LW
17
18struct pinctrl_gpio_range;
19
2744e8af
LW
20/**
21 * struct pinctrl_dev - pin control class device
22 * @node: node to include this pin controller in the global pin controller list
23 * @desc: the pin controller descriptor supplied when initializing this pin
24 * controller
25 * @pin_desc_tree: each pin descriptor for this pin controller is stored in
26 * this radix tree
c7059c5a
TL
27 * @pin_group_tree: optionally each pin group can be stored in this radix tree
28 * @num_groups: optionally number of groups can be kept here
2744e8af
LW
29 * @gpio_ranges: a list of GPIO ranges that is handled by this pin controller,
30 * ranges are added to this list at runtime
2744e8af
LW
31 * @dev: the device entry for this pin controller
32 * @owner: module providing the pin controller, used for refcounting
33 * @driver_data: driver data for drivers registering to the pin controller
34 * subsystem
46919ae6 35 * @p: result of pinctrl_get() for this device
840a47ba
JD
36 * @hog_default: default state for pins hogged by this device
37 * @hog_sleep: sleep state for pins hogged by this device
99e4f675 38 * @late_init: delayed work for pin controller to finish registration
42fed7ba 39 * @mutex: mutex taken on each pin controller specific action
befe5bdf 40 * @device_root: debugfs root for this device
2744e8af
LW
41 */
42struct pinctrl_dev {
43 struct list_head node;
44 struct pinctrl_desc *desc;
45 struct radix_tree_root pin_desc_tree;
c7059c5a
TL
46 struct radix_tree_root pin_group_tree;
47 unsigned int num_groups;
2744e8af 48 struct list_head gpio_ranges;
51cd24ee 49 struct device *dev;
2744e8af
LW
50 struct module *owner;
51 void *driver_data;
46919ae6 52 struct pinctrl *p;
840a47ba
JD
53 struct pinctrl_state *hog_default;
54 struct pinctrl_state *hog_sleep;
99e4f675 55 struct delayed_work late_init;
42fed7ba 56 struct mutex mutex;
02157160
TL
57#ifdef CONFIG_DEBUG_FS
58 struct dentry *device_root;
59#endif
befe5bdf
LW
60};
61
62/**
63 * struct pinctrl - per-device pin control state holder
64 * @node: global list node
65 * @dev: the device using this pin control handle
6e5e959d
SW
66 * @states: a list of states for this device
67 * @state: the current state
57291ce2
SW
68 * @dt_maps: the mapping table chunks dynamically parsed from device tree for
69 * this device, if any
ab78029e 70 * @users: reference count
befe5bdf
LW
71 */
72struct pinctrl {
73 struct list_head node;
74 struct device *dev;
6e5e959d
SW
75 struct list_head states;
76 struct pinctrl_state *state;
57291ce2 77 struct list_head dt_maps;
ab78029e 78 struct kref users;
6e5e959d
SW
79};
80
81/**
82 * struct pinctrl_state - a pinctrl state for a device
2c9abf80 83 * @node: list node for struct pinctrl's @states field
6e5e959d
SW
84 * @name: the name of this state
85 * @settings: a list of settings for this state
86 */
87struct pinctrl_state {
88 struct list_head node;
89 const char *name;
7ecdb16f
SW
90 struct list_head settings;
91};
92
1e2082b5
SW
93/**
94 * struct pinctrl_setting_mux - setting data for MAP_TYPE_MUX_GROUP
95 * @group: the group selector to program
96 * @func: the function selector to program
97 */
98struct pinctrl_setting_mux {
99 unsigned group;
100 unsigned func;
101};
102
103/**
104 * struct pinctrl_setting_configs - setting data for MAP_TYPE_CONFIGS_*
105 * @group_or_pin: the group selector or pin ID to program
106 * @configs: a pointer to an array of config parameters/values to program into
107 * hardware. Each individual pin controller defines the format and meaning
108 * of config parameters.
109 * @num_configs: the number of entries in array @configs
110 */
111struct pinctrl_setting_configs {
112 unsigned group_or_pin;
113 unsigned long *configs;
114 unsigned num_configs;
115};
116
7ecdb16f 117/**
872acc32 118 * struct pinctrl_setting - an individual mux or config setting
6e5e959d 119 * @node: list node for struct pinctrl_settings's @settings field
1e2082b5 120 * @type: the type of setting
57291ce2
SW
121 * @pctldev: pin control device handling to be programmed. Not used for
122 * PIN_MAP_TYPE_DUMMY_STATE.
1a78958d 123 * @dev_name: the name of the device using this state
1e2082b5 124 * @data: Data specific to the setting type
7ecdb16f
SW
125 */
126struct pinctrl_setting {
127 struct list_head node;
1e2082b5 128 enum pinctrl_map_type type;
befe5bdf 129 struct pinctrl_dev *pctldev;
1a78958d 130 const char *dev_name;
1e2082b5
SW
131 union {
132 struct pinctrl_setting_mux mux;
133 struct pinctrl_setting_configs configs;
134 } data;
2744e8af
LW
135};
136
137/**
138 * struct pin_desc - pin descriptor for each physical pin in the arch
139 * @pctldev: corresponding pin control device
140 * @name: a name for the pin, e.g. the name of the pin/pad/finger on a
141 * datasheet or such
ca53c5f1 142 * @dynamic_name: if the name of this pin was dynamically allocated
cd8f61f1 143 * @drv_data: driver-defined per-pin data. pinctrl core does not touch this
652162d4 144 * @mux_usecount: If zero, the pin is not claimed, and @owner should be NULL.
0e3db173
SW
145 * If non-zero, this pin is claimed by @owner. This field is an integer
146 * rather than a boolean, since pinctrl_get() might process multiple
147 * mapping table entries that refer to, and hence claim, the same group
148 * or pin, and each of these will increment the @usecount.
652162d4 149 * @mux_owner: The name of device that called pinctrl_get().
ba110d90 150 * @mux_setting: The most recent selected mux setting for this pin, if any.
652162d4
SW
151 * @gpio_owner: If pinctrl_request_gpio() was called for this pin, this is
152 * the name of the GPIO that "owns" this pin.
2744e8af
LW
153 */
154struct pin_desc {
155 struct pinctrl_dev *pctldev;
9af1e44f 156 const char *name;
ca53c5f1 157 bool dynamic_name;
cd8f61f1 158 void *drv_data;
2744e8af
LW
159 /* These fields only added when supporting pinmux drivers */
160#ifdef CONFIG_PINMUX
652162d4
SW
161 unsigned mux_usecount;
162 const char *mux_owner;
ba110d90 163 const struct pinctrl_setting_mux *mux_setting;
652162d4 164 const char *gpio_owner;
2744e8af
LW
165#endif
166};
167
c7059c5a
TL
168/**
169 * struct group_desc - generic pin group descriptor
170 * @name: name of the pin group
171 * @pins: array of pins that belong to the group
172 * @num_pins: number of pins in the group
173 * @data: pin controller driver specific data
174 */
175struct group_desc {
176 const char *name;
177 int *pins;
178 int num_pins;
179 void *data;
180};
181
6f9e41f4
LM
182/**
183 * struct pinctrl_maps - a list item containing part of the mapping table
184 * @node: mapping table list node
185 * @maps: array of mapping table entries
186 * @num_maps: the number of entries in @maps
187 */
188struct pinctrl_maps {
189 struct list_head node;
190 struct pinctrl_map const *maps;
191 unsigned num_maps;
192};
193
c7059c5a
TL
194#ifdef CONFIG_GENERIC_PINCTRL
195
196int pinctrl_generic_get_group_count(struct pinctrl_dev *pctldev);
197
198const char *pinctrl_generic_get_group_name(struct pinctrl_dev *pctldev,
199 unsigned int group_selector);
200
201int pinctrl_generic_get_group_pins(struct pinctrl_dev *pctldev,
202 unsigned int group_selector,
203 const unsigned int **pins,
204 unsigned int *npins);
205
206struct group_desc *pinctrl_generic_get_group(struct pinctrl_dev *pctldev,
207 unsigned int group_selector);
208
209int pinctrl_generic_add_group(struct pinctrl_dev *pctldev, const char *name,
210 int *gpins, int ngpins, void *data);
211
212int pinctrl_generic_remove_group(struct pinctrl_dev *pctldev,
213 unsigned int group_selector);
214
215static inline int
216pinctrl_generic_remove_last_group(struct pinctrl_dev *pctldev)
217{
218 return pinctrl_generic_remove_group(pctldev, pctldev->num_groups - 1);
219}
220
221#endif /* CONFIG_GENERIC_PINCTRL */
222
9dfac4fd 223struct pinctrl_dev *get_pinctrl_dev_from_devname(const char *dev_name);
42fed7ba 224struct pinctrl_dev *get_pinctrl_dev_from_of_node(struct device_node *np);
ae6b4d85 225int pin_get_from_name(struct pinctrl_dev *pctldev, const char *name);
dcb5dbc3 226const char *pin_get_name(struct pinctrl_dev *pctldev, const unsigned pin);
7afde8ba
LW
227int pinctrl_get_group_selector(struct pinctrl_dev *pctldev,
228 const char *pin_group);
2304b473
SW
229
230static inline struct pin_desc *pin_desc_get(struct pinctrl_dev *pctldev,
231 unsigned int pin)
232{
233 return radix_tree_lookup(&pctldev->pin_desc_tree, pin);
234}
57b676f9 235
b18537cd
JE
236extern struct pinctrl_gpio_range *
237pinctrl_find_gpio_range_from_pin_nolock(struct pinctrl_dev *pctldev,
238 unsigned int pin);
239
57291ce2 240int pinctrl_register_map(struct pinctrl_map const *maps, unsigned num_maps,
c5272a28 241 bool dup);
57291ce2
SW
242void pinctrl_unregister_map(struct pinctrl_map const *map);
243
840a47ba
JD
244extern int pinctrl_force_sleep(struct pinctrl_dev *pctldev);
245extern int pinctrl_force_default(struct pinctrl_dev *pctldev);
246
42fed7ba 247extern struct mutex pinctrl_maps_mutex;
6f9e41f4
LM
248extern struct list_head pinctrl_maps;
249
250#define for_each_maps(_maps_node_, _i_, _map_) \
251 list_for_each_entry(_maps_node_, &pinctrl_maps, node) \
252 for (_i_ = 0, _map_ = &_maps_node_->maps[_i_]; \
253 _i_ < _maps_node_->num_maps; \
254 _i_++, _map_ = &_maps_node_->maps[_i_])