]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/pinctrl/qcom/pinctrl-ipq8074.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag '9p-for-5.3' of git://github.com/martinetd/linux
[mirror_ubuntu-jammy-kernel.git] / drivers / pinctrl / qcom / pinctrl-ipq8074.c
CommitLineData
97fb5e8d 1// SPDX-License-Identifier: GPL-2.0-only
d2a2c808
VN		 2/*
3 * Copyright (c) 2017, The Linux Foundation. All rights reserved.
d2a2c808
VN		 4 */
5
6#include <linux/module.h>
7#include <linux/of.h>
8#include <linux/platform_device.h>
9#include <linux/pinctrl/pinctrl.h>
10
11#include "pinctrl-msm.h"
12
13#define FUNCTION(fname) \
14 [msm_mux_##fname] = { \
15 .name = #fname, \
16 .groups = fname##_groups, \
17 .ngroups = ARRAY_SIZE(fname##_groups), \
18 }
19
20#define REG_SIZE 0x1000
21#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9) \
22 { \
23 .name = "gpio" #id, \
24 .pins = gpio##id##_pins, \
25 .npins = (unsigned int)ARRAY_SIZE(gpio##id##_pins), \
26 .funcs = (int[]){ \
27 msm_mux_gpio, /* gpio mode */ \
28 msm_mux_##f1, \
29 msm_mux_##f2, \
30 msm_mux_##f3, \
31 msm_mux_##f4, \
32 msm_mux_##f5, \
33 msm_mux_##f6, \
34 msm_mux_##f7, \
35 msm_mux_##f8, \
36 msm_mux_##f9 \
37 }, \
38 .nfuncs = 10, \
39 .ctl_reg = REG_SIZE * id, \
40 .io_reg = 0x4 + REG_SIZE * id, \
41 .intr_cfg_reg = 0x8 + REG_SIZE * id, \
42 .intr_status_reg = 0xc + REG_SIZE * id, \
43 .intr_target_reg = 0x8 + REG_SIZE * id, \
44 .mux_bit = 2, \
45 .pull_bit = 0, \
46 .drv_bit = 6, \
47 .oe_bit = 9, \
48 .in_bit = 0, \
49 .out_bit = 1, \
50 .intr_enable_bit = 0, \
51 .intr_status_bit = 0, \
52 .intr_target_bit = 5, \
53 .intr_raw_status_bit = 4, \
54 .intr_polarity_bit = 1, \
55 .intr_detection_bit = 2, \
56 .intr_detection_width = 2, \
57 }
58
59static const struct pinctrl_pin_desc ipq8074_pins[] = {
60 PINCTRL_PIN(0, "GPIO_0"),
61 PINCTRL_PIN(1, "GPIO_1"),
62 PINCTRL_PIN(2, "GPIO_2"),
63 PINCTRL_PIN(3, "GPIO_3"),
64 PINCTRL_PIN(4, "GPIO_4"),
65 PINCTRL_PIN(5, "GPIO_5"),
66 PINCTRL_PIN(6, "GPIO_6"),
67 PINCTRL_PIN(7, "GPIO_7"),
68 PINCTRL_PIN(8, "GPIO_8"),
69 PINCTRL_PIN(9, "GPIO_9"),
70 PINCTRL_PIN(10, "GPIO_10"),
71 PINCTRL_PIN(11, "GPIO_11"),
72 PINCTRL_PIN(12, "GPIO_12"),
73 PINCTRL_PIN(13, "GPIO_13"),
74 PINCTRL_PIN(14, "GPIO_14"),
75 PINCTRL_PIN(15, "GPIO_15"),
76 PINCTRL_PIN(16, "GPIO_16"),
77 PINCTRL_PIN(17, "GPIO_17"),
78 PINCTRL_PIN(18, "GPIO_18"),
79 PINCTRL_PIN(19, "GPIO_19"),
80 PINCTRL_PIN(20, "GPIO_20"),
81 PINCTRL_PIN(21, "GPIO_21"),
82 PINCTRL_PIN(22, "GPIO_22"),
83 PINCTRL_PIN(23, "GPIO_23"),
84 PINCTRL_PIN(24, "GPIO_24"),
85 PINCTRL_PIN(25, "GPIO_25"),
86 PINCTRL_PIN(26, "GPIO_26"),
87 PINCTRL_PIN(27, "GPIO_27"),
88 PINCTRL_PIN(28, "GPIO_28"),
89 PINCTRL_PIN(29, "GPIO_29"),
90 PINCTRL_PIN(30, "GPIO_30"),
91 PINCTRL_PIN(31, "GPIO_31"),
92 PINCTRL_PIN(32, "GPIO_32"),
93 PINCTRL_PIN(33, "GPIO_33"),
94 PINCTRL_PIN(34, "GPIO_34"),
95 PINCTRL_PIN(35, "GPIO_35"),
96 PINCTRL_PIN(36, "GPIO_36"),
97 PINCTRL_PIN(37, "GPIO_37"),
98 PINCTRL_PIN(38, "GPIO_38"),
99 PINCTRL_PIN(39, "GPIO_39"),
100 PINCTRL_PIN(40, "GPIO_40"),
101 PINCTRL_PIN(41, "GPIO_41"),
102 PINCTRL_PIN(42, "GPIO_42"),
103 PINCTRL_PIN(43, "GPIO_43"),
104 PINCTRL_PIN(44, "GPIO_44"),
105 PINCTRL_PIN(45, "GPIO_45"),
106 PINCTRL_PIN(46, "GPIO_46"),
107 PINCTRL_PIN(47, "GPIO_47"),
108 PINCTRL_PIN(48, "GPIO_48"),
109 PINCTRL_PIN(49, "GPIO_49"),
110 PINCTRL_PIN(50, "GPIO_50"),
111 PINCTRL_PIN(51, "GPIO_51"),
112 PINCTRL_PIN(52, "GPIO_52"),
113 PINCTRL_PIN(53, "GPIO_53"),
114 PINCTRL_PIN(54, "GPIO_54"),
115 PINCTRL_PIN(55, "GPIO_55"),
116 PINCTRL_PIN(56, "GPIO_56"),
117 PINCTRL_PIN(57, "GPIO_57"),
118 PINCTRL_PIN(58, "GPIO_58"),
119 PINCTRL_PIN(59, "GPIO_59"),
120 PINCTRL_PIN(60, "GPIO_60"),
121 PINCTRL_PIN(61, "GPIO_61"),
122 PINCTRL_PIN(62, "GPIO_62"),
123 PINCTRL_PIN(63, "GPIO_63"),
124 PINCTRL_PIN(64, "GPIO_64"),
125 PINCTRL_PIN(65, "GPIO_65"),
126 PINCTRL_PIN(66, "GPIO_66"),
127 PINCTRL_PIN(67, "GPIO_67"),
128 PINCTRL_PIN(68, "GPIO_68"),
129 PINCTRL_PIN(69, "GPIO_69"),
130};
131
132#define DECLARE_MSM_GPIO_PINS(pin) \
133 static const unsigned int gpio##pin##_pins[] = { pin }
134DECLARE_MSM_GPIO_PINS(0);
135DECLARE_MSM_GPIO_PINS(1);
136DECLARE_MSM_GPIO_PINS(2);
137DECLARE_MSM_GPIO_PINS(3);
138DECLARE_MSM_GPIO_PINS(4);
139DECLARE_MSM_GPIO_PINS(5);
140DECLARE_MSM_GPIO_PINS(6);
141DECLARE_MSM_GPIO_PINS(7);
142DECLARE_MSM_GPIO_PINS(8);
143DECLARE_MSM_GPIO_PINS(9);
144DECLARE_MSM_GPIO_PINS(10);
145DECLARE_MSM_GPIO_PINS(11);
146DECLARE_MSM_GPIO_PINS(12);
147DECLARE_MSM_GPIO_PINS(13);
148DECLARE_MSM_GPIO_PINS(14);
149DECLARE_MSM_GPIO_PINS(15);
150DECLARE_MSM_GPIO_PINS(16);
151DECLARE_MSM_GPIO_PINS(17);
152DECLARE_MSM_GPIO_PINS(18);
153DECLARE_MSM_GPIO_PINS(19);
154DECLARE_MSM_GPIO_PINS(20);
155DECLARE_MSM_GPIO_PINS(21);
156DECLARE_MSM_GPIO_PINS(22);
157DECLARE_MSM_GPIO_PINS(23);
158DECLARE_MSM_GPIO_PINS(24);
159DECLARE_MSM_GPIO_PINS(25);
160DECLARE_MSM_GPIO_PINS(26);
161DECLARE_MSM_GPIO_PINS(27);
162DECLARE_MSM_GPIO_PINS(28);
163DECLARE_MSM_GPIO_PINS(29);
164DECLARE_MSM_GPIO_PINS(30);
165DECLARE_MSM_GPIO_PINS(31);
166DECLARE_MSM_GPIO_PINS(32);
167DECLARE_MSM_GPIO_PINS(33);
168DECLARE_MSM_GPIO_PINS(34);
169DECLARE_MSM_GPIO_PINS(35);
170DECLARE_MSM_GPIO_PINS(36);
171DECLARE_MSM_GPIO_PINS(37);
172DECLARE_MSM_GPIO_PINS(38);
173DECLARE_MSM_GPIO_PINS(39);
174DECLARE_MSM_GPIO_PINS(40);
175DECLARE_MSM_GPIO_PINS(41);
176DECLARE_MSM_GPIO_PINS(42);
177DECLARE_MSM_GPIO_PINS(43);
178DECLARE_MSM_GPIO_PINS(44);
179DECLARE_MSM_GPIO_PINS(45);
180DECLARE_MSM_GPIO_PINS(46);
181DECLARE_MSM_GPIO_PINS(47);
182DECLARE_MSM_GPIO_PINS(48);
183DECLARE_MSM_GPIO_PINS(49);
184DECLARE_MSM_GPIO_PINS(50);
185DECLARE_MSM_GPIO_PINS(51);
186DECLARE_MSM_GPIO_PINS(52);
187DECLARE_MSM_GPIO_PINS(53);
188DECLARE_MSM_GPIO_PINS(54);
189DECLARE_MSM_GPIO_PINS(55);
190DECLARE_MSM_GPIO_PINS(56);
191DECLARE_MSM_GPIO_PINS(57);
192DECLARE_MSM_GPIO_PINS(58);
193DECLARE_MSM_GPIO_PINS(59);
194DECLARE_MSM_GPIO_PINS(60);
195DECLARE_MSM_GPIO_PINS(61);
196DECLARE_MSM_GPIO_PINS(62);
197DECLARE_MSM_GPIO_PINS(63);
198DECLARE_MSM_GPIO_PINS(64);
199DECLARE_MSM_GPIO_PINS(65);
200DECLARE_MSM_GPIO_PINS(66);
201DECLARE_MSM_GPIO_PINS(67);
202DECLARE_MSM_GPIO_PINS(68);
203DECLARE_MSM_GPIO_PINS(69);
204
205enum ipq8074_functions {
206 msm_mux_atest_char,
207 msm_mux_atest_char0,
208 msm_mux_atest_char1,
209 msm_mux_atest_char2,
210 msm_mux_atest_char3,
211 msm_mux_audio_rxbclk,
212 msm_mux_audio_rxd,
213 msm_mux_audio_rxfsync,
214 msm_mux_audio_rxmclk,
215 msm_mux_audio_txbclk,
216 msm_mux_audio_txd,
217 msm_mux_audio_txfsync,
218 msm_mux_audio_txmclk,
219 msm_mux_blsp0_i2c,
220 msm_mux_blsp0_spi,
221 msm_mux_blsp0_uart,
222 msm_mux_blsp1_i2c,
223 msm_mux_blsp1_spi,
224 msm_mux_blsp1_uart,
225 msm_mux_blsp2_i2c,
226 msm_mux_blsp2_spi,
227 msm_mux_blsp2_uart,
228 msm_mux_blsp3_i2c,
229 msm_mux_blsp3_spi,
230 msm_mux_blsp3_spi0,
231 msm_mux_blsp3_spi1,
232 msm_mux_blsp3_spi2,
233 msm_mux_blsp3_spi3,
234 msm_mux_blsp3_uart,
235 msm_mux_blsp4_i2c0,
236 msm_mux_blsp4_i2c1,
237 msm_mux_blsp4_spi0,
238 msm_mux_blsp4_spi1,
239 msm_mux_blsp4_uart0,
240 msm_mux_blsp4_uart1,
241 msm_mux_blsp5_i2c,
242 msm_mux_blsp5_spi,
243 msm_mux_blsp5_uart,
244 msm_mux_burn0,
245 msm_mux_burn1,
246 msm_mux_cri_trng,
247 msm_mux_cri_trng0,
248 msm_mux_cri_trng1,
249 msm_mux_cxc0,
250 msm_mux_cxc1,
251 msm_mux_dbg_out,
252 msm_mux_gcc_plltest,
253 msm_mux_gcc_tlmm,
254 msm_mux_gpio,
255 msm_mux_ldo_en,
256 msm_mux_ldo_update,
257 msm_mux_led0,
258 msm_mux_led1,
259 msm_mux_led2,
260 msm_mux_mac0_sa0,
261 msm_mux_mac0_sa1,
262 msm_mux_mac1_sa0,
263 msm_mux_mac1_sa1,
264 msm_mux_mac1_sa2,
265 msm_mux_mac1_sa3,
266 msm_mux_mac2_sa0,
267 msm_mux_mac2_sa1,
268 msm_mux_mdc,
269 msm_mux_mdio,
270 msm_mux_pcie0_clk,
271 msm_mux_pcie0_rst,
272 msm_mux_pcie0_wake,
273 msm_mux_pcie1_clk,
274 msm_mux_pcie1_rst,
275 msm_mux_pcie1_wake,
276 msm_mux_pcm_drx,
277 msm_mux_pcm_dtx,
278 msm_mux_pcm_fsync,
279 msm_mux_pcm_pclk,
280 msm_mux_pcm_zsi0,
281 msm_mux_pcm_zsi1,
282 msm_mux_prng_rosc,
283 msm_mux_pta1_0,
284 msm_mux_pta1_1,
285 msm_mux_pta1_2,
286 msm_mux_pta2_0,
287 msm_mux_pta2_1,
288 msm_mux_pta2_2,
289 msm_mux_pwm0,
290 msm_mux_pwm1,
291 msm_mux_pwm2,
292 msm_mux_pwm3,
293 msm_mux_qdss_cti_trig_in_a0,
294 msm_mux_qdss_cti_trig_in_a1,
295 msm_mux_qdss_cti_trig_in_b0,
296 msm_mux_qdss_cti_trig_in_b1,
297 msm_mux_qdss_cti_trig_out_a0,
298 msm_mux_qdss_cti_trig_out_a1,
299 msm_mux_qdss_cti_trig_out_b0,
300 msm_mux_qdss_cti_trig_out_b1,
301 msm_mux_qdss_traceclk_a,
302 msm_mux_qdss_traceclk_b,
303 msm_mux_qdss_tracectl_a,
304 msm_mux_qdss_tracectl_b,
305 msm_mux_qdss_tracedata_a,
306 msm_mux_qdss_tracedata_b,
307 msm_mux_qpic,
308 msm_mux_rx0,
309 msm_mux_rx1,
310 msm_mux_rx2,
311 msm_mux_sd_card,
312 msm_mux_sd_write,
313 msm_mux_tsens_max,
314 msm_mux_wci2a,
315 msm_mux_wci2b,
316 msm_mux_wci2c,
317 msm_mux_wci2d,
318 msm_mux_NA,
319};
320
321static const char * const qpic_groups[] = {
322 "gpio0", /* LCD_TE */
323 "gpio1", /* BUSY_N */
324 "gpio2", /* LCD_RS_N */
325 "gpio3", /* WE_N */
326 "gpio4", /* OE_N */
327 "gpio5", /* DATA[0] */
328 "gpio6", /* DATA[1] */
329 "gpio7", /* DATA[2] */
330 "gpio8", /* DATA[3] */
331 "gpio9", /* CS_CSR_LCD */
332 "gpio10", /* CLE */
333 "gpio11", /* NAND_CS_N */
334 "gpio12", /* DATA[4] */
335 "gpio13", /* DATA[5] */
336 "gpio14", /* DATA[6] */
337 "gpio15", /* DATA[7] */
338 "gpio16", /* DATA[8] */
339 "gpio17", /* ALE */
340};
341
342static const char * const blsp5_i2c_groups[] = {
343 "gpio0", "gpio2",
344};
345
346static const char * const blsp5_spi_groups[] = {
347 "gpio0", "gpio2", "gpio9", "gpio16",
348};
349
350static const char * const wci2a_groups[] = {
351 "gpio0", "gpio2",
352};
353
354static const char * const blsp3_spi3_groups[] = {
355 "gpio0", "gpio2", "gpio9",
356};
357
358static const char * const burn0_groups[] = {
359 "gpio0",
360};
361
362static const char * const pcm_zsi0_groups[] = {
363 "gpio1",
364};
365
366static const char * const blsp5_uart_groups[] = {
367 "gpio0", "gpio2", "gpio9", "gpio16",
368};
369
370static const char * const mac1_sa2_groups[] = {
371 "gpio1", "gpio11",
372};
373
374static const char * const blsp3_spi0_groups[] = {
375 "gpio1", "gpio3", "gpio4",
376};
377
378static const char * const burn1_groups[] = {
379 "gpio1",
380};
381
382static const char * const mac0_sa1_groups[] = {
383 "gpio3", "gpio4",
384};
385
386static const char * const qdss_cti_trig_out_b0_groups[] = {
387 "gpio3",
388};
389
390static const char * const qdss_cti_trig_in_b0_groups[] = {
391 "gpio4",
392};
393
394static const char * const blsp4_uart0_groups[] = {
395 "gpio5", "gpio6", "gpio7", "gpio8",
396};
397
398static const char * const blsp4_i2c0_groups[] = {
399 "gpio5", "gpio6",
400};
401
402static const char * const blsp4_spi0_groups[] = {
403 "gpio5", "gpio6", "gpio7", "gpio8",
404};
405
406static const char * const mac2_sa1_groups[] = {
407 "gpio5", "gpio6",
408};
409
410static const char * const qdss_cti_trig_out_b1_groups[] = {
411 "gpio5",
412};
413
414static const char * const qdss_cti_trig_in_b1_groups[] = {
415 "gpio6",
416};
417
418static const char * const cxc0_groups[] = {
419 "gpio9", "gpio16",
420};
421
422static const char * const mac1_sa3_groups[] = {
423 "gpio9", "gpio16",
424};
425
426static const char * const qdss_cti_trig_in_a1_groups[] = {
427 "gpio9",
428};
429
430static const char * const qdss_cti_trig_out_a1_groups[] = {
431 "gpio10",
432};
433
434static const char * const wci2c_groups[] = {
435 "gpio11", "gpio17",
436};
437
438static const char * const qdss_cti_trig_in_a0_groups[] = {
439 "gpio11",
440};
441
442static const char * const qdss_cti_trig_out_a0_groups[] = {
443 "gpio12",
444};
445
446static const char * const qdss_traceclk_b_groups[] = {
447 "gpio14",
448};
449
450static const char * const qdss_tracectl_b_groups[] = {
451 "gpio15",
452};
453
454static const char * const pcm_zsi1_groups[] = {
455 "gpio16",
456};
457
458static const char * const qdss_tracedata_b_groups[] = {
459 "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21", "gpio22",
460 "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28", "gpio29",
461 "gpio30", "gpio31",
462};
463
464static const char * const led0_groups[] = {
465 "gpio18",
466};
467
468static const char * const pwm0_groups[] = {
469 "gpio18", "gpio21", "gpio25", "gpio29", "gpio63",
470};
471
472static const char * const led1_groups[] = {
473 "gpio19",
474};
475
476static const char * const pwm1_groups[] = {
477 "gpio19", "gpio22", "gpio26", "gpio30", "gpio64",
478};
479
480static const char * const led2_groups[] = {
481 "gpio20",
482};
483
484static const char * const pwm2_groups[] = {
485 "gpio20", "gpio23", "gpio27", "gpio31", "gpio66",
486};
487
488static const char * const blsp4_uart1_groups[] = {
489 "gpio21", "gpio22", "gpio23", "gpio24",
490};
491
492static const char * const blsp4_i2c1_groups[] = {
493 "gpio21", "gpio22",
494};
495
496static const char * const blsp4_spi1_groups[] = {
497 "gpio21", "gpio22", "gpio23", "gpio24",
498};
499
500static const char * const wci2d_groups[] = {
501 "gpio21", "gpio22",
502};
503
504static const char * const mac1_sa1_groups[] = {
505 "gpio21", "gpio22",
506};
507
508static const char * const blsp3_spi2_groups[] = {
509 "gpio21", "gpio22", "gpio23",
510};
511
512static const char * const pwm3_groups[] = {
513 "gpio24", "gpio28", "gpio32", "gpio67",
514};
515
516static const char * const audio_txmclk_groups[] = {
517 "gpio25",
518};
519
520static const char * const audio_txbclk_groups[] = {
521 "gpio26",
522};
523
524static const char * const audio_txfsync_groups[] = {
525 "gpio27",
526};
527
528static const char * const audio_txd_groups[] = {
529 "gpio28",
530};
531
532static const char * const audio_rxmclk_groups[] = {
533 "gpio29",
534};
535
536static const char * const atest_char0_groups[] = {
537 "gpio29",
538};
539
540static const char * const audio_rxbclk_groups[] = {
541 "gpio30",
542};
543
544static const char * const atest_char1_groups[] = {
545 "gpio30",
546};
547
548static const char * const audio_rxfsync_groups[] = {
549 "gpio31",
550};
551
552static const char * const atest_char2_groups[] = {
553 "gpio31",
554};
555
556static const char * const audio_rxd_groups[] = {
557 "gpio32",
558};
559
560static const char * const atest_char3_groups[] = {
561 "gpio32",
562};
563
564static const char * const pcm_drx_groups[] = {
565 "gpio33",
566};
567
568static const char * const mac1_sa0_groups[] = {
569 "gpio33", "gpio34",
570};
571
572static const char * const mac0_sa0_groups[] = {
573 "gpio33", "gpio34",
574};
575
576static const char * const pcm_dtx_groups[] = {
577 "gpio34",
578};
579
580static const char * const pcm_fsync_groups[] = {
581 "gpio35",
582};
583
584static const char * const mac2_sa0_groups[] = {
585 "gpio35", "gpio36",
586};
587
588static const char * const qdss_traceclk_a_groups[] = {
589 "gpio35",
590};
591
592static const char * const pcm_pclk_groups[] = {
593 "gpio36",
594};
595
596static const char * const qdss_tracectl_a_groups[] = {
597 "gpio36",
598};
599
600static const char * const atest_char_groups[] = {
601 "gpio37",
602};
603
604static const char * const qdss_tracedata_a_groups[] = {
605 "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42", "gpio43",
606 "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49", "gpio50",
607 "gpio51", "gpio52",
608};
609
610static const char * const blsp0_uart_groups[] = {
611 "gpio38", "gpio39", "gpio40", "gpio41",
612};
613
614static const char * const blsp0_i2c_groups[] = {
615 "gpio38", "gpio39",
616};
617
618static const char * const blsp0_spi_groups[] = {
619 "gpio38", "gpio39", "gpio40", "gpio41",
620};
621
622static const char * const blsp1_uart_groups[] = {
623 "gpio42", "gpio43", "gpio44", "gpio45",
624};
625
626static const char * const blsp1_i2c_groups[] = {
627 "gpio42", "gpio43",
628};
629
630static const char * const blsp1_spi_groups[] = {
631 "gpio42", "gpio43", "gpio44", "gpio45",
632};
633
634static const char * const blsp2_uart_groups[] = {
635 "gpio46", "gpio47", "gpio48", "gpio49",
636};
637
638static const char * const blsp2_i2c_groups[] = {
639 "gpio46", "gpio47",
640};
641
642static const char * const blsp2_spi_groups[] = {
643 "gpio46", "gpio47", "gpio48", "gpio49",
644};
645
646static const char * const blsp3_uart_groups[] = {
647 "gpio50", "gpio51", "gpio52", "gpio53",
648};
649
650static const char * const blsp3_i2c_groups[] = {
651 "gpio50", "gpio51",
652};
653
654static const char * const blsp3_spi_groups[] = {
655 "gpio50", "gpio51", "gpio52", "gpio53",
656};
657
658static const char * const pta2_0_groups[] = {
659 "gpio54",
660};
661
662static const char * const wci2b_groups[] = {
663 "gpio54", "gpio56",
664};
665
666static const char * const cxc1_groups[] = {
667 "gpio54", "gpio56",
668};
669
670static const char * const blsp3_spi1_groups[] = {
671 "gpio54", "gpio55", "gpio56",
672};
673
674static const char * const pta2_1_groups[] = {
675 "gpio55",
676};
677
678static const char * const pta2_2_groups[] = {
679 "gpio56",
680};
681
682static const char * const pcie0_clk_groups[] = {
683 "gpio57",
684};
685
686static const char * const dbg_out_groups[] = {
687 "gpio57",
688};
689
690static const char * const cri_trng0_groups[] = {
691 "gpio57",
692};
693
694static const char * const pcie0_rst_groups[] = {
695 "gpio58",
696};
697
698static const char * const cri_trng1_groups[] = {
699 "gpio58",
700};
701
702static const char * const pcie0_wake_groups[] = {
703 "gpio59",
704};
705
706static const char * const cri_trng_groups[] = {
707 "gpio59",
708};
709
710static const char * const pcie1_clk_groups[] = {
711 "gpio60",
712};
713
714static const char * const rx2_groups[] = {
715 "gpio60",
716};
717
718static const char * const ldo_update_groups[] = {
719 "gpio60",
720};
721
722static const char * const pcie1_rst_groups[] = {
723 "gpio61",
724};
725
726static const char * const ldo_en_groups[] = {
727 "gpio61",
728};
729
730static const char * const pcie1_wake_groups[] = {
731 "gpio62",
732};
733
734static const char * const gcc_plltest_groups[] = {
735 "gpio62", "gpio63",
736};
737
738static const char * const sd_card_groups[] = {
739 "gpio63",
740};
741
742static const char * const pta1_1_groups[] = {
743 "gpio64",
744};
745
746static const char * const rx1_groups[] = {
747 "gpio64",
748};
749
750static const char * const pta1_2_groups[] = {
751 "gpio65",
752};
753
754static const char * const gcc_tlmm_groups[] = {
755 "gpio65",
756};
757
758static const char * const pta1_0_groups[] = {
759 "gpio66",
760};
761
762static const char * const prng_rosc_groups[] = {
763 "gpio66",
764};
765
766static const char * const sd_write_groups[] = {
767 "gpio67",
768};
769
770static const char * const rx0_groups[] = {
771 "gpio67",
772};
773
774static const char * const tsens_max_groups[] = {
775 "gpio67",
776};
777
778static const char * const mdc_groups[] = {
779 "gpio68",
780};
781
782static const char * const mdio_groups[] = {
783 "gpio69",
784};
785
786static const char * const gpio_groups[] = {
787 "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
788 "gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
789 "gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
790 "gpio22", "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28",
791 "gpio29", "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35",
792 "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42",
793 "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49",
794 "gpio50", "gpio51", "gpio52", "gpio53", "gpio54", "gpio55", "gpio56",
795 "gpio57", "gpio58", "gpio59", "gpio60", "gpio61", "gpio62", "gpio63",
796 "gpio64", "gpio65", "gpio66", "gpio67", "gpio68", "gpio69",
797};
798
799static const struct msm_function ipq8074_functions[] = {
800 FUNCTION(atest_char),
801 FUNCTION(atest_char0),
802 FUNCTION(atest_char1),
803 FUNCTION(atest_char2),
804 FUNCTION(atest_char3),
805 FUNCTION(audio_rxbclk),
806 FUNCTION(audio_rxd),
807 FUNCTION(audio_rxfsync),
808 FUNCTION(audio_rxmclk),
809 FUNCTION(audio_txbclk),
810 FUNCTION(audio_txd),
811 FUNCTION(audio_txfsync),
812 FUNCTION(audio_txmclk),
813 FUNCTION(blsp0_i2c),
814 FUNCTION(blsp0_spi),
815 FUNCTION(blsp0_uart),
816 FUNCTION(blsp1_i2c),
817 FUNCTION(blsp1_spi),
818 FUNCTION(blsp1_uart),
819 FUNCTION(blsp2_i2c),
820 FUNCTION(blsp2_spi),
821 FUNCTION(blsp2_uart),
822 FUNCTION(blsp3_i2c),
823 FUNCTION(blsp3_spi),
824 FUNCTION(blsp3_spi0),
825 FUNCTION(blsp3_spi1),
826 FUNCTION(blsp3_spi2),
827 FUNCTION(blsp3_spi3),
828 FUNCTION(blsp3_uart),
829 FUNCTION(blsp4_i2c0),
830 FUNCTION(blsp4_i2c1),
831 FUNCTION(blsp4_spi0),
832 FUNCTION(blsp4_spi1),
833 FUNCTION(blsp4_uart0),
834 FUNCTION(blsp4_uart1),
835 FUNCTION(blsp5_i2c),
836 FUNCTION(blsp5_spi),
837 FUNCTION(blsp5_uart),
838 FUNCTION(burn0),
839 FUNCTION(burn1),
840 FUNCTION(cri_trng),
841 FUNCTION(cri_trng0),
842 FUNCTION(cri_trng1),
843 FUNCTION(cxc0),
844 FUNCTION(cxc1),
845 FUNCTION(dbg_out),
846 FUNCTION(gcc_plltest),
847 FUNCTION(gcc_tlmm),
848 FUNCTION(gpio),
849 FUNCTION(ldo_en),
850 FUNCTION(ldo_update),
851 FUNCTION(led0),
852 FUNCTION(led1),
853 FUNCTION(led2),
854 FUNCTION(mac0_sa0),
855 FUNCTION(mac0_sa1),
856 FUNCTION(mac1_sa0),
857 FUNCTION(mac1_sa1),
858 FUNCTION(mac1_sa2),
859 FUNCTION(mac1_sa3),
860 FUNCTION(mac2_sa0),
861 FUNCTION(mac2_sa1),
862 FUNCTION(mdc),
863 FUNCTION(mdio),
864 FUNCTION(pcie0_clk),
865 FUNCTION(pcie0_rst),
866 FUNCTION(pcie0_wake),
867 FUNCTION(pcie1_clk),
868 FUNCTION(pcie1_rst),
869 FUNCTION(pcie1_wake),
870 FUNCTION(pcm_drx),
871 FUNCTION(pcm_dtx),
872 FUNCTION(pcm_fsync),
873 FUNCTION(pcm_pclk),
874 FUNCTION(pcm_zsi0),
875 FUNCTION(pcm_zsi1),
876 FUNCTION(prng_rosc),
877 FUNCTION(pta1_0),
878 FUNCTION(pta1_1),
879 FUNCTION(pta1_2),
880 FUNCTION(pta2_0),
881 FUNCTION(pta2_1),
882 FUNCTION(pta2_2),
883 FUNCTION(pwm0),
884 FUNCTION(pwm1),
885 FUNCTION(pwm2),
886 FUNCTION(pwm3),
887 FUNCTION(qdss_cti_trig_in_a0),
888 FUNCTION(qdss_cti_trig_in_a1),
889 FUNCTION(qdss_cti_trig_in_b0),
890 FUNCTION(qdss_cti_trig_in_b1),
891 FUNCTION(qdss_cti_trig_out_a0),
892 FUNCTION(qdss_cti_trig_out_a1),
893 FUNCTION(qdss_cti_trig_out_b0),
894 FUNCTION(qdss_cti_trig_out_b1),
895 FUNCTION(qdss_traceclk_a),
896 FUNCTION(qdss_traceclk_b),
897 FUNCTION(qdss_tracectl_a),
898 FUNCTION(qdss_tracectl_b),
899 FUNCTION(qdss_tracedata_a),
900 FUNCTION(qdss_tracedata_b),
901 FUNCTION(qpic),
902 FUNCTION(rx0),
903 FUNCTION(rx1),
904 FUNCTION(rx2),
905 FUNCTION(sd_card),
906 FUNCTION(sd_write),
907 FUNCTION(tsens_max),
908 FUNCTION(wci2a),
909 FUNCTION(wci2b),
910 FUNCTION(wci2c),
911 FUNCTION(wci2d),
912};
913
914static const struct msm_pingroup ipq8074_groups[] = {
915 PINGROUP(0, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,
916 blsp3_spi3, NA, burn0, NA),
917 PINGROUP(1, qpic, pcm_zsi0, mac1_sa2, blsp3_spi0, NA, burn1, NA, NA,
918 NA),
919 PINGROUP(2, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,
920 blsp3_spi3, NA, NA, NA),
921 PINGROUP(3, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_out_b0, NA, NA,
922 NA, NA, NA),
923 PINGROUP(4, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_in_b0, NA, NA,
924 NA, NA, NA),
925 PINGROUP(5, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,
926 qdss_cti_trig_out_b1, NA, NA, NA),
927 PINGROUP(6, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,
928 qdss_cti_trig_in_b1, NA, NA, NA),
929 PINGROUP(7, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),
930 PINGROUP(8, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),
931 PINGROUP(9, qpic, blsp5_uart, blsp5_spi, cxc0, mac1_sa3, blsp3_spi3,
932 qdss_cti_trig_in_a1, NA, NA),
933 PINGROUP(10, qpic, qdss_cti_trig_out_a1, NA, NA, NA, NA, NA, NA,
934 NA),
935 PINGROUP(11, qpic, wci2c, mac1_sa2, qdss_cti_trig_in_a0, NA, NA, NA,
936 NA, NA),
937 PINGROUP(12, qpic, qdss_cti_trig_out_a0, NA, NA, NA, NA, NA, NA,
938 NA),
939 PINGROUP(13, qpic, NA, NA, NA, NA, NA, NA, NA, NA),
940 PINGROUP(14, qpic, qdss_traceclk_b, NA, NA, NA, NA, NA, NA, NA),
941 PINGROUP(15, qpic, qdss_tracectl_b, NA, NA, NA, NA, NA, NA, NA),
942 PINGROUP(16, qpic, blsp5_uart, pcm_zsi1, blsp5_spi, cxc0, mac1_sa3,
943 qdss_tracedata_b, NA, NA),
944 PINGROUP(17, qpic, wci2c, qdss_tracedata_b, NA, NA, NA, NA, NA, NA),
945 PINGROUP(18, led0, pwm0, qdss_tracedata_b, NA, NA, NA, NA, NA, NA),
946 PINGROUP(19, led1, pwm1, NA, qdss_tracedata_b, NA, NA, NA, NA, NA),
947 PINGROUP(20, led2, pwm2, NA, qdss_tracedata_b, NA, NA, NA, NA, NA),
948 PINGROUP(21, pwm0, blsp4_uart1, blsp4_i2c1, blsp4_spi1, wci2d, mac1_sa1,
949 blsp3_spi2, NA, qdss_tracedata_b),
950 PINGROUP(22, pwm1, blsp4_uart1, blsp4_i2c1, blsp4_spi1, wci2d, mac1_sa1,
951 blsp3_spi2, NA, qdss_tracedata_b),
952 PINGROUP(23, pwm2, blsp4_uart1, blsp4_spi1, blsp3_spi2, NA,
953 qdss_tracedata_b, NA, NA, NA),
954 PINGROUP(24, pwm3, blsp4_uart1, blsp4_spi1, NA, qdss_tracedata_b, NA,
955 NA, NA, NA),
956 PINGROUP(25, audio_txmclk, pwm0, NA, qdss_tracedata_b, NA, NA, NA, NA,
957 NA),
958 PINGROUP(26, audio_txbclk, pwm1, NA, qdss_tracedata_b, NA, NA, NA, NA,
959 NA),
960 PINGROUP(27, audio_txfsync, pwm2, NA, qdss_tracedata_b, NA, NA, NA,
961 NA, NA),
962 PINGROUP(28, audio_txd, pwm3, NA, qdss_tracedata_b, NA, NA, NA, NA,
963 NA),
964 PINGROUP(29, audio_rxmclk, pwm0, atest_char0, NA, qdss_tracedata_b,
965 NA, NA, NA, NA),
966 PINGROUP(30, audio_rxbclk, pwm1, atest_char1, NA, qdss_tracedata_b,
967 NA, NA, NA, NA),
968 PINGROUP(31, audio_rxfsync, pwm2, atest_char2, NA, qdss_tracedata_b,
969 NA, NA, NA, NA),
970 PINGROUP(32, audio_rxd, pwm3, atest_char3, NA, NA, NA, NA, NA, NA),
971 PINGROUP(33, pcm_drx, mac1_sa0, mac0_sa0, NA, NA, NA, NA, NA, NA),
972 PINGROUP(34, pcm_dtx, mac1_sa0, mac0_sa0, NA, NA, NA, NA, NA, NA),
973 PINGROUP(35, pcm_fsync, mac2_sa0, qdss_traceclk_a, NA, NA, NA, NA, NA, NA),
974 PINGROUP(36, pcm_pclk, mac2_sa0, NA, qdss_tracectl_a, NA, NA, NA, NA, NA),
975 PINGROUP(37, atest_char, NA, qdss_tracedata_a, NA, NA, NA, NA, NA, NA),
976 PINGROUP(38, blsp0_uart, blsp0_i2c, blsp0_spi, NA, qdss_tracedata_a,
977 NA, NA, NA, NA),
978 PINGROUP(39, blsp0_uart, blsp0_i2c, blsp0_spi, NA, qdss_tracedata_a,
979 NA, NA, NA, NA),
980 PINGROUP(40, blsp0_uart, blsp0_spi, NA, qdss_tracedata_a, NA, NA, NA,
981 NA, NA),
982 PINGROUP(41, blsp0_uart, blsp0_spi, NA, qdss_tracedata_a, NA, NA, NA,
983 NA, NA),
984 PINGROUP(42, blsp1_uart, blsp1_i2c, blsp1_spi, NA, qdss_tracedata_a,
985 NA, NA, NA, NA),
986 PINGROUP(43, blsp1_uart, blsp1_i2c, blsp1_spi, NA, qdss_tracedata_a,
987 NA, NA, NA, NA),
988 PINGROUP(44, blsp1_uart, blsp1_spi, NA, qdss_tracedata_a, NA, NA, NA,
989 NA, NA),
990 PINGROUP(45, blsp1_uart, blsp1_spi, qdss_tracedata_a, NA, NA, NA, NA,
991 NA, NA),
992 PINGROUP(46, blsp2_uart, blsp2_i2c, blsp2_spi, qdss_tracedata_a, NA,
993 NA, NA, NA, NA),
994 PINGROUP(47, blsp2_uart, blsp2_i2c, blsp2_spi, NA, qdss_tracedata_a,
995 NA, NA, NA, NA),
996 PINGROUP(48, blsp2_uart, blsp2_spi, NA, qdss_tracedata_a, NA, NA, NA,
997 NA, NA),
998 PINGROUP(49, blsp2_uart, blsp2_spi, NA, qdss_tracedata_a, NA, NA, NA,
999 NA, NA),
1000 PINGROUP(50, blsp3_uart, blsp3_i2c, blsp3_spi, NA, qdss_tracedata_a,
1001 NA, NA, NA, NA),
1002 PINGROUP(51, blsp3_uart, blsp3_i2c, blsp3_spi, NA, qdss_tracedata_a,
1003 NA, NA, NA, NA),
1004 PINGROUP(52, blsp3_uart, blsp3_spi, NA, qdss_tracedata_a, NA, NA, NA,
1005 NA, NA),
1006 PINGROUP(53, blsp3_uart, blsp3_spi, NA, NA, NA, NA, NA, NA, NA),
1007 PINGROUP(54, pta2_0, wci2b, cxc1, blsp3_spi1, NA, NA, NA, NA, NA),
1008 PINGROUP(55, pta2_1, blsp3_spi1, NA, NA, NA, NA, NA, NA, NA),
1009 PINGROUP(56, pta2_2, wci2b, cxc1, blsp3_spi1, NA, NA, NA, NA, NA),
1010 PINGROUP(57, pcie0_clk, NA, dbg_out, cri_trng0, NA, NA, NA, NA, NA),
1011 PINGROUP(58, pcie0_rst, NA, cri_trng1, NA, NA, NA, NA, NA, NA),
1012 PINGROUP(59, pcie0_wake, NA, cri_trng, NA, NA, NA, NA, NA, NA),
1013 PINGROUP(60, pcie1_clk, rx2, ldo_update, NA, NA, NA, NA, NA, NA),
1014 PINGROUP(61, pcie1_rst, ldo_en, NA, NA, NA, NA, NA, NA, NA),
1015 PINGROUP(62, pcie1_wake, gcc_plltest, NA, NA, NA, NA, NA, NA, NA),
1016 PINGROUP(63, sd_card, pwm0, NA, gcc_plltest, NA, NA, NA, NA, NA),
1017 PINGROUP(64, pta1_1, pwm1, NA, rx1, NA, NA, NA, NA, NA),
1018 PINGROUP(65, pta1_2, NA, gcc_tlmm, NA, NA, NA, NA, NA, NA),
1019 PINGROUP(66, pta1_0, pwm2, prng_rosc, NA, NA, NA, NA, NA, NA),
1020 PINGROUP(67, sd_write, pwm3, rx0, tsens_max, NA, NA, NA, NA, NA),
1021 PINGROUP(68, mdc, NA, NA, NA, NA, NA, NA, NA, NA),
1022 PINGROUP(69, mdio, NA, NA, NA, NA, NA, NA, NA, NA),
1023};
1024
1025static const struct msm_pinctrl_soc_data ipq8074_pinctrl = {
1026 .pins = ipq8074_pins,
1027 .npins = ARRAY_SIZE(ipq8074_pins),
1028 .functions = ipq8074_functions,
1029 .nfunctions = ARRAY_SIZE(ipq8074_functions),
1030 .groups = ipq8074_groups,
1031 .ngroups = ARRAY_SIZE(ipq8074_groups),
1032 .ngpios = 70,
1033};
1034
1035static int ipq8074_pinctrl_probe(struct platform_device *pdev)
1036{
1037 return msm_pinctrl_probe(pdev, &ipq8074_pinctrl);
1038}
1039
1040static const struct of_device_id ipq8074_pinctrl_of_match[] = {
1041 { .compatible = "qcom,ipq8074-pinctrl", },
1042 { },
1043};
1044
1045static struct platform_driver ipq8074_pinctrl_driver = {
1046 .driver = {
1047 .name = "ipq8074-pinctrl",
1048 .of_match_table = ipq8074_pinctrl_of_match,
1049 },
1050 .probe = ipq8074_pinctrl_probe,
1051 .remove = msm_pinctrl_remove,
1052};
1053
1054static int __init ipq8074_pinctrl_init(void)
1055{
1056 return platform_driver_register(&ipq8074_pinctrl_driver);
1057}
1058arch_initcall(ipq8074_pinctrl_init);
1059
1060static void __exit ipq8074_pinctrl_exit(void)
1061{
1062 platform_driver_unregister(&ipq8074_pinctrl_driver);
1063}
1064module_exit(ipq8074_pinctrl_exit);
1065
1066MODULE_DESCRIPTION("Qualcomm ipq8074 pinctrl driver");
1067MODULE_LICENSE("GPL v2");
1068MODULE_DEVICE_TABLE(of, ipq8074_pinctrl_of_match);
Ubuntu Jammy Linux kernel mirror