]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/s390/cio/qdio_main.c
Merge tag 'hwmon-for-linus-v4.13-rc1' of git://git.kernel.org/pub/scm/linux/kernel...
[mirror_ubuntu-bionic-kernel.git] / drivers / s390 / cio / qdio_main.c
CommitLineData
779e6e1c 1/*
779e6e1c
JG
2 * Linux for s390 qdio support, buffer handling, qdio API and module support.
3 *
a53c8fab 4 * Copyright IBM Corp. 2000, 2008
779e6e1c
JG
5 * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
6 * Jan Glauber <jang@linux.vnet.ibm.com>
7 * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
8 */
9#include <linux/module.h>
10#include <linux/init.h>
11#include <linux/kernel.h>
12#include <linux/timer.h>
13#include <linux/delay.h>
5a0e3ad6 14#include <linux/gfp.h>
104ea556 15#include <linux/io.h>
60063497 16#include <linux/atomic.h>
779e6e1c
JG
17#include <asm/debug.h>
18#include <asm/qdio.h>
3ab121ab 19#include <asm/ipl.h>
779e6e1c
JG
20
21#include "cio.h"
22#include "css.h"
23#include "device.h"
24#include "qdio.h"
25#include "qdio_debug.h"
779e6e1c
JG
26
27MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
28 "Jan Glauber <jang@linux.vnet.ibm.com>");
29MODULE_DESCRIPTION("QDIO base support");
30MODULE_LICENSE("GPL");
31
958c0ba4
JG
32static inline int do_siga_sync(unsigned long schid,
33 unsigned int out_mask, unsigned int in_mask,
34 unsigned int fc)
779e6e1c 35{
958c0ba4
JG
36 register unsigned long __fc asm ("0") = fc;
37 register unsigned long __schid asm ("1") = schid;
779e6e1c
JG
38 register unsigned long out asm ("2") = out_mask;
39 register unsigned long in asm ("3") = in_mask;
40 int cc;
41
42 asm volatile(
43 " siga 0\n"
44 " ipm %0\n"
45 " srl %0,28\n"
46 : "=d" (cc)
47 : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
48 return cc;
49}
50
958c0ba4
JG
51static inline int do_siga_input(unsigned long schid, unsigned int mask,
52 unsigned int fc)
779e6e1c 53{
958c0ba4
JG
54 register unsigned long __fc asm ("0") = fc;
55 register unsigned long __schid asm ("1") = schid;
779e6e1c
JG
56 register unsigned long __mask asm ("2") = mask;
57 int cc;
58
59 asm volatile(
60 " siga 0\n"
61 " ipm %0\n"
62 " srl %0,28\n"
63 : "=d" (cc)
1549d13f 64 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc");
779e6e1c
JG
65 return cc;
66}
67
68/**
69 * do_siga_output - perform SIGA-w/wt function
70 * @schid: subchannel id or in case of QEBSM the subchannel token
71 * @mask: which output queues to process
72 * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
73 * @fc: function code to perform
74 *
1549d13f 75 * Returns condition code.
779e6e1c
JG
76 * Note: For IQDC unicast queues only the highest priority queue is processed.
77 */
78static inline int do_siga_output(unsigned long schid, unsigned long mask,
104ea556 79 unsigned int *bb, unsigned int fc,
80 unsigned long aob)
779e6e1c
JG
81{
82 register unsigned long __fc asm("0") = fc;
83 register unsigned long __schid asm("1") = schid;
84 register unsigned long __mask asm("2") = mask;
104ea556 85 register unsigned long __aob asm("3") = aob;
1549d13f 86 int cc;
779e6e1c
JG
87
88 asm volatile(
89 " siga 0\n"
1549d13f 90 " ipm %0\n"
779e6e1c 91 " srl %0,28\n"
1549d13f
JG
92 : "=d" (cc), "+d" (__fc), "+d" (__aob)
93 : "d" (__schid), "d" (__mask)
94 : "cc");
95 *bb = __fc >> 31;
779e6e1c
JG
96 return cc;
97}
98
99static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
100{
779e6e1c
JG
101 /* all done or next buffer state different */
102 if (ccq == 0 || ccq == 32)
103 return 0;
25f269f1
JG
104 /* no buffer processed */
105 if (ccq == 97)
779e6e1c 106 return 1;
25f269f1
JG
107 /* not all buffers processed */
108 if (ccq == 96)
109 return 2;
779e6e1c 110 /* notify devices immediately */
22f99347 111 DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
779e6e1c
JG
112 return -EIO;
113}
114
115/**
116 * qdio_do_eqbs - extract buffer states for QEBSM
117 * @q: queue to manipulate
118 * @state: state of the extracted buffers
119 * @start: buffer number to start at
120 * @count: count of buffers to examine
50f769df 121 * @auto_ack: automatically acknowledge buffers
779e6e1c 122 *
73ac36ea 123 * Returns the number of successfully extracted equal buffer states.
779e6e1c
JG
124 * Stops processing if a state is different from the last buffers state.
125 */
126static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
50f769df 127 int start, int count, int auto_ack)
779e6e1c 128{
25f269f1 129 int rc, tmp_count = count, tmp_start = start, nr = q->nr, retried = 0;
779e6e1c 130 unsigned int ccq = 0;
779e6e1c 131
6486cda6 132 qperf_inc(q, eqbs);
779e6e1c
JG
133
134 if (!q->is_input_q)
135 nr += q->irq_ptr->nr_input_qs;
136again:
50f769df
JG
137 ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
138 auto_ack);
779e6e1c 139 rc = qdio_check_ccq(q, ccq);
25f269f1
JG
140 if (!rc)
141 return count - tmp_count;
22f99347 142
779e6e1c 143 if (rc == 1) {
22f99347 144 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
779e6e1c
JG
145 goto again;
146 }
147
25f269f1 148 if (rc == 2) {
25f269f1
JG
149 qperf_inc(q, eqbs_partial);
150 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS part:%02x",
151 tmp_count);
152 /*
153 * Retry once, if that fails bail out and process the
154 * extracted buffers before trying again.
155 */
156 if (!retried++)
157 goto again;
158 else
159 return count - tmp_count;
779e6e1c 160 }
25f269f1
JG
161
162 DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
163 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
1549d13f 164 q->handler(q->irq_ptr->cdev, QDIO_ERROR_GET_BUF_STATE,
7b3cc67d 165 q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
25f269f1 166 return 0;
779e6e1c
JG
167}
168
169/**
170 * qdio_do_sqbs - set buffer states for QEBSM
171 * @q: queue to manipulate
172 * @state: new state of the buffers
173 * @start: first buffer number to change
174 * @count: how many buffers to change
175 *
176 * Returns the number of successfully changed buffers.
177 * Does retrying until the specified count of buffer states is set or an
178 * error occurs.
179 */
180static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
181 int count)
182{
183 unsigned int ccq = 0;
184 int tmp_count = count, tmp_start = start;
185 int nr = q->nr;
186 int rc;
779e6e1c 187
50f769df
JG
188 if (!count)
189 return 0;
6486cda6 190 qperf_inc(q, sqbs);
779e6e1c
JG
191
192 if (!q->is_input_q)
193 nr += q->irq_ptr->nr_input_qs;
194again:
195 ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
196 rc = qdio_check_ccq(q, ccq);
25f269f1 197 if (!rc) {
ce1d8014 198 WARN_ON_ONCE(tmp_count);
25f269f1
JG
199 return count - tmp_count;
200 }
201
202 if (rc == 1 || rc == 2) {
22f99347 203 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
6486cda6 204 qperf_inc(q, sqbs_partial);
779e6e1c
JG
205 goto again;
206 }
25f269f1
JG
207
208 DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
209 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
1549d13f 210 q->handler(q->irq_ptr->cdev, QDIO_ERROR_SET_BUF_STATE,
7b3cc67d 211 q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
25f269f1 212 return 0;
779e6e1c
JG
213}
214
215/* returns number of examined buffers and their common state in *state */
216static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
50f769df 217 unsigned char *state, unsigned int count,
104ea556 218 int auto_ack, int merge_pending)
779e6e1c
JG
219{
220 unsigned char __state = 0;
221 int i;
222
779e6e1c 223 if (is_qebsm(q))
50f769df 224 return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
779e6e1c
JG
225
226 for (i = 0; i < count; i++) {
104ea556 227 if (!__state) {
779e6e1c 228 __state = q->slsb.val[bufnr];
104ea556 229 if (merge_pending && __state == SLSB_P_OUTPUT_PENDING)
230 __state = SLSB_P_OUTPUT_EMPTY;
231 } else if (merge_pending) {
232 if ((q->slsb.val[bufnr] & __state) != __state)
233 break;
234 } else if (q->slsb.val[bufnr] != __state)
779e6e1c
JG
235 break;
236 bufnr = next_buf(bufnr);
237 }
238 *state = __state;
239 return i;
240}
241
60b5df2f
JG
242static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
243 unsigned char *state, int auto_ack)
779e6e1c 244{
104ea556 245 return get_buf_states(q, bufnr, state, 1, auto_ack, 0);
779e6e1c
JG
246}
247
248/* wrap-around safe setting of slsb states, returns number of changed buffers */
249static inline int set_buf_states(struct qdio_q *q, int bufnr,
250 unsigned char state, int count)
251{
252 int i;
253
779e6e1c
JG
254 if (is_qebsm(q))
255 return qdio_do_sqbs(q, state, bufnr, count);
256
257 for (i = 0; i < count; i++) {
258 xchg(&q->slsb.val[bufnr], state);
259 bufnr = next_buf(bufnr);
260 }
261 return count;
262}
263
264static inline int set_buf_state(struct qdio_q *q, int bufnr,
265 unsigned char state)
266{
267 return set_buf_states(q, bufnr, state, 1);
268}
269
270/* set slsb states to initial state */
c4736d96 271static void qdio_init_buf_states(struct qdio_irq *irq_ptr)
779e6e1c
JG
272{
273 struct qdio_q *q;
274 int i;
275
276 for_each_input_queue(irq_ptr, q, i)
277 set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
278 QDIO_MAX_BUFFERS_PER_Q);
279 for_each_output_queue(irq_ptr, q, i)
280 set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
281 QDIO_MAX_BUFFERS_PER_Q);
282}
283
60b5df2f 284static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
779e6e1c
JG
285 unsigned int input)
286{
958c0ba4
JG
287 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
288 unsigned int fc = QDIO_SIGA_SYNC;
779e6e1c
JG
289 int cc;
290
7a0b4cbc 291 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
6486cda6 292 qperf_inc(q, siga_sync);
779e6e1c 293
958c0ba4
JG
294 if (is_qebsm(q)) {
295 schid = q->irq_ptr->sch_token;
296 fc |= QDIO_SIGA_QEBSM_FLAG;
297 }
298
299 cc = do_siga_sync(schid, output, input, fc);
110da317 300 if (unlikely(cc))
22f99347 301 DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
1549d13f 302 return (cc) ? -EIO : 0;
779e6e1c
JG
303}
304
60b5df2f 305static inline int qdio_siga_sync_q(struct qdio_q *q)
779e6e1c
JG
306{
307 if (q->is_input_q)
308 return qdio_siga_sync(q, 0, q->mask);
309 else
310 return qdio_siga_sync(q, q->mask, 0);
311}
312
104ea556 313static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit,
314 unsigned long aob)
779e6e1c 315{
958c0ba4
JG
316 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
317 unsigned int fc = QDIO_SIGA_WRITE;
7a0b4cbc 318 u64 start_time = 0;
be8d97a5 319 int retries = 0, cc;
104ea556 320 unsigned long laob = 0;
321
ec6674c6
EC
322 WARN_ON_ONCE(aob && ((queue_type(q) != QDIO_IQDIO_QFMT) ||
323 !q->u.out.use_cq));
104ea556 324 if (q->u.out.use_cq && aob != 0) {
325 fc = QDIO_SIGA_WRITEQ;
326 laob = aob;
327 }
779e6e1c 328
7a0b4cbc 329 if (is_qebsm(q)) {
779e6e1c 330 schid = q->irq_ptr->sch_token;
958c0ba4 331 fc |= QDIO_SIGA_QEBSM_FLAG;
779e6e1c 332 }
779e6e1c 333again:
104ea556 334 cc = do_siga_output(schid, q->mask, busy_bit, fc, laob);
7a0b4cbc
JG
335
336 /* hipersocket busy condition */
110da317 337 if (unlikely(*busy_bit)) {
be8d97a5 338 retries++;
58eb27cd 339
7a0b4cbc 340 if (!start_time) {
8c071b0f 341 start_time = get_tod_clock_fast();
7a0b4cbc
JG
342 goto again;
343 }
8c071b0f 344 if (get_tod_clock_fast() - start_time < QDIO_BUSY_BIT_PATIENCE)
779e6e1c
JG
345 goto again;
346 }
be8d97a5
JG
347 if (retries) {
348 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr,
349 "%4x cc2 BB1:%1d", SCH_NO(q), q->nr);
350 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "count:%u", retries);
351 }
779e6e1c
JG
352 return cc;
353}
354
355static inline int qdio_siga_input(struct qdio_q *q)
356{
958c0ba4
JG
357 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
358 unsigned int fc = QDIO_SIGA_READ;
779e6e1c
JG
359 int cc;
360
22f99347 361 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
6486cda6 362 qperf_inc(q, siga_read);
779e6e1c 363
958c0ba4
JG
364 if (is_qebsm(q)) {
365 schid = q->irq_ptr->sch_token;
366 fc |= QDIO_SIGA_QEBSM_FLAG;
367 }
368
369 cc = do_siga_input(schid, q->mask, fc);
110da317 370 if (unlikely(cc))
22f99347 371 DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
1549d13f 372 return (cc) ? -EIO : 0;
779e6e1c
JG
373}
374
90adac58
JG
375#define qdio_siga_sync_out(q) qdio_siga_sync(q, ~0U, 0)
376#define qdio_siga_sync_all(q) qdio_siga_sync(q, ~0U, ~0U)
377
378static inline void qdio_sync_queues(struct qdio_q *q)
779e6e1c 379{
90adac58
JG
380 /* PCI capable outbound queues will also be scanned so sync them too */
381 if (pci_out_supported(q))
382 qdio_siga_sync_all(q);
383 else
779e6e1c
JG
384 qdio_siga_sync_q(q);
385}
386
60b5df2f
JG
387int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
388 unsigned char *state)
389{
90adac58
JG
390 if (need_siga_sync(q))
391 qdio_siga_sync_q(q);
104ea556 392 return get_buf_states(q, bufnr, state, 1, 0, 0);
60b5df2f
JG
393}
394
395static inline void qdio_stop_polling(struct qdio_q *q)
779e6e1c 396{
50f769df 397 if (!q->u.in.polling)
779e6e1c 398 return;
50f769df 399
779e6e1c 400 q->u.in.polling = 0;
6486cda6 401 qperf_inc(q, stop_polling);
779e6e1c
JG
402
403 /* show the card that we are not polling anymore */
50f769df 404 if (is_qebsm(q)) {
e85dea0e 405 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
406 q->u.in.ack_count);
407 q->u.in.ack_count = 0;
408 } else
e85dea0e 409 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
779e6e1c
JG
410}
411
92bdae5d 412static inline void account_sbals(struct qdio_q *q, unsigned int count)
d307297f 413{
92bdae5d 414 int pos;
d307297f
JG
415
416 q->q_stats.nr_sbal_total += count;
417 if (count == QDIO_MAX_BUFFERS_MASK) {
418 q->q_stats.nr_sbals[7]++;
419 return;
420 }
92bdae5d 421 pos = ilog2(count);
d307297f
JG
422 q->q_stats.nr_sbals[pos]++;
423}
424
bffbbd2d 425static void process_buffer_error(struct qdio_q *q, int count)
779e6e1c 426{
bffbbd2d
JG
427 unsigned char state = (q->is_input_q) ? SLSB_P_INPUT_NOT_INIT :
428 SLSB_P_OUTPUT_NOT_INIT;
429
1549d13f 430 q->qdio_error = QDIO_ERROR_SLSB_STATE;
50f769df
JG
431
432 /* special handling for no target buffer empty */
433 if ((!q->is_input_q &&
3ec90878 434 (q->sbal[q->first_to_check]->element[15].sflags) == 0x10)) {
6486cda6 435 qperf_inc(q, target_full);
1d7e1500 436 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%02x",
50f769df 437 q->first_to_check);
2768b2de 438 goto set;
50f769df
JG
439 }
440
22f99347
JG
441 DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
442 DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
50f769df 443 DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
22f99347 444 DBF_ERROR("F14:%2x F15:%2x",
3ec90878
JG
445 q->sbal[q->first_to_check]->element[14].sflags,
446 q->sbal[q->first_to_check]->element[15].sflags);
bffbbd2d 447
2768b2de 448set:
bffbbd2d
JG
449 /*
450 * Interrupts may be avoided as long as the error is present
451 * so change the buffer state immediately to avoid starvation.
452 */
453 set_buf_states(q, q->first_to_check, state, count);
50f769df 454}
779e6e1c 455
50f769df
JG
456static inline void inbound_primed(struct qdio_q *q, int count)
457{
458 int new;
459
f83435c4 460 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim:%1d %02x", q->nr, count);
50f769df
JG
461
462 /* for QEBSM the ACK was already set by EQBS */
463 if (is_qebsm(q)) {
464 if (!q->u.in.polling) {
465 q->u.in.polling = 1;
466 q->u.in.ack_count = count;
e85dea0e 467 q->u.in.ack_start = q->first_to_check;
50f769df
JG
468 return;
469 }
470
471 /* delete the previous ACK's */
e85dea0e 472 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
473 q->u.in.ack_count);
474 q->u.in.ack_count = count;
e85dea0e 475 q->u.in.ack_start = q->first_to_check;
50f769df
JG
476 return;
477 }
478
479 /*
480 * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
481 * or by the next inbound run.
482 */
483 new = add_buf(q->first_to_check, count - 1);
484 if (q->u.in.polling) {
485 /* reset the previous ACK but first set the new one */
486 set_buf_state(q, new, SLSB_P_INPUT_ACK);
e85dea0e 487 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
3fdf1e18 488 } else {
50f769df 489 q->u.in.polling = 1;
3fdf1e18 490 set_buf_state(q, new, SLSB_P_INPUT_ACK);
50f769df
JG
491 }
492
e85dea0e 493 q->u.in.ack_start = new;
50f769df
JG
494 count--;
495 if (!count)
496 return;
6541f7b6
JG
497 /* need to change ALL buffers to get more interrupts */
498 set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT, count);
779e6e1c
JG
499}
500
501static int get_inbound_buffer_frontier(struct qdio_q *q)
502{
503 int count, stop;
6fa1098a 504 unsigned char state = 0;
779e6e1c 505
8c071b0f 506 q->timestamp = get_tod_clock_fast();
a2b86019 507
779e6e1c
JG
508 /*
509 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
510 * would return 0.
511 */
512 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
513 stop = add_buf(q->first_to_check, count);
514
779e6e1c
JG
515 if (q->first_to_check == stop)
516 goto out;
517
36e3e721
JG
518 /*
519 * No siga sync here, as a PCI or we after a thin interrupt
520 * already sync'ed the queues.
521 */
104ea556 522 count = get_buf_states(q, q->first_to_check, &state, count, 1, 0);
779e6e1c
JG
523 if (!count)
524 goto out;
525
526 switch (state) {
527 case SLSB_P_INPUT_PRIMED:
50f769df 528 inbound_primed(q, count);
779e6e1c 529 q->first_to_check = add_buf(q->first_to_check, count);
eddf0d5b 530 if (atomic_sub_return(count, &q->nr_buf_used) == 0)
6486cda6 531 qperf_inc(q, inbound_queue_full);
d307297f
JG
532 if (q->irq_ptr->perf_stat_enabled)
533 account_sbals(q, count);
36e3e721 534 break;
779e6e1c 535 case SLSB_P_INPUT_ERROR:
bffbbd2d 536 process_buffer_error(q, count);
779e6e1c
JG
537 q->first_to_check = add_buf(q->first_to_check, count);
538 atomic_sub(count, &q->nr_buf_used);
d307297f
JG
539 if (q->irq_ptr->perf_stat_enabled)
540 account_sbals_error(q, count);
779e6e1c
JG
541 break;
542 case SLSB_CU_INPUT_EMPTY:
543 case SLSB_P_INPUT_NOT_INIT:
544 case SLSB_P_INPUT_ACK:
d307297f
JG
545 if (q->irq_ptr->perf_stat_enabled)
546 q->q_stats.nr_sbal_nop++;
f83435c4
JW
547 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop:%1d %#02x",
548 q->nr, q->first_to_check);
779e6e1c
JG
549 break;
550 default:
ce1d8014 551 WARN_ON_ONCE(1);
779e6e1c
JG
552 }
553out:
779e6e1c
JG
554 return q->first_to_check;
555}
556
60b5df2f 557static int qdio_inbound_q_moved(struct qdio_q *q)
779e6e1c
JG
558{
559 int bufnr;
560
561 bufnr = get_inbound_buffer_frontier(q);
562
1549d13f 563 if (bufnr != q->last_move) {
e85dea0e 564 q->last_move = bufnr;
27d71602 565 if (!is_thinint_irq(q->irq_ptr) && MACHINE_IS_LPAR)
1aae0560 566 q->u.in.timestamp = get_tod_clock();
779e6e1c
JG
567 return 1;
568 } else
569 return 0;
570}
571
9a2c160a 572static inline int qdio_inbound_q_done(struct qdio_q *q)
779e6e1c 573{
9a1ce28a 574 unsigned char state = 0;
779e6e1c
JG
575
576 if (!atomic_read(&q->nr_buf_used))
577 return 1;
578
90adac58
JG
579 if (need_siga_sync(q))
580 qdio_siga_sync_q(q);
50f769df 581 get_buf_state(q, q->first_to_check, &state, 0);
9a2c160a 582
4c52228d 583 if (state == SLSB_P_INPUT_PRIMED || state == SLSB_P_INPUT_ERROR)
9a2c160a 584 /* more work coming */
779e6e1c
JG
585 return 0;
586
9a2c160a
JG
587 if (is_thinint_irq(q->irq_ptr))
588 return 1;
589
590 /* don't poll under z/VM */
591 if (MACHINE_IS_VM)
779e6e1c
JG
592 return 1;
593
594 /*
595 * At this point we know, that inbound first_to_check
596 * has (probably) not moved (see qdio_inbound_processing).
597 */
8c071b0f 598 if (get_tod_clock_fast() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
1d7e1500 599 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%02x",
22f99347 600 q->first_to_check);
779e6e1c 601 return 1;
9a2c160a 602 } else
60b5df2f 603 return 0;
60b5df2f
JG
604}
605
104ea556 606static inline int contains_aobs(struct qdio_q *q)
607{
608 return !q->is_input_q && q->u.out.use_cq;
609}
610
104ea556 611static inline void qdio_handle_aobs(struct qdio_q *q, int start, int count)
612{
613 unsigned char state = 0;
614 int j, b = start;
615
616 if (!contains_aobs(q))
617 return;
618
619 for (j = 0; j < count; ++j) {
620 get_buf_state(q, b, &state, 0);
621 if (state == SLSB_P_OUTPUT_PENDING) {
622 struct qaob *aob = q->u.out.aobs[b];
623 if (aob == NULL)
624 continue;
625
104ea556 626 q->u.out.sbal_state[b].flags |=
627 QDIO_OUTBUF_STATE_FLAG_PENDING;
628 q->u.out.aobs[b] = NULL;
629 } else if (state == SLSB_P_OUTPUT_EMPTY) {
104ea556 630 q->u.out.sbal_state[b].aob = NULL;
631 }
632 b = next_buf(b);
633 }
634}
635
636static inline unsigned long qdio_aob_for_buffer(struct qdio_output_q *q,
637 int bufnr)
638{
639 unsigned long phys_aob = 0;
640
641 if (!q->use_cq)
642 goto out;
643
644 if (!q->aobs[bufnr]) {
645 struct qaob *aob = qdio_allocate_aob();
646 q->aobs[bufnr] = aob;
647 }
648 if (q->aobs[bufnr]) {
104ea556 649 q->sbal_state[bufnr].flags = QDIO_OUTBUF_STATE_FLAG_NONE;
650 q->sbal_state[bufnr].aob = q->aobs[bufnr];
651 q->aobs[bufnr]->user1 = (u64) q->sbal_state[bufnr].user;
652 phys_aob = virt_to_phys(q->aobs[bufnr]);
ce1d8014 653 WARN_ON_ONCE(phys_aob & 0xFF);
104ea556 654 }
655
656out:
657 return phys_aob;
658}
659
60b5df2f 660static void qdio_kick_handler(struct qdio_q *q)
779e6e1c 661{
9c8a08d7
JG
662 int start = q->first_to_kick;
663 int end = q->first_to_check;
664 int count;
779e6e1c
JG
665
666 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
667 return;
668
9c8a08d7
JG
669 count = sub_buf(end, start);
670
671 if (q->is_input_q) {
6486cda6 672 qperf_inc(q, inbound_handler);
1d7e1500 673 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%02x c:%02x", start, count);
bd6e8a16 674 } else {
6486cda6 675 qperf_inc(q, outbound_handler);
1d7e1500
JG
676 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: s:%02x c:%02x",
677 start, count);
bd6e8a16 678 }
9c8a08d7 679
104ea556 680 qdio_handle_aobs(q, start, count);
681
9c8a08d7
JG
682 q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
683 q->irq_ptr->int_parm);
779e6e1c
JG
684
685 /* for the next time */
9c8a08d7 686 q->first_to_kick = end;
779e6e1c
JG
687 q->qdio_error = 0;
688}
689
9bce8b2c
UB
690static inline int qdio_tasklet_schedule(struct qdio_q *q)
691{
692 if (likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE)) {
693 tasklet_schedule(&q->tasklet);
694 return 0;
695 }
696 return -EPERM;
697}
698
779e6e1c
JG
699static void __qdio_inbound_processing(struct qdio_q *q)
700{
6486cda6 701 qperf_inc(q, tasklet_inbound);
f3eb20fa 702
779e6e1c
JG
703 if (!qdio_inbound_q_moved(q))
704 return;
705
9c8a08d7 706 qdio_kick_handler(q);
779e6e1c 707
6486cda6 708 if (!qdio_inbound_q_done(q)) {
779e6e1c 709 /* means poll time is not yet over */
6486cda6 710 qperf_inc(q, tasklet_inbound_resched);
9bce8b2c 711 if (!qdio_tasklet_schedule(q))
f3eb20fa 712 return;
6486cda6 713 }
779e6e1c
JG
714
715 qdio_stop_polling(q);
716 /*
717 * We need to check again to not lose initiative after
718 * resetting the ACK state.
719 */
6486cda6
JG
720 if (!qdio_inbound_q_done(q)) {
721 qperf_inc(q, tasklet_inbound_resched2);
9bce8b2c 722 qdio_tasklet_schedule(q);
6486cda6 723 }
779e6e1c
JG
724}
725
779e6e1c
JG
726void qdio_inbound_processing(unsigned long data)
727{
728 struct qdio_q *q = (struct qdio_q *)data;
729 __qdio_inbound_processing(q);
730}
731
732static int get_outbound_buffer_frontier(struct qdio_q *q)
733{
734 int count, stop;
6fa1098a 735 unsigned char state = 0;
779e6e1c 736
8c071b0f 737 q->timestamp = get_tod_clock_fast();
a2b86019 738
90adac58
JG
739 if (need_siga_sync(q))
740 if (((queue_type(q) != QDIO_IQDIO_QFMT) &&
741 !pci_out_supported(q)) ||
742 (queue_type(q) == QDIO_IQDIO_QFMT &&
743 multicast_outbound(q)))
744 qdio_siga_sync_q(q);
779e6e1c
JG
745
746 /*
747 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
748 * would return 0.
749 */
750 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
751 stop = add_buf(q->first_to_check, count);
779e6e1c 752 if (q->first_to_check == stop)
104ea556 753 goto out;
779e6e1c 754
104ea556 755 count = get_buf_states(q, q->first_to_check, &state, count, 0, 1);
779e6e1c 756 if (!count)
104ea556 757 goto out;
779e6e1c
JG
758
759 switch (state) {
760 case SLSB_P_OUTPUT_EMPTY:
761 /* the adapter got it */
104ea556 762 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr,
763 "out empty:%1d %02x", q->nr, count);
779e6e1c
JG
764
765 atomic_sub(count, &q->nr_buf_used);
766 q->first_to_check = add_buf(q->first_to_check, count);
d307297f
JG
767 if (q->irq_ptr->perf_stat_enabled)
768 account_sbals(q, count);
104ea556 769
36e3e721 770 break;
779e6e1c 771 case SLSB_P_OUTPUT_ERROR:
bffbbd2d 772 process_buffer_error(q, count);
779e6e1c
JG
773 q->first_to_check = add_buf(q->first_to_check, count);
774 atomic_sub(count, &q->nr_buf_used);
d307297f
JG
775 if (q->irq_ptr->perf_stat_enabled)
776 account_sbals_error(q, count);
779e6e1c
JG
777 break;
778 case SLSB_CU_OUTPUT_PRIMED:
779 /* the adapter has not fetched the output yet */
d307297f
JG
780 if (q->irq_ptr->perf_stat_enabled)
781 q->q_stats.nr_sbal_nop++;
104ea556 782 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d",
783 q->nr);
779e6e1c
JG
784 break;
785 case SLSB_P_OUTPUT_NOT_INIT:
786 case SLSB_P_OUTPUT_HALTED:
787 break;
788 default:
ce1d8014 789 WARN_ON_ONCE(1);
779e6e1c 790 }
104ea556 791
792out:
779e6e1c
JG
793 return q->first_to_check;
794}
795
796/* all buffers processed? */
797static inline int qdio_outbound_q_done(struct qdio_q *q)
798{
799 return atomic_read(&q->nr_buf_used) == 0;
800}
801
802static inline int qdio_outbound_q_moved(struct qdio_q *q)
803{
804 int bufnr;
805
806 bufnr = get_outbound_buffer_frontier(q);
807
1549d13f 808 if (bufnr != q->last_move) {
e85dea0e 809 q->last_move = bufnr;
22f99347 810 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
779e6e1c
JG
811 return 1;
812 } else
813 return 0;
814}
815
104ea556 816static int qdio_kick_outbound_q(struct qdio_q *q, unsigned long aob)
779e6e1c 817{
be8d97a5 818 int retries = 0, cc;
7a0b4cbc 819 unsigned int busy_bit;
779e6e1c
JG
820
821 if (!need_siga_out(q))
d303b6fd 822 return 0;
779e6e1c 823
7a0b4cbc 824 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
be8d97a5 825retry:
6486cda6 826 qperf_inc(q, siga_write);
7a0b4cbc 827
104ea556 828 cc = qdio_siga_output(q, &busy_bit, aob);
7a0b4cbc 829 switch (cc) {
779e6e1c 830 case 0:
779e6e1c 831 break;
7a0b4cbc
JG
832 case 2:
833 if (busy_bit) {
be8d97a5
JG
834 while (++retries < QDIO_BUSY_BIT_RETRIES) {
835 mdelay(QDIO_BUSY_BIT_RETRY_DELAY);
836 goto retry;
837 }
838 DBF_ERROR("%4x cc2 BBC:%1d", SCH_NO(q), q->nr);
1549d13f
JG
839 cc = -EBUSY;
840 } else {
d303b6fd 841 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
1549d13f
JG
842 cc = -ENOBUFS;
843 }
7a0b4cbc
JG
844 break;
845 case 1:
846 case 3:
847 DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
1549d13f 848 cc = -EIO;
7a0b4cbc 849 break;
779e6e1c 850 }
be8d97a5
JG
851 if (retries) {
852 DBF_ERROR("%4x cc2 BB2:%1d", SCH_NO(q), q->nr);
853 DBF_ERROR("count:%u", retries);
854 }
d303b6fd 855 return cc;
779e6e1c
JG
856}
857
779e6e1c
JG
858static void __qdio_outbound_processing(struct qdio_q *q)
859{
6486cda6 860 qperf_inc(q, tasklet_outbound);
ce1d8014 861 WARN_ON_ONCE(atomic_read(&q->nr_buf_used) < 0);
779e6e1c
JG
862
863 if (qdio_outbound_q_moved(q))
9c8a08d7 864 qdio_kick_handler(q);
779e6e1c 865
c38f9608 866 if (queue_type(q) == QDIO_ZFCP_QFMT)
779e6e1c 867 if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
c38f9608 868 goto sched;
779e6e1c 869
779e6e1c
JG
870 if (q->u.out.pci_out_enabled)
871 return;
872
873 /*
874 * Now we know that queue type is either qeth without pci enabled
25f269f1
JG
875 * or HiperSockets. Make sure buffer switch from PRIMED to EMPTY
876 * is noticed and outbound_handler is called after some time.
779e6e1c
JG
877 */
878 if (qdio_outbound_q_done(q))
9bce8b2c 879 del_timer_sync(&q->u.out.timer);
6486cda6 880 else
9bce8b2c
UB
881 if (!timer_pending(&q->u.out.timer) &&
882 likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE))
779e6e1c 883 mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
c38f9608
JG
884 return;
885
886sched:
9bce8b2c 887 qdio_tasklet_schedule(q);
779e6e1c
JG
888}
889
890/* outbound tasklet */
891void qdio_outbound_processing(unsigned long data)
892{
893 struct qdio_q *q = (struct qdio_q *)data;
894 __qdio_outbound_processing(q);
895}
896
897void qdio_outbound_timer(unsigned long data)
898{
899 struct qdio_q *q = (struct qdio_q *)data;
c38f9608 900
9bce8b2c 901 qdio_tasklet_schedule(q);
779e6e1c
JG
902}
903
60b5df2f 904static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
779e6e1c
JG
905{
906 struct qdio_q *out;
907 int i;
908
909 if (!pci_out_supported(q))
910 return;
911
912 for_each_output_queue(q->irq_ptr, out, i)
913 if (!qdio_outbound_q_done(out))
9bce8b2c 914 qdio_tasklet_schedule(out);
779e6e1c
JG
915}
916
60b5df2f
JG
917static void __tiqdio_inbound_processing(struct qdio_q *q)
918{
6486cda6 919 qperf_inc(q, tasklet_inbound);
90adac58
JG
920 if (need_siga_sync(q) && need_siga_sync_after_ai(q))
921 qdio_sync_queues(q);
60b5df2f
JG
922
923 /*
924 * The interrupt could be caused by a PCI request. Check the
925 * PCI capable outbound queues.
926 */
927 qdio_check_outbound_after_thinint(q);
928
929 if (!qdio_inbound_q_moved(q))
930 return;
931
932 qdio_kick_handler(q);
933
9a2c160a 934 if (!qdio_inbound_q_done(q)) {
6486cda6 935 qperf_inc(q, tasklet_inbound_resched);
9bce8b2c 936 if (!qdio_tasklet_schedule(q))
e2910bcf 937 return;
60b5df2f
JG
938 }
939
940 qdio_stop_polling(q);
941 /*
942 * We need to check again to not lose initiative after
943 * resetting the ACK state.
944 */
9a2c160a 945 if (!qdio_inbound_q_done(q)) {
6486cda6 946 qperf_inc(q, tasklet_inbound_resched2);
9bce8b2c 947 qdio_tasklet_schedule(q);
60b5df2f
JG
948 }
949}
950
951void tiqdio_inbound_processing(unsigned long data)
952{
953 struct qdio_q *q = (struct qdio_q *)data;
954 __tiqdio_inbound_processing(q);
955}
956
779e6e1c
JG
957static inline void qdio_set_state(struct qdio_irq *irq_ptr,
958 enum qdio_irq_states state)
959{
22f99347 960 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
779e6e1c
JG
961
962 irq_ptr->state = state;
963 mb();
964}
965
22f99347 966static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
779e6e1c 967{
779e6e1c 968 if (irb->esw.esw0.erw.cons) {
22f99347
JG
969 DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
970 DBF_ERROR_HEX(irb, 64);
971 DBF_ERROR_HEX(irb->ecw, 64);
779e6e1c
JG
972 }
973}
974
975/* PCI interrupt handler */
976static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
977{
978 int i;
979 struct qdio_q *q;
980
9bce8b2c 981 if (unlikely(irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
c38f9608
JG
982 return;
983
d36deae7
JG
984 for_each_input_queue(irq_ptr, q, i) {
985 if (q->u.in.queue_start_poll) {
986 /* skip if polling is enabled or already in work */
987 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
988 &q->u.in.queue_irq_state)) {
989 qperf_inc(q, int_discarded);
990 continue;
991 }
992 q->u.in.queue_start_poll(q->irq_ptr->cdev, q->nr,
993 q->irq_ptr->int_parm);
104ea556 994 } else {
d36deae7 995 tasklet_schedule(&q->tasklet);
104ea556 996 }
d36deae7 997 }
779e6e1c 998
0f308f4f 999 if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
779e6e1c
JG
1000 return;
1001
1002 for_each_output_queue(irq_ptr, q, i) {
1003 if (qdio_outbound_q_done(q))
1004 continue;
90adac58 1005 if (need_siga_sync(q) && need_siga_sync_out_after_pci(q))
779e6e1c 1006 qdio_siga_sync_q(q);
9bce8b2c 1007 qdio_tasklet_schedule(q);
779e6e1c
JG
1008 }
1009}
1010
1011static void qdio_handle_activate_check(struct ccw_device *cdev,
1012 unsigned long intparm, int cstat, int dstat)
1013{
1014 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1015 struct qdio_q *q;
dfe5bb50 1016 int count;
779e6e1c 1017
22f99347
JG
1018 DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
1019 DBF_ERROR("intp :%lx", intparm);
1020 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c
JG
1021
1022 if (irq_ptr->nr_input_qs) {
1023 q = irq_ptr->input_qs[0];
1024 } else if (irq_ptr->nr_output_qs) {
1025 q = irq_ptr->output_qs[0];
1026 } else {
1027 dump_stack();
1028 goto no_handler;
1029 }
dfe5bb50
SS
1030
1031 count = sub_buf(q->first_to_check, q->first_to_kick);
1549d13f 1032 q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE,
dfe5bb50 1033 q->nr, q->first_to_kick, count, irq_ptr->int_parm);
779e6e1c
JG
1034no_handler:
1035 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
3ab121ab
MH
1036 /*
1037 * In case of z/VM LGR (Live Guest Migration) QDIO recovery will happen.
1038 * Therefore we call the LGR detection function here.
1039 */
1040 lgr_info_log();
779e6e1c
JG
1041}
1042
4c575423
JG
1043static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
1044 int dstat)
779e6e1c
JG
1045{
1046 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1047
4c575423 1048 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
779e6e1c 1049
4c575423 1050 if (cstat)
779e6e1c 1051 goto error;
4c575423 1052 if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
779e6e1c 1053 goto error;
4c575423
JG
1054 if (!(dstat & DEV_STAT_DEV_END))
1055 goto error;
1056 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
1057 return;
1058
779e6e1c 1059error:
22f99347
JG
1060 DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
1061 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c 1062 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
779e6e1c
JG
1063}
1064
1065/* qdio interrupt handler */
1066void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
1067 struct irb *irb)
1068{
1069 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
9080c924 1070 struct subchannel_id schid;
779e6e1c 1071 int cstat, dstat;
779e6e1c 1072
779e6e1c 1073 if (!intparm || !irq_ptr) {
9080c924
SO
1074 ccw_device_get_schid(cdev, &schid);
1075 DBF_ERROR("qint:%4x", schid.sch_no);
779e6e1c
JG
1076 return;
1077 }
1078
09a308f3
JG
1079 if (irq_ptr->perf_stat_enabled)
1080 irq_ptr->perf_stat.qdio_int++;
1081
779e6e1c 1082 if (IS_ERR(irb)) {
ce1d8014
JG
1083 DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
1084 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
1085 wake_up(&cdev->private->wait_q);
1086 return;
779e6e1c 1087 }
22f99347 1088 qdio_irq_check_sense(irq_ptr, irb);
779e6e1c
JG
1089 cstat = irb->scsw.cmd.cstat;
1090 dstat = irb->scsw.cmd.dstat;
1091
1092 switch (irq_ptr->state) {
1093 case QDIO_IRQ_STATE_INACTIVE:
1094 qdio_establish_handle_irq(cdev, cstat, dstat);
1095 break;
779e6e1c
JG
1096 case QDIO_IRQ_STATE_CLEANUP:
1097 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1098 break;
779e6e1c
JG
1099 case QDIO_IRQ_STATE_ESTABLISHED:
1100 case QDIO_IRQ_STATE_ACTIVE:
1101 if (cstat & SCHN_STAT_PCI) {
1102 qdio_int_handler_pci(irq_ptr);
779e6e1c
JG
1103 return;
1104 }
4c575423 1105 if (cstat || dstat)
779e6e1c
JG
1106 qdio_handle_activate_check(cdev, intparm, cstat,
1107 dstat);
4c575423 1108 break;
959153d3
JG
1109 case QDIO_IRQ_STATE_STOPPED:
1110 break;
779e6e1c 1111 default:
ce1d8014 1112 WARN_ON_ONCE(1);
779e6e1c
JG
1113 }
1114 wake_up(&cdev->private->wait_q);
1115}
1116
1117/**
1118 * qdio_get_ssqd_desc - get qdio subchannel description
1119 * @cdev: ccw device to get description for
bbd50e17 1120 * @data: where to store the ssqd
779e6e1c 1121 *
bbd50e17
JG
1122 * Returns 0 or an error code. The results of the chsc are stored in the
1123 * specified structure.
779e6e1c 1124 */
bbd50e17
JG
1125int qdio_get_ssqd_desc(struct ccw_device *cdev,
1126 struct qdio_ssqd_desc *data)
779e6e1c 1127{
9080c924 1128 struct subchannel_id schid;
779e6e1c 1129
bbd50e17
JG
1130 if (!cdev || !cdev->private)
1131 return -EINVAL;
1132
9080c924
SO
1133 ccw_device_get_schid(cdev, &schid);
1134 DBF_EVENT("get ssqd:%4x", schid.sch_no);
1135 return qdio_setup_get_ssqd(NULL, &schid, data);
779e6e1c
JG
1136}
1137EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
1138
779e6e1c
JG
1139static void qdio_shutdown_queues(struct ccw_device *cdev)
1140{
1141 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1142 struct qdio_q *q;
1143 int i;
1144
1145 for_each_input_queue(irq_ptr, q, i)
c38f9608 1146 tasklet_kill(&q->tasklet);
779e6e1c
JG
1147
1148 for_each_output_queue(irq_ptr, q, i) {
9bce8b2c 1149 del_timer_sync(&q->u.out.timer);
c38f9608 1150 tasklet_kill(&q->tasklet);
779e6e1c
JG
1151 }
1152}
1153
1154/**
1155 * qdio_shutdown - shut down a qdio subchannel
1156 * @cdev: associated ccw device
1157 * @how: use halt or clear to shutdown
1158 */
1159int qdio_shutdown(struct ccw_device *cdev, int how)
1160{
22f99347 1161 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
9080c924 1162 struct subchannel_id schid;
779e6e1c 1163 int rc;
779e6e1c 1164
779e6e1c
JG
1165 if (!irq_ptr)
1166 return -ENODEV;
1167
ce1d8014 1168 WARN_ON_ONCE(irqs_disabled());
9080c924
SO
1169 ccw_device_get_schid(cdev, &schid);
1170 DBF_EVENT("qshutdown:%4x", schid.sch_no);
22f99347 1171
779e6e1c
JG
1172 mutex_lock(&irq_ptr->setup_mutex);
1173 /*
1174 * Subchannel was already shot down. We cannot prevent being called
1175 * twice since cio may trigger a shutdown asynchronously.
1176 */
1177 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1178 mutex_unlock(&irq_ptr->setup_mutex);
1179 return 0;
1180 }
1181
c38f9608
JG
1182 /*
1183 * Indicate that the device is going down. Scheduling the queue
1184 * tasklets is forbidden from here on.
1185 */
1186 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1187
779e6e1c
JG
1188 tiqdio_remove_input_queues(irq_ptr);
1189 qdio_shutdown_queues(cdev);
aa2383f8 1190 qdio_shutdown_debug_entries(irq_ptr);
779e6e1c
JG
1191
1192 /* cleanup subchannel */
a48ed867 1193 spin_lock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1194
1195 if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
1196 rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
1197 else
1198 /* default behaviour is halt */
1199 rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
1200 if (rc) {
22f99347
JG
1201 DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
1202 DBF_ERROR("rc:%4d", rc);
779e6e1c
JG
1203 goto no_cleanup;
1204 }
1205
1206 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
a48ed867 1207 spin_unlock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1208 wait_event_interruptible_timeout(cdev->private->wait_q,
1209 irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
1210 irq_ptr->state == QDIO_IRQ_STATE_ERR,
1211 10 * HZ);
a48ed867 1212 spin_lock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1213
1214no_cleanup:
1215 qdio_shutdown_thinint(irq_ptr);
1216
1217 /* restore interrupt handler */
1218 if ((void *)cdev->handler == (void *)qdio_int_handler)
1219 cdev->handler = irq_ptr->orig_handler;
a48ed867 1220 spin_unlock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1221
1222 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1223 mutex_unlock(&irq_ptr->setup_mutex);
779e6e1c
JG
1224 if (rc)
1225 return rc;
1226 return 0;
1227}
1228EXPORT_SYMBOL_GPL(qdio_shutdown);
1229
1230/**
1231 * qdio_free - free data structures for a qdio subchannel
1232 * @cdev: associated ccw device
1233 */
1234int qdio_free(struct ccw_device *cdev)
1235{
22f99347 1236 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
9080c924 1237 struct subchannel_id schid;
58eb27cd 1238
779e6e1c
JG
1239 if (!irq_ptr)
1240 return -ENODEV;
1241
9080c924
SO
1242 ccw_device_get_schid(cdev, &schid);
1243 DBF_EVENT("qfree:%4x", schid.sch_no);
613c4e04 1244 DBF_DEV_EVENT(DBF_ERR, irq_ptr, "dbf abandoned");
779e6e1c 1245 mutex_lock(&irq_ptr->setup_mutex);
22f99347 1246
613c4e04 1247 irq_ptr->debug_area = NULL;
779e6e1c
JG
1248 cdev->private->qdio_data = NULL;
1249 mutex_unlock(&irq_ptr->setup_mutex);
1250
1251 qdio_release_memory(irq_ptr);
1252 return 0;
1253}
1254EXPORT_SYMBOL_GPL(qdio_free);
1255
779e6e1c
JG
1256/**
1257 * qdio_allocate - allocate qdio queues and associated data
1258 * @init_data: initialization data
1259 */
1260int qdio_allocate(struct qdio_initialize *init_data)
1261{
9080c924 1262 struct subchannel_id schid;
779e6e1c 1263 struct qdio_irq *irq_ptr;
779e6e1c 1264
9080c924
SO
1265 ccw_device_get_schid(init_data->cdev, &schid);
1266 DBF_EVENT("qallocate:%4x", schid.sch_no);
779e6e1c
JG
1267
1268 if ((init_data->no_input_qs && !init_data->input_handler) ||
1269 (init_data->no_output_qs && !init_data->output_handler))
1270 return -EINVAL;
1271
1272 if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
1273 (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
1274 return -EINVAL;
1275
1276 if ((!init_data->input_sbal_addr_array) ||
1277 (!init_data->output_sbal_addr_array))
1278 return -EINVAL;
1279
779e6e1c
JG
1280 /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
1281 irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1282 if (!irq_ptr)
1283 goto out_err;
779e6e1c
JG
1284
1285 mutex_init(&irq_ptr->setup_mutex);
613c4e04
SR
1286 if (qdio_allocate_dbf(init_data, irq_ptr))
1287 goto out_rel;
779e6e1c
JG
1288
1289 /*
1290 * Allocate a page for the chsc calls in qdio_establish.
1291 * Must be pre-allocated since a zfcp recovery will call
1292 * qdio_establish. In case of low memory and swap on a zfcp disk
1293 * we may not be able to allocate memory otherwise.
1294 */
1295 irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
1296 if (!irq_ptr->chsc_page)
1297 goto out_rel;
1298
1299 /* qdr is used in ccw1.cda which is u32 */
3b8e3004 1300 irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
779e6e1c
JG
1301 if (!irq_ptr->qdr)
1302 goto out_rel;
779e6e1c 1303
779e6e1c
JG
1304 if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
1305 init_data->no_output_qs))
1306 goto out_rel;
1307
1308 init_data->cdev->private->qdio_data = irq_ptr;
1309 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1310 return 0;
1311out_rel:
1312 qdio_release_memory(irq_ptr);
1313out_err:
1314 return -ENOMEM;
1315}
1316EXPORT_SYMBOL_GPL(qdio_allocate);
1317
104ea556 1318static void qdio_detect_hsicq(struct qdio_irq *irq_ptr)
1319{
1320 struct qdio_q *q = irq_ptr->input_qs[0];
1321 int i, use_cq = 0;
1322
1323 if (irq_ptr->nr_input_qs > 1 && queue_type(q) == QDIO_IQDIO_QFMT)
1324 use_cq = 1;
1325
1326 for_each_output_queue(irq_ptr, q, i) {
1327 if (use_cq) {
1328 if (qdio_enable_async_operation(&q->u.out) < 0) {
1329 use_cq = 0;
1330 continue;
1331 }
1332 } else
1333 qdio_disable_async_operation(&q->u.out);
1334 }
1335 DBF_EVENT("use_cq:%d", use_cq);
1336}
1337
779e6e1c
JG
1338/**
1339 * qdio_establish - establish queues on a qdio subchannel
1340 * @init_data: initialization data
1341 */
1342int qdio_establish(struct qdio_initialize *init_data)
1343{
779e6e1c 1344 struct ccw_device *cdev = init_data->cdev;
9080c924
SO
1345 struct subchannel_id schid;
1346 struct qdio_irq *irq_ptr;
779e6e1c
JG
1347 int rc;
1348
9080c924
SO
1349 ccw_device_get_schid(cdev, &schid);
1350 DBF_EVENT("qestablish:%4x", schid.sch_no);
58eb27cd 1351
779e6e1c
JG
1352 irq_ptr = cdev->private->qdio_data;
1353 if (!irq_ptr)
1354 return -ENODEV;
1355
779e6e1c
JG
1356 mutex_lock(&irq_ptr->setup_mutex);
1357 qdio_setup_irq(init_data);
1358
1359 rc = qdio_establish_thinint(irq_ptr);
1360 if (rc) {
1361 mutex_unlock(&irq_ptr->setup_mutex);
1362 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1363 return rc;
1364 }
1365
1366 /* establish q */
1367 irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
1368 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1369 irq_ptr->ccw.count = irq_ptr->equeue.count;
1370 irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
1371
a48ed867 1372 spin_lock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1373 ccw_device_set_options_mask(cdev, 0);
1374
1375 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
ddebf661 1376 spin_unlock_irq(get_ccwdev_lock(cdev));
779e6e1c 1377 if (rc) {
22f99347
JG
1378 DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
1379 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1380 mutex_unlock(&irq_ptr->setup_mutex);
1381 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1382 return rc;
1383 }
1384
1385 wait_event_interruptible_timeout(cdev->private->wait_q,
1386 irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
1387 irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
1388
1389 if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
1390 mutex_unlock(&irq_ptr->setup_mutex);
1391 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1392 return -EIO;
1393 }
1394
1395 qdio_setup_ssqd_info(irq_ptr);
779e6e1c 1396
104ea556 1397 qdio_detect_hsicq(irq_ptr);
1398
779e6e1c
JG
1399 /* qebsm is now setup if available, initialize buffer states */
1400 qdio_init_buf_states(irq_ptr);
1401
1402 mutex_unlock(&irq_ptr->setup_mutex);
1403 qdio_print_subchannel_info(irq_ptr, cdev);
1404 qdio_setup_debug_entries(irq_ptr, cdev);
1405 return 0;
1406}
1407EXPORT_SYMBOL_GPL(qdio_establish);
1408
1409/**
1410 * qdio_activate - activate queues on a qdio subchannel
1411 * @cdev: associated cdev
1412 */
1413int qdio_activate(struct ccw_device *cdev)
1414{
9080c924 1415 struct subchannel_id schid;
779e6e1c
JG
1416 struct qdio_irq *irq_ptr;
1417 int rc;
779e6e1c 1418
9080c924
SO
1419 ccw_device_get_schid(cdev, &schid);
1420 DBF_EVENT("qactivate:%4x", schid.sch_no);
58eb27cd 1421
779e6e1c
JG
1422 irq_ptr = cdev->private->qdio_data;
1423 if (!irq_ptr)
1424 return -ENODEV;
1425
779e6e1c
JG
1426 mutex_lock(&irq_ptr->setup_mutex);
1427 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1428 rc = -EBUSY;
1429 goto out;
1430 }
1431
779e6e1c
JG
1432 irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
1433 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1434 irq_ptr->ccw.count = irq_ptr->aqueue.count;
1435 irq_ptr->ccw.cda = 0;
1436
a48ed867 1437 spin_lock_irq(get_ccwdev_lock(cdev));
779e6e1c
JG
1438 ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
1439
1440 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
1441 0, DOIO_DENY_PREFETCH);
ddebf661 1442 spin_unlock_irq(get_ccwdev_lock(cdev));
779e6e1c 1443 if (rc) {
22f99347
JG
1444 DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
1445 DBF_ERROR("rc:%4x", rc);
779e6e1c 1446 goto out;
ddebf661 1447 }
779e6e1c
JG
1448
1449 if (is_thinint_irq(irq_ptr))
1450 tiqdio_add_input_queues(irq_ptr);
1451
1452 /* wait for subchannel to become active */
1453 msleep(5);
1454
1455 switch (irq_ptr->state) {
1456 case QDIO_IRQ_STATE_STOPPED:
1457 case QDIO_IRQ_STATE_ERR:
e4c14e20
JG
1458 rc = -EIO;
1459 break;
779e6e1c
JG
1460 default:
1461 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
1462 rc = 0;
1463 }
1464out:
1465 mutex_unlock(&irq_ptr->setup_mutex);
1466 return rc;
1467}
1468EXPORT_SYMBOL_GPL(qdio_activate);
1469
1470static inline int buf_in_between(int bufnr, int start, int count)
1471{
1472 int end = add_buf(start, count);
1473
1474 if (end > start) {
1475 if (bufnr >= start && bufnr < end)
1476 return 1;
1477 else
1478 return 0;
1479 }
1480
1481 /* wrap-around case */
1482 if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
1483 (bufnr < end))
1484 return 1;
1485 else
1486 return 0;
1487}
1488
1489/**
1490 * handle_inbound - reset processed input buffers
1491 * @q: queue containing the buffers
1492 * @callflags: flags
1493 * @bufnr: first buffer to process
1494 * @count: how many buffers are emptied
1495 */
d303b6fd
JG
1496static int handle_inbound(struct qdio_q *q, unsigned int callflags,
1497 int bufnr, int count)
779e6e1c 1498{
dae7fd42 1499 int diff;
779e6e1c 1500
6486cda6
JG
1501 qperf_inc(q, inbound_call);
1502
50f769df
JG
1503 if (!q->u.in.polling)
1504 goto set;
1505
1506 /* protect against stop polling setting an ACK for an emptied slsb */
1507 if (count == QDIO_MAX_BUFFERS_PER_Q) {
1508 /* overwriting everything, just delete polling status */
1509 q->u.in.polling = 0;
1510 q->u.in.ack_count = 0;
1511 goto set;
e85dea0e 1512 } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
50f769df 1513 if (is_qebsm(q)) {
e85dea0e 1514 /* partial overwrite, just update ack_start */
50f769df 1515 diff = add_buf(bufnr, count);
e85dea0e 1516 diff = sub_buf(diff, q->u.in.ack_start);
50f769df
JG
1517 q->u.in.ack_count -= diff;
1518 if (q->u.in.ack_count <= 0) {
1519 q->u.in.polling = 0;
1520 q->u.in.ack_count = 0;
50f769df
JG
1521 goto set;
1522 }
e85dea0e 1523 q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
50f769df
JG
1524 }
1525 else
1526 /* the only ACK will be deleted, so stop polling */
779e6e1c 1527 q->u.in.polling = 0;
50f769df 1528 }
779e6e1c 1529
50f769df 1530set:
779e6e1c 1531 count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
dae7fd42 1532 atomic_add(count, &q->nr_buf_used);
779e6e1c 1533
d303b6fd
JG
1534 if (need_siga_in(q))
1535 return qdio_siga_input(q);
9cb7284f 1536
d303b6fd 1537 return 0;
779e6e1c
JG
1538}
1539
1540/**
1541 * handle_outbound - process filled outbound buffers
1542 * @q: queue containing the buffers
1543 * @callflags: flags
1544 * @bufnr: first buffer to process
1545 * @count: how many buffers are filled
1546 */
d303b6fd
JG
1547static int handle_outbound(struct qdio_q *q, unsigned int callflags,
1548 int bufnr, int count)
779e6e1c 1549{
c26001d4 1550 unsigned char state = 0;
d303b6fd 1551 int used, rc = 0;
779e6e1c 1552
6486cda6 1553 qperf_inc(q, outbound_call);
779e6e1c
JG
1554
1555 count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
1556 used = atomic_add_return(count, &q->nr_buf_used);
779e6e1c 1557
0195843b
JG
1558 if (used == QDIO_MAX_BUFFERS_PER_Q)
1559 qperf_inc(q, outbound_queue_full);
1560
6486cda6 1561 if (callflags & QDIO_FLAG_PCI_OUT) {
779e6e1c 1562 q->u.out.pci_out_enabled = 1;
6486cda6 1563 qperf_inc(q, pci_request_int);
110da317 1564 } else
779e6e1c
JG
1565 q->u.out.pci_out_enabled = 0;
1566
1567 if (queue_type(q) == QDIO_IQDIO_QFMT) {
104ea556 1568 unsigned long phys_aob = 0;
1569
1570 /* One SIGA-W per buffer required for unicast HSI */
110da317
JG
1571 WARN_ON_ONCE(count > 1 && !multicast_outbound(q));
1572
104ea556 1573 phys_aob = qdio_aob_for_buffer(&q->u.out, bufnr);
1574
1575 rc = qdio_kick_outbound_q(q, phys_aob);
90adac58 1576 } else if (need_siga_sync(q)) {
110da317
JG
1577 rc = qdio_siga_sync_q(q);
1578 } else {
1579 /* try to fast requeue buffers */
1580 get_buf_state(q, prev_buf(bufnr), &state, 0);
1581 if (state != SLSB_CU_OUTPUT_PRIMED)
104ea556 1582 rc = qdio_kick_outbound_q(q, 0);
779e6e1c 1583 else
110da317 1584 qperf_inc(q, fast_requeue);
779e6e1c
JG
1585 }
1586
3d6c76ff
JG
1587 /* in case of SIGA errors we must process the error immediately */
1588 if (used >= q->u.out.scan_threshold || rc)
9bce8b2c 1589 qdio_tasklet_schedule(q);
3d6c76ff
JG
1590 else
1591 /* free the SBALs in case of no further traffic */
9bce8b2c
UB
1592 if (!timer_pending(&q->u.out.timer) &&
1593 likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE))
3d6c76ff 1594 mod_timer(&q->u.out.timer, jiffies + HZ);
d303b6fd 1595 return rc;
779e6e1c
JG
1596}
1597
1598/**
1599 * do_QDIO - process input or output buffers
1600 * @cdev: associated ccw_device for the qdio subchannel
1601 * @callflags: input or output and special flags from the program
1602 * @q_nr: queue number
1603 * @bufnr: buffer number
1604 * @count: how many buffers to process
1605 */
1606int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
6618241b 1607 int q_nr, unsigned int bufnr, unsigned int count)
779e6e1c
JG
1608{
1609 struct qdio_irq *irq_ptr;
779e6e1c 1610
6618241b 1611 if (bufnr >= QDIO_MAX_BUFFERS_PER_Q || count > QDIO_MAX_BUFFERS_PER_Q)
779e6e1c
JG
1612 return -EINVAL;
1613
779e6e1c
JG
1614 irq_ptr = cdev->private->qdio_data;
1615 if (!irq_ptr)
1616 return -ENODEV;
1617
1d7e1500
JG
1618 DBF_DEV_EVENT(DBF_INFO, irq_ptr,
1619 "do%02x b:%02x c:%02x", callflags, bufnr, count);
779e6e1c
JG
1620
1621 if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
1549d13f 1622 return -EIO;
9a26513e
JG
1623 if (!count)
1624 return 0;
779e6e1c 1625 if (callflags & QDIO_FLAG_SYNC_INPUT)
d303b6fd
JG
1626 return handle_inbound(irq_ptr->input_qs[q_nr],
1627 callflags, bufnr, count);
779e6e1c 1628 else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
d303b6fd
JG
1629 return handle_outbound(irq_ptr->output_qs[q_nr],
1630 callflags, bufnr, count);
1631 return -EINVAL;
779e6e1c
JG
1632}
1633EXPORT_SYMBOL_GPL(do_QDIO);
1634
d36deae7
JG
1635/**
1636 * qdio_start_irq - process input buffers
1637 * @cdev: associated ccw_device for the qdio subchannel
1638 * @nr: input queue number
1639 *
1640 * Return codes
1641 * 0 - success
1642 * 1 - irqs not started since new data is available
1643 */
1644int qdio_start_irq(struct ccw_device *cdev, int nr)
1645{
1646 struct qdio_q *q;
1647 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1648
1649 if (!irq_ptr)
1650 return -ENODEV;
1651 q = irq_ptr->input_qs[nr];
1652
5f4026f8 1653 clear_nonshared_ind(irq_ptr);
d36deae7
JG
1654 qdio_stop_polling(q);
1655 clear_bit(QDIO_QUEUE_IRQS_DISABLED, &q->u.in.queue_irq_state);
1656
1657 /*
1658 * We need to check again to not lose initiative after
1659 * resetting the ACK state.
1660 */
5f4026f8 1661 if (test_nonshared_ind(irq_ptr))
d36deae7
JG
1662 goto rescan;
1663 if (!qdio_inbound_q_done(q))
1664 goto rescan;
1665 return 0;
1666
1667rescan:
1668 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1669 &q->u.in.queue_irq_state))
1670 return 0;
1671 else
1672 return 1;
1673
1674}
1675EXPORT_SYMBOL(qdio_start_irq);
1676
1677/**
1678 * qdio_get_next_buffers - process input buffers
1679 * @cdev: associated ccw_device for the qdio subchannel
1680 * @nr: input queue number
1681 * @bufnr: first filled buffer number
1682 * @error: buffers are in error state
1683 *
1684 * Return codes
1685 * < 0 - error
1686 * = 0 - no new buffers found
1687 * > 0 - number of processed buffers
1688 */
1689int qdio_get_next_buffers(struct ccw_device *cdev, int nr, int *bufnr,
1690 int *error)
1691{
1692 struct qdio_q *q;
1693 int start, end;
1694 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1695
1696 if (!irq_ptr)
1697 return -ENODEV;
1698 q = irq_ptr->input_qs[nr];
d36deae7 1699
d36deae7 1700 /*
90adac58
JG
1701 * Cannot rely on automatic sync after interrupt since queues may
1702 * also be examined without interrupt.
d36deae7 1703 */
90adac58
JG
1704 if (need_siga_sync(q))
1705 qdio_sync_queues(q);
1706
1707 /* check the PCI capable outbound queues. */
d36deae7
JG
1708 qdio_check_outbound_after_thinint(q);
1709
1710 if (!qdio_inbound_q_moved(q))
1711 return 0;
1712
1713 /* Note: upper-layer MUST stop processing immediately here ... */
1714 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
1715 return -EIO;
1716
1717 start = q->first_to_kick;
1718 end = q->first_to_check;
1719 *bufnr = start;
1720 *error = q->qdio_error;
1721
1722 /* for the next time */
1723 q->first_to_kick = end;
1724 q->qdio_error = 0;
1725 return sub_buf(end, start);
1726}
1727EXPORT_SYMBOL(qdio_get_next_buffers);
1728
1729/**
1730 * qdio_stop_irq - disable interrupt processing for the device
1731 * @cdev: associated ccw_device for the qdio subchannel
1732 * @nr: input queue number
1733 *
1734 * Return codes
1735 * 0 - interrupts were already disabled
1736 * 1 - interrupts successfully disabled
1737 */
1738int qdio_stop_irq(struct ccw_device *cdev, int nr)
1739{
1740 struct qdio_q *q;
1741 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1742
1743 if (!irq_ptr)
1744 return -ENODEV;
1745 q = irq_ptr->input_qs[nr];
1746
1747 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1748 &q->u.in.queue_irq_state))
1749 return 0;
1750 else
1751 return 1;
1752}
1753EXPORT_SYMBOL(qdio_stop_irq);
1754
1c59a861
EC
1755/**
1756 * qdio_pnso_brinfo() - perform network subchannel op #0 - bridge info.
1757 * @schid: Subchannel ID.
1758 * @cnc: Boolean Change-Notification Control
1759 * @response: Response code will be stored at this address
1760 * @cb: Callback function will be executed for each element
1761 * of the address list
1762 * @priv: Pointer passed from the caller to qdio_pnso_brinfo()
1763 * @type: Type of the address entry passed to the callback
1764 * @entry: Entry containg the address of the specified type
1765 * @priv: Pointer to pass to the callback function.
1766 *
1767 * Performs "Store-network-bridging-information list" operation and calls
1768 * the callback function for every entry in the list. If "change-
1769 * notification-control" is set, further changes in the address list
1770 * will be reported via the IPA command.
1771 */
1772int qdio_pnso_brinfo(struct subchannel_id schid,
1773 int cnc, u16 *response,
1774 void (*cb)(void *priv, enum qdio_brinfo_entry_type type,
1775 void *entry),
1776 void *priv)
1777{
1778 struct chsc_pnso_area *rr;
1779 int rc;
1780 u32 prev_instance = 0;
1781 int isfirstblock = 1;
1782 int i, size, elems;
1783
1784 rr = (struct chsc_pnso_area *)get_zeroed_page(GFP_KERNEL);
1785 if (rr == NULL)
1786 return -ENOMEM;
1787 do {
1788 /* on the first iteration, naihdr.resume_token will be zero */
1789 rc = chsc_pnso_brinfo(schid, rr, rr->naihdr.resume_token, cnc);
1790 if (rc != 0 && rc != -EBUSY)
1791 goto out;
1792 if (rr->response.code != 1) {
1793 rc = -EIO;
1794 continue;
1795 } else
1796 rc = 0;
1797
1798 if (cb == NULL)
1799 continue;
1800
1801 size = rr->naihdr.naids;
1802 elems = (rr->response.length -
1803 sizeof(struct chsc_header) -
1804 sizeof(struct chsc_brinfo_naihdr)) /
1805 size;
1806
1807 if (!isfirstblock && (rr->naihdr.instance != prev_instance)) {
1808 /* Inform the caller that they need to scrap */
1809 /* the data that was already reported via cb */
1810 rc = -EAGAIN;
1811 break;
1812 }
1813 isfirstblock = 0;
1814 prev_instance = rr->naihdr.instance;
1815 for (i = 0; i < elems; i++)
1816 switch (size) {
1817 case sizeof(struct qdio_brinfo_entry_l3_ipv6):
1818 (*cb)(priv, l3_ipv6_addr,
1819 &rr->entries.l3_ipv6[i]);
1820 break;
1821 case sizeof(struct qdio_brinfo_entry_l3_ipv4):
1822 (*cb)(priv, l3_ipv4_addr,
1823 &rr->entries.l3_ipv4[i]);
1824 break;
1825 case sizeof(struct qdio_brinfo_entry_l2):
1826 (*cb)(priv, l2_addr_lnid,
1827 &rr->entries.l2[i]);
1828 break;
1829 default:
1830 WARN_ON_ONCE(1);
1831 rc = -EIO;
1832 goto out;
1833 }
1834 } while (rr->response.code == 0x0107 || /* channel busy */
1835 (rr->response.code == 1 && /* list stored */
1836 /* resume token is non-zero => list incomplete */
1837 (rr->naihdr.resume_token.t1 || rr->naihdr.resume_token.t2)));
1838 (*response) = rr->response.code;
1839
1840out:
1841 free_page((unsigned long)rr);
1842 return rc;
1843}
1844EXPORT_SYMBOL_GPL(qdio_pnso_brinfo);
1845
779e6e1c
JG
1846static int __init init_QDIO(void)
1847{
1848 int rc;
1849
aa5c8df3 1850 rc = qdio_debug_init();
779e6e1c
JG
1851 if (rc)
1852 return rc;
aa5c8df3
SO
1853 rc = qdio_setup_init();
1854 if (rc)
1855 goto out_debug;
779e6e1c
JG
1856 rc = tiqdio_allocate_memory();
1857 if (rc)
1858 goto out_cache;
779e6e1c
JG
1859 rc = tiqdio_register_thinints();
1860 if (rc)
aa5c8df3 1861 goto out_ti;
779e6e1c
JG
1862 return 0;
1863
779e6e1c
JG
1864out_ti:
1865 tiqdio_free_memory();
1866out_cache:
1867 qdio_setup_exit();
aa5c8df3
SO
1868out_debug:
1869 qdio_debug_exit();
779e6e1c
JG
1870 return rc;
1871}
1872
1873static void __exit exit_QDIO(void)
1874{
1875 tiqdio_unregister_thinints();
1876 tiqdio_free_memory();
779e6e1c 1877 qdio_setup_exit();
aa5c8df3 1878 qdio_debug_exit();
779e6e1c
JG
1879}
1880
1881module_init(init_QDIO);
1882module_exit(exit_QDIO);