]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/s390/cio/qdio_main.c
[S390] qdio: fix check for running under z/VM
[mirror_ubuntu-artful-kernel.git] / drivers / s390 / cio / qdio_main.c
CommitLineData
779e6e1c
JG
1/*
2 * linux/drivers/s390/cio/qdio_main.c
3 *
4 * Linux for s390 qdio support, buffer handling, qdio API and module support.
5 *
6 * Copyright 2000,2008 IBM Corp.
7 * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
8 * Jan Glauber <jang@linux.vnet.ibm.com>
9 * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
10 */
11#include <linux/module.h>
12#include <linux/init.h>
13#include <linux/kernel.h>
14#include <linux/timer.h>
15#include <linux/delay.h>
16#include <asm/atomic.h>
17#include <asm/debug.h>
18#include <asm/qdio.h>
19
20#include "cio.h"
21#include "css.h"
22#include "device.h"
23#include "qdio.h"
24#include "qdio_debug.h"
25#include "qdio_perf.h"
26
27MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
28 "Jan Glauber <jang@linux.vnet.ibm.com>");
29MODULE_DESCRIPTION("QDIO base support");
30MODULE_LICENSE("GPL");
31
32static inline int do_siga_sync(struct subchannel_id schid,
33 unsigned int out_mask, unsigned int in_mask)
34{
35 register unsigned long __fc asm ("0") = 2;
36 register struct subchannel_id __schid asm ("1") = schid;
37 register unsigned long out asm ("2") = out_mask;
38 register unsigned long in asm ("3") = in_mask;
39 int cc;
40
41 asm volatile(
42 " siga 0\n"
43 " ipm %0\n"
44 " srl %0,28\n"
45 : "=d" (cc)
46 : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
47 return cc;
48}
49
50static inline int do_siga_input(struct subchannel_id schid, unsigned int mask)
51{
52 register unsigned long __fc asm ("0") = 1;
53 register struct subchannel_id __schid asm ("1") = schid;
54 register unsigned long __mask asm ("2") = mask;
55 int cc;
56
57 asm volatile(
58 " siga 0\n"
59 " ipm %0\n"
60 " srl %0,28\n"
61 : "=d" (cc)
62 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc", "memory");
63 return cc;
64}
65
66/**
67 * do_siga_output - perform SIGA-w/wt function
68 * @schid: subchannel id or in case of QEBSM the subchannel token
69 * @mask: which output queues to process
70 * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
71 * @fc: function code to perform
72 *
73 * Returns cc or QDIO_ERROR_SIGA_ACCESS_EXCEPTION.
74 * Note: For IQDC unicast queues only the highest priority queue is processed.
75 */
76static inline int do_siga_output(unsigned long schid, unsigned long mask,
7a0b4cbc 77 unsigned int *bb, unsigned int fc)
779e6e1c
JG
78{
79 register unsigned long __fc asm("0") = fc;
80 register unsigned long __schid asm("1") = schid;
81 register unsigned long __mask asm("2") = mask;
82 int cc = QDIO_ERROR_SIGA_ACCESS_EXCEPTION;
83
84 asm volatile(
85 " siga 0\n"
86 "0: ipm %0\n"
87 " srl %0,28\n"
88 "1:\n"
89 EX_TABLE(0b, 1b)
90 : "+d" (cc), "+d" (__fc), "+d" (__schid), "+d" (__mask)
91 : : "cc", "memory");
92 *bb = ((unsigned int) __fc) >> 31;
93 return cc;
94}
95
96static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
97{
779e6e1c
JG
98 /* all done or next buffer state different */
99 if (ccq == 0 || ccq == 32)
100 return 0;
101 /* not all buffers processed */
102 if (ccq == 96 || ccq == 97)
103 return 1;
104 /* notify devices immediately */
22f99347 105 DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
779e6e1c
JG
106 return -EIO;
107}
108
109/**
110 * qdio_do_eqbs - extract buffer states for QEBSM
111 * @q: queue to manipulate
112 * @state: state of the extracted buffers
113 * @start: buffer number to start at
114 * @count: count of buffers to examine
50f769df 115 * @auto_ack: automatically acknowledge buffers
779e6e1c 116 *
73ac36ea 117 * Returns the number of successfully extracted equal buffer states.
779e6e1c
JG
118 * Stops processing if a state is different from the last buffers state.
119 */
120static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
50f769df 121 int start, int count, int auto_ack)
779e6e1c
JG
122{
123 unsigned int ccq = 0;
124 int tmp_count = count, tmp_start = start;
125 int nr = q->nr;
126 int rc;
779e6e1c
JG
127
128 BUG_ON(!q->irq_ptr->sch_token);
23589d05 129 qdio_perf_stat_inc(&perf_stats.debug_eqbs_all);
779e6e1c
JG
130
131 if (!q->is_input_q)
132 nr += q->irq_ptr->nr_input_qs;
133again:
50f769df
JG
134 ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
135 auto_ack);
779e6e1c
JG
136 rc = qdio_check_ccq(q, ccq);
137
138 /* At least one buffer was processed, return and extract the remaining
139 * buffers later.
140 */
23589d05
JG
141 if ((ccq == 96) && (count != tmp_count)) {
142 qdio_perf_stat_inc(&perf_stats.debug_eqbs_incomplete);
779e6e1c 143 return (count - tmp_count);
23589d05 144 }
22f99347 145
779e6e1c 146 if (rc == 1) {
22f99347 147 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
779e6e1c
JG
148 goto again;
149 }
150
151 if (rc < 0) {
22f99347
JG
152 DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
153 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
154 q->handler(q->irq_ptr->cdev,
155 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
156 0, -1, -1, q->irq_ptr->int_parm);
157 return 0;
158 }
159 return count - tmp_count;
160}
161
162/**
163 * qdio_do_sqbs - set buffer states for QEBSM
164 * @q: queue to manipulate
165 * @state: new state of the buffers
166 * @start: first buffer number to change
167 * @count: how many buffers to change
168 *
169 * Returns the number of successfully changed buffers.
170 * Does retrying until the specified count of buffer states is set or an
171 * error occurs.
172 */
173static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
174 int count)
175{
176 unsigned int ccq = 0;
177 int tmp_count = count, tmp_start = start;
178 int nr = q->nr;
179 int rc;
779e6e1c 180
50f769df
JG
181 if (!count)
182 return 0;
183
779e6e1c 184 BUG_ON(!q->irq_ptr->sch_token);
23589d05 185 qdio_perf_stat_inc(&perf_stats.debug_sqbs_all);
779e6e1c
JG
186
187 if (!q->is_input_q)
188 nr += q->irq_ptr->nr_input_qs;
189again:
190 ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
191 rc = qdio_check_ccq(q, ccq);
192 if (rc == 1) {
22f99347 193 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
23589d05 194 qdio_perf_stat_inc(&perf_stats.debug_sqbs_incomplete);
779e6e1c
JG
195 goto again;
196 }
197 if (rc < 0) {
22f99347
JG
198 DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
199 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
200 q->handler(q->irq_ptr->cdev,
201 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
202 0, -1, -1, q->irq_ptr->int_parm);
203 return 0;
204 }
205 WARN_ON(tmp_count);
206 return count - tmp_count;
207}
208
209/* returns number of examined buffers and their common state in *state */
210static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
50f769df
JG
211 unsigned char *state, unsigned int count,
212 int auto_ack)
779e6e1c
JG
213{
214 unsigned char __state = 0;
215 int i;
216
217 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
218 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
219
220 if (is_qebsm(q))
50f769df 221 return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
779e6e1c
JG
222
223 for (i = 0; i < count; i++) {
224 if (!__state)
225 __state = q->slsb.val[bufnr];
226 else if (q->slsb.val[bufnr] != __state)
227 break;
228 bufnr = next_buf(bufnr);
229 }
230 *state = __state;
231 return i;
232}
233
60b5df2f
JG
234static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
235 unsigned char *state, int auto_ack)
779e6e1c 236{
50f769df 237 return get_buf_states(q, bufnr, state, 1, auto_ack);
779e6e1c
JG
238}
239
240/* wrap-around safe setting of slsb states, returns number of changed buffers */
241static inline int set_buf_states(struct qdio_q *q, int bufnr,
242 unsigned char state, int count)
243{
244 int i;
245
246 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
247 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
248
249 if (is_qebsm(q))
250 return qdio_do_sqbs(q, state, bufnr, count);
251
252 for (i = 0; i < count; i++) {
253 xchg(&q->slsb.val[bufnr], state);
254 bufnr = next_buf(bufnr);
255 }
256 return count;
257}
258
259static inline int set_buf_state(struct qdio_q *q, int bufnr,
260 unsigned char state)
261{
262 return set_buf_states(q, bufnr, state, 1);
263}
264
265/* set slsb states to initial state */
266void qdio_init_buf_states(struct qdio_irq *irq_ptr)
267{
268 struct qdio_q *q;
269 int i;
270
271 for_each_input_queue(irq_ptr, q, i)
272 set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
273 QDIO_MAX_BUFFERS_PER_Q);
274 for_each_output_queue(irq_ptr, q, i)
275 set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
276 QDIO_MAX_BUFFERS_PER_Q);
277}
278
60b5df2f 279static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
779e6e1c
JG
280 unsigned int input)
281{
282 int cc;
283
284 if (!need_siga_sync(q))
285 return 0;
286
7a0b4cbc 287 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
779e6e1c
JG
288 qdio_perf_stat_inc(&perf_stats.siga_sync);
289
290 cc = do_siga_sync(q->irq_ptr->schid, output, input);
22f99347
JG
291 if (cc)
292 DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
779e6e1c
JG
293 return cc;
294}
295
60b5df2f 296static inline int qdio_siga_sync_q(struct qdio_q *q)
779e6e1c
JG
297{
298 if (q->is_input_q)
299 return qdio_siga_sync(q, 0, q->mask);
300 else
301 return qdio_siga_sync(q, q->mask, 0);
302}
303
304static inline int qdio_siga_sync_out(struct qdio_q *q)
305{
306 return qdio_siga_sync(q, ~0U, 0);
307}
308
309static inline int qdio_siga_sync_all(struct qdio_q *q)
310{
311 return qdio_siga_sync(q, ~0U, ~0U);
312}
313
7a0b4cbc 314static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit)
779e6e1c 315{
779e6e1c 316 unsigned long schid;
7a0b4cbc
JG
317 unsigned int fc = 0;
318 u64 start_time = 0;
319 int cc;
779e6e1c 320
7a0b4cbc 321 if (q->u.out.use_enh_siga)
7a0f4755 322 fc = 3;
7a0b4cbc
JG
323
324 if (is_qebsm(q)) {
779e6e1c
JG
325 schid = q->irq_ptr->sch_token;
326 fc |= 0x80;
327 }
7a0b4cbc
JG
328 else
329 schid = *((u32 *)&q->irq_ptr->schid);
779e6e1c 330
779e6e1c 331again:
7a0b4cbc
JG
332 cc = do_siga_output(schid, q->mask, busy_bit, fc);
333
334 /* hipersocket busy condition */
335 if (*busy_bit) {
336 WARN_ON(queue_type(q) != QDIO_IQDIO_QFMT || cc != 2);
58eb27cd 337
7a0b4cbc 338 if (!start_time) {
779e6e1c 339 start_time = get_usecs();
7a0b4cbc
JG
340 goto again;
341 }
342 if ((get_usecs() - start_time) < QDIO_BUSY_BIT_PATIENCE)
779e6e1c
JG
343 goto again;
344 }
779e6e1c
JG
345 return cc;
346}
347
348static inline int qdio_siga_input(struct qdio_q *q)
349{
350 int cc;
351
22f99347 352 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
779e6e1c
JG
353 qdio_perf_stat_inc(&perf_stats.siga_in);
354
355 cc = do_siga_input(q->irq_ptr->schid, q->mask);
356 if (cc)
22f99347 357 DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
779e6e1c
JG
358 return cc;
359}
360
60b5df2f 361static inline void qdio_sync_after_thinint(struct qdio_q *q)
779e6e1c
JG
362{
363 if (pci_out_supported(q)) {
364 if (need_siga_sync_thinint(q))
365 qdio_siga_sync_all(q);
366 else if (need_siga_sync_out_thinint(q))
367 qdio_siga_sync_out(q);
368 } else
369 qdio_siga_sync_q(q);
370}
371
60b5df2f
JG
372int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
373 unsigned char *state)
374{
375 qdio_siga_sync_q(q);
376 return get_buf_states(q, bufnr, state, 1, 0);
377}
378
379static inline void qdio_stop_polling(struct qdio_q *q)
779e6e1c 380{
50f769df 381 if (!q->u.in.polling)
779e6e1c 382 return;
50f769df 383
779e6e1c
JG
384 q->u.in.polling = 0;
385 qdio_perf_stat_inc(&perf_stats.debug_stop_polling);
386
387 /* show the card that we are not polling anymore */
50f769df 388 if (is_qebsm(q)) {
e85dea0e 389 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
390 q->u.in.ack_count);
391 q->u.in.ack_count = 0;
392 } else
e85dea0e 393 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
779e6e1c
JG
394}
395
50f769df 396static void announce_buffer_error(struct qdio_q *q, int count)
779e6e1c 397{
7a0b4cbc 398 q->qdio_error |= QDIO_ERROR_SLSB_STATE;
50f769df
JG
399
400 /* special handling for no target buffer empty */
401 if ((!q->is_input_q &&
402 (q->sbal[q->first_to_check]->element[15].flags & 0xff) == 0x10)) {
403 qdio_perf_stat_inc(&perf_stats.outbound_target_full);
404 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%3d",
405 q->first_to_check);
406 return;
407 }
408
22f99347
JG
409 DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
410 DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
50f769df 411 DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
22f99347
JG
412 DBF_ERROR("F14:%2x F15:%2x",
413 q->sbal[q->first_to_check]->element[14].flags & 0xff,
414 q->sbal[q->first_to_check]->element[15].flags & 0xff);
50f769df 415}
779e6e1c 416
50f769df
JG
417static inline void inbound_primed(struct qdio_q *q, int count)
418{
419 int new;
420
421 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %3d", count);
422
423 /* for QEBSM the ACK was already set by EQBS */
424 if (is_qebsm(q)) {
425 if (!q->u.in.polling) {
426 q->u.in.polling = 1;
427 q->u.in.ack_count = count;
e85dea0e 428 q->u.in.ack_start = q->first_to_check;
50f769df
JG
429 return;
430 }
431
432 /* delete the previous ACK's */
e85dea0e 433 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
434 q->u.in.ack_count);
435 q->u.in.ack_count = count;
e85dea0e 436 q->u.in.ack_start = q->first_to_check;
50f769df
JG
437 return;
438 }
439
440 /*
441 * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
442 * or by the next inbound run.
443 */
444 new = add_buf(q->first_to_check, count - 1);
445 if (q->u.in.polling) {
446 /* reset the previous ACK but first set the new one */
447 set_buf_state(q, new, SLSB_P_INPUT_ACK);
e85dea0e 448 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
3fdf1e18 449 } else {
50f769df 450 q->u.in.polling = 1;
3fdf1e18 451 set_buf_state(q, new, SLSB_P_INPUT_ACK);
50f769df
JG
452 }
453
e85dea0e 454 q->u.in.ack_start = new;
50f769df
JG
455 count--;
456 if (!count)
457 return;
458
459 /*
460 * Need to change all PRIMED buffers to NOT_INIT, otherwise
461 * we're loosing initiative in the thinint code.
462 */
3fdf1e18 463 set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT,
50f769df 464 count);
779e6e1c
JG
465}
466
467static int get_inbound_buffer_frontier(struct qdio_q *q)
468{
469 int count, stop;
470 unsigned char state;
471
779e6e1c
JG
472 /*
473 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
474 * would return 0.
475 */
476 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
477 stop = add_buf(q->first_to_check, count);
478
479 /*
480 * No siga sync here, as a PCI or we after a thin interrupt
481 * will sync the queues.
482 */
483
484 /* need to set count to 1 for non-qebsm */
485 if (!is_qebsm(q))
486 count = 1;
487
488check_next:
489 if (q->first_to_check == stop)
490 goto out;
491
50f769df 492 count = get_buf_states(q, q->first_to_check, &state, count, 1);
779e6e1c
JG
493 if (!count)
494 goto out;
495
496 switch (state) {
497 case SLSB_P_INPUT_PRIMED:
50f769df 498 inbound_primed(q, count);
779e6e1c
JG
499 /*
500 * No siga-sync needed for non-qebsm here, as the inbound queue
501 * will be synced on the next siga-r, resp.
9a2c160a 502 * qdio_inbound_q_done will do the siga-sync.
779e6e1c
JG
503 */
504 q->first_to_check = add_buf(q->first_to_check, count);
505 atomic_sub(count, &q->nr_buf_used);
506 goto check_next;
507 case SLSB_P_INPUT_ERROR:
50f769df 508 announce_buffer_error(q, count);
779e6e1c
JG
509 /* process the buffer, the upper layer will take care of it */
510 q->first_to_check = add_buf(q->first_to_check, count);
511 atomic_sub(count, &q->nr_buf_used);
512 break;
513 case SLSB_CU_INPUT_EMPTY:
514 case SLSB_P_INPUT_NOT_INIT:
515 case SLSB_P_INPUT_ACK:
22f99347 516 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
779e6e1c
JG
517 break;
518 default:
519 BUG();
520 }
521out:
779e6e1c
JG
522 return q->first_to_check;
523}
524
60b5df2f 525static int qdio_inbound_q_moved(struct qdio_q *q)
779e6e1c
JG
526{
527 int bufnr;
528
529 bufnr = get_inbound_buffer_frontier(q);
530
e85dea0e
JG
531 if ((bufnr != q->last_move) || q->qdio_error) {
532 q->last_move = bufnr;
9a2c160a 533 if (!is_thinint_irq(q->irq_ptr) && !MACHINE_IS_VM)
779e6e1c 534 q->u.in.timestamp = get_usecs();
779e6e1c
JG
535 return 1;
536 } else
537 return 0;
538}
539
9a2c160a 540static inline int qdio_inbound_q_done(struct qdio_q *q)
779e6e1c 541{
9a1ce28a 542 unsigned char state = 0;
779e6e1c
JG
543
544 if (!atomic_read(&q->nr_buf_used))
545 return 1;
546
779e6e1c 547 qdio_siga_sync_q(q);
50f769df 548 get_buf_state(q, q->first_to_check, &state, 0);
9a2c160a 549
779e6e1c 550 if (state == SLSB_P_INPUT_PRIMED)
9a2c160a 551 /* more work coming */
779e6e1c
JG
552 return 0;
553
9a2c160a
JG
554 if (is_thinint_irq(q->irq_ptr))
555 return 1;
556
557 /* don't poll under z/VM */
558 if (MACHINE_IS_VM)
779e6e1c
JG
559 return 1;
560
561 /*
562 * At this point we know, that inbound first_to_check
563 * has (probably) not moved (see qdio_inbound_processing).
564 */
565 if (get_usecs() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
22f99347
JG
566 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%3d",
567 q->first_to_check);
779e6e1c 568 return 1;
9a2c160a 569 } else
60b5df2f 570 return 0;
60b5df2f
JG
571}
572
573static void qdio_kick_handler(struct qdio_q *q)
779e6e1c 574{
9c8a08d7
JG
575 int start = q->first_to_kick;
576 int end = q->first_to_check;
577 int count;
779e6e1c
JG
578
579 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
580 return;
581
9c8a08d7
JG
582 count = sub_buf(end, start);
583
584 if (q->is_input_q) {
585 qdio_perf_stat_inc(&perf_stats.inbound_handler);
586 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%3d c:%3d", start, count);
587 } else {
588 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: nr:%1d", q->nr);
589 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "s:%3d c:%3d", start, count);
590 }
591
592 q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
593 q->irq_ptr->int_parm);
779e6e1c
JG
594
595 /* for the next time */
9c8a08d7 596 q->first_to_kick = end;
779e6e1c
JG
597 q->qdio_error = 0;
598}
599
600static void __qdio_inbound_processing(struct qdio_q *q)
601{
602 qdio_perf_stat_inc(&perf_stats.tasklet_inbound);
603again:
604 if (!qdio_inbound_q_moved(q))
605 return;
606
9c8a08d7 607 qdio_kick_handler(q);
779e6e1c
JG
608
609 if (!qdio_inbound_q_done(q))
610 /* means poll time is not yet over */
611 goto again;
612
613 qdio_stop_polling(q);
614 /*
615 * We need to check again to not lose initiative after
616 * resetting the ACK state.
617 */
618 if (!qdio_inbound_q_done(q))
619 goto again;
620}
621
779e6e1c
JG
622void qdio_inbound_processing(unsigned long data)
623{
624 struct qdio_q *q = (struct qdio_q *)data;
625 __qdio_inbound_processing(q);
626}
627
628static int get_outbound_buffer_frontier(struct qdio_q *q)
629{
630 int count, stop;
631 unsigned char state;
632
633 if (((queue_type(q) != QDIO_IQDIO_QFMT) && !pci_out_supported(q)) ||
634 (queue_type(q) == QDIO_IQDIO_QFMT && multicast_outbound(q)))
635 qdio_siga_sync_q(q);
636
637 /*
638 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
639 * would return 0.
640 */
641 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
642 stop = add_buf(q->first_to_check, count);
643
644 /* need to set count to 1 for non-qebsm */
645 if (!is_qebsm(q))
646 count = 1;
647
648check_next:
649 if (q->first_to_check == stop)
650 return q->first_to_check;
651
50f769df 652 count = get_buf_states(q, q->first_to_check, &state, count, 0);
779e6e1c
JG
653 if (!count)
654 return q->first_to_check;
655
656 switch (state) {
657 case SLSB_P_OUTPUT_EMPTY:
658 /* the adapter got it */
22f99347 659 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out empty:%1d %3d", q->nr, count);
779e6e1c
JG
660
661 atomic_sub(count, &q->nr_buf_used);
662 q->first_to_check = add_buf(q->first_to_check, count);
663 /*
664 * We fetch all buffer states at once. get_buf_states may
665 * return count < stop. For QEBSM we do not loop.
666 */
667 if (is_qebsm(q))
668 break;
669 goto check_next;
670 case SLSB_P_OUTPUT_ERROR:
50f769df 671 announce_buffer_error(q, count);
779e6e1c
JG
672 /* process the buffer, the upper layer will take care of it */
673 q->first_to_check = add_buf(q->first_to_check, count);
674 atomic_sub(count, &q->nr_buf_used);
675 break;
676 case SLSB_CU_OUTPUT_PRIMED:
677 /* the adapter has not fetched the output yet */
22f99347 678 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d", q->nr);
779e6e1c
JG
679 break;
680 case SLSB_P_OUTPUT_NOT_INIT:
681 case SLSB_P_OUTPUT_HALTED:
682 break;
683 default:
684 BUG();
685 }
686 return q->first_to_check;
687}
688
689/* all buffers processed? */
690static inline int qdio_outbound_q_done(struct qdio_q *q)
691{
692 return atomic_read(&q->nr_buf_used) == 0;
693}
694
695static inline int qdio_outbound_q_moved(struct qdio_q *q)
696{
697 int bufnr;
698
699 bufnr = get_outbound_buffer_frontier(q);
700
e85dea0e
JG
701 if ((bufnr != q->last_move) || q->qdio_error) {
702 q->last_move = bufnr;
22f99347 703 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
779e6e1c
JG
704 return 1;
705 } else
706 return 0;
707}
708
d303b6fd 709static int qdio_kick_outbound_q(struct qdio_q *q)
779e6e1c 710{
7a0b4cbc
JG
711 unsigned int busy_bit;
712 int cc;
779e6e1c
JG
713
714 if (!need_siga_out(q))
d303b6fd 715 return 0;
779e6e1c 716
7a0b4cbc
JG
717 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
718 qdio_perf_stat_inc(&perf_stats.siga_out);
719
720 cc = qdio_siga_output(q, &busy_bit);
721 switch (cc) {
779e6e1c 722 case 0:
779e6e1c 723 break;
7a0b4cbc
JG
724 case 2:
725 if (busy_bit) {
726 DBF_ERROR("%4x cc2 REP:%1d", SCH_NO(q), q->nr);
d303b6fd
JG
727 cc |= QDIO_ERROR_SIGA_BUSY;
728 } else
729 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
7a0b4cbc
JG
730 break;
731 case 1:
732 case 3:
733 DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
7a0b4cbc 734 break;
779e6e1c 735 }
d303b6fd 736 return cc;
779e6e1c
JG
737}
738
779e6e1c
JG
739static void __qdio_outbound_processing(struct qdio_q *q)
740{
779e6e1c 741 qdio_perf_stat_inc(&perf_stats.tasklet_outbound);
779e6e1c
JG
742 BUG_ON(atomic_read(&q->nr_buf_used) < 0);
743
744 if (qdio_outbound_q_moved(q))
9c8a08d7 745 qdio_kick_handler(q);
779e6e1c 746
c38f9608 747 if (queue_type(q) == QDIO_ZFCP_QFMT)
779e6e1c 748 if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
c38f9608 749 goto sched;
779e6e1c
JG
750
751 /* bail out for HiperSockets unicast queues */
752 if (queue_type(q) == QDIO_IQDIO_QFMT && !multicast_outbound(q))
753 return;
754
4bcb3a37 755 if ((queue_type(q) == QDIO_IQDIO_QFMT) &&
c38f9608
JG
756 (atomic_read(&q->nr_buf_used)) > QDIO_IQDIO_POLL_LVL)
757 goto sched;
4bcb3a37 758
779e6e1c
JG
759 if (q->u.out.pci_out_enabled)
760 return;
761
762 /*
763 * Now we know that queue type is either qeth without pci enabled
764 * or HiperSockets multicast. Make sure buffer switch from PRIMED to
765 * EMPTY is noticed and outbound_handler is called after some time.
766 */
767 if (qdio_outbound_q_done(q))
768 del_timer(&q->u.out.timer);
769 else {
770 if (!timer_pending(&q->u.out.timer)) {
771 mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
772 qdio_perf_stat_inc(&perf_stats.debug_tl_out_timer);
773 }
774 }
c38f9608
JG
775 return;
776
777sched:
778 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
779 return;
780 tasklet_schedule(&q->tasklet);
779e6e1c
JG
781}
782
783/* outbound tasklet */
784void qdio_outbound_processing(unsigned long data)
785{
786 struct qdio_q *q = (struct qdio_q *)data;
787 __qdio_outbound_processing(q);
788}
789
790void qdio_outbound_timer(unsigned long data)
791{
792 struct qdio_q *q = (struct qdio_q *)data;
c38f9608
JG
793
794 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
795 return;
779e6e1c
JG
796 tasklet_schedule(&q->tasklet);
797}
798
60b5df2f 799static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
779e6e1c
JG
800{
801 struct qdio_q *out;
802 int i;
803
804 if (!pci_out_supported(q))
805 return;
806
807 for_each_output_queue(q->irq_ptr, out, i)
808 if (!qdio_outbound_q_done(out))
809 tasklet_schedule(&out->tasklet);
810}
811
60b5df2f
JG
812static void __tiqdio_inbound_processing(struct qdio_q *q)
813{
814 qdio_perf_stat_inc(&perf_stats.thinint_inbound);
815 qdio_sync_after_thinint(q);
816
817 /*
818 * The interrupt could be caused by a PCI request. Check the
819 * PCI capable outbound queues.
820 */
821 qdio_check_outbound_after_thinint(q);
822
823 if (!qdio_inbound_q_moved(q))
824 return;
825
826 qdio_kick_handler(q);
827
9a2c160a 828 if (!qdio_inbound_q_done(q)) {
60b5df2f
JG
829 qdio_perf_stat_inc(&perf_stats.thinint_inbound_loop);
830 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
831 tasklet_schedule(&q->tasklet);
832 }
833
834 qdio_stop_polling(q);
835 /*
836 * We need to check again to not lose initiative after
837 * resetting the ACK state.
838 */
9a2c160a 839 if (!qdio_inbound_q_done(q)) {
60b5df2f
JG
840 qdio_perf_stat_inc(&perf_stats.thinint_inbound_loop2);
841 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
842 tasklet_schedule(&q->tasklet);
843 }
844}
845
846void tiqdio_inbound_processing(unsigned long data)
847{
848 struct qdio_q *q = (struct qdio_q *)data;
849 __tiqdio_inbound_processing(q);
850}
851
779e6e1c
JG
852static inline void qdio_set_state(struct qdio_irq *irq_ptr,
853 enum qdio_irq_states state)
854{
22f99347 855 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
779e6e1c
JG
856
857 irq_ptr->state = state;
858 mb();
859}
860
22f99347 861static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
779e6e1c 862{
779e6e1c 863 if (irb->esw.esw0.erw.cons) {
22f99347
JG
864 DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
865 DBF_ERROR_HEX(irb, 64);
866 DBF_ERROR_HEX(irb->ecw, 64);
779e6e1c
JG
867 }
868}
869
870/* PCI interrupt handler */
871static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
872{
873 int i;
874 struct qdio_q *q;
875
c38f9608
JG
876 if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
877 return;
878
779e6e1c
JG
879 qdio_perf_stat_inc(&perf_stats.pci_int);
880
881 for_each_input_queue(irq_ptr, q, i)
882 tasklet_schedule(&q->tasklet);
883
884 if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
885 return;
886
887 for_each_output_queue(irq_ptr, q, i) {
888 if (qdio_outbound_q_done(q))
889 continue;
890
891 if (!siga_syncs_out_pci(q))
892 qdio_siga_sync_q(q);
893
894 tasklet_schedule(&q->tasklet);
895 }
896}
897
898static void qdio_handle_activate_check(struct ccw_device *cdev,
899 unsigned long intparm, int cstat, int dstat)
900{
901 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
902 struct qdio_q *q;
779e6e1c 903
22f99347
JG
904 DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
905 DBF_ERROR("intp :%lx", intparm);
906 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c
JG
907
908 if (irq_ptr->nr_input_qs) {
909 q = irq_ptr->input_qs[0];
910 } else if (irq_ptr->nr_output_qs) {
911 q = irq_ptr->output_qs[0];
912 } else {
913 dump_stack();
914 goto no_handler;
915 }
916 q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
917 0, -1, -1, irq_ptr->int_parm);
918no_handler:
919 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
920}
921
4c575423
JG
922static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
923 int dstat)
779e6e1c
JG
924{
925 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
926
4c575423 927 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
779e6e1c 928
4c575423 929 if (cstat)
779e6e1c 930 goto error;
4c575423 931 if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
779e6e1c 932 goto error;
4c575423
JG
933 if (!(dstat & DEV_STAT_DEV_END))
934 goto error;
935 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
936 return;
937
779e6e1c 938error:
22f99347
JG
939 DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
940 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c 941 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
779e6e1c
JG
942}
943
944/* qdio interrupt handler */
945void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
946 struct irb *irb)
947{
948 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
949 int cstat, dstat;
779e6e1c
JG
950
951 qdio_perf_stat_inc(&perf_stats.qdio_int);
952
953 if (!intparm || !irq_ptr) {
22f99347 954 DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
779e6e1c
JG
955 return;
956 }
957
958 if (IS_ERR(irb)) {
959 switch (PTR_ERR(irb)) {
960 case -EIO:
22f99347 961 DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
75cb71f3
JG
962 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
963 wake_up(&cdev->private->wait_q);
779e6e1c
JG
964 return;
965 default:
966 WARN_ON(1);
967 return;
968 }
969 }
22f99347 970 qdio_irq_check_sense(irq_ptr, irb);
779e6e1c
JG
971 cstat = irb->scsw.cmd.cstat;
972 dstat = irb->scsw.cmd.dstat;
973
974 switch (irq_ptr->state) {
975 case QDIO_IRQ_STATE_INACTIVE:
976 qdio_establish_handle_irq(cdev, cstat, dstat);
977 break;
779e6e1c
JG
978 case QDIO_IRQ_STATE_CLEANUP:
979 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
980 break;
779e6e1c
JG
981 case QDIO_IRQ_STATE_ESTABLISHED:
982 case QDIO_IRQ_STATE_ACTIVE:
983 if (cstat & SCHN_STAT_PCI) {
984 qdio_int_handler_pci(irq_ptr);
779e6e1c
JG
985 return;
986 }
4c575423 987 if (cstat || dstat)
779e6e1c
JG
988 qdio_handle_activate_check(cdev, intparm, cstat,
989 dstat);
4c575423 990 break;
779e6e1c
JG
991 default:
992 WARN_ON(1);
993 }
994 wake_up(&cdev->private->wait_q);
995}
996
997/**
998 * qdio_get_ssqd_desc - get qdio subchannel description
999 * @cdev: ccw device to get description for
bbd50e17 1000 * @data: where to store the ssqd
779e6e1c 1001 *
bbd50e17
JG
1002 * Returns 0 or an error code. The results of the chsc are stored in the
1003 * specified structure.
779e6e1c 1004 */
bbd50e17
JG
1005int qdio_get_ssqd_desc(struct ccw_device *cdev,
1006 struct qdio_ssqd_desc *data)
779e6e1c 1007{
779e6e1c 1008
bbd50e17
JG
1009 if (!cdev || !cdev->private)
1010 return -EINVAL;
1011
22f99347 1012 DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
bbd50e17 1013 return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
779e6e1c
JG
1014}
1015EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
1016
1017/**
1018 * qdio_cleanup - shutdown queues and free data structures
1019 * @cdev: associated ccw device
1020 * @how: use halt or clear to shutdown
1021 *
700e982f
JG
1022 * This function calls qdio_shutdown() for @cdev with method @how.
1023 * and qdio_free(). The qdio_free() return value is ignored since
1024 * !irq_ptr is already checked.
779e6e1c
JG
1025 */
1026int qdio_cleanup(struct ccw_device *cdev, int how)
1027{
22f99347 1028 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c
JG
1029 int rc;
1030
779e6e1c
JG
1031 if (!irq_ptr)
1032 return -ENODEV;
1033
779e6e1c 1034 rc = qdio_shutdown(cdev, how);
700e982f
JG
1035
1036 qdio_free(cdev);
779e6e1c
JG
1037 return rc;
1038}
1039EXPORT_SYMBOL_GPL(qdio_cleanup);
1040
1041static void qdio_shutdown_queues(struct ccw_device *cdev)
1042{
1043 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1044 struct qdio_q *q;
1045 int i;
1046
1047 for_each_input_queue(irq_ptr, q, i)
c38f9608 1048 tasklet_kill(&q->tasklet);
779e6e1c
JG
1049
1050 for_each_output_queue(irq_ptr, q, i) {
779e6e1c 1051 del_timer(&q->u.out.timer);
c38f9608 1052 tasklet_kill(&q->tasklet);
779e6e1c
JG
1053 }
1054}
1055
1056/**
1057 * qdio_shutdown - shut down a qdio subchannel
1058 * @cdev: associated ccw device
1059 * @how: use halt or clear to shutdown
1060 */
1061int qdio_shutdown(struct ccw_device *cdev, int how)
1062{
22f99347 1063 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c
JG
1064 int rc;
1065 unsigned long flags;
779e6e1c 1066
779e6e1c
JG
1067 if (!irq_ptr)
1068 return -ENODEV;
1069
b4547402 1070 BUG_ON(irqs_disabled());
22f99347
JG
1071 DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
1072
779e6e1c
JG
1073 mutex_lock(&irq_ptr->setup_mutex);
1074 /*
1075 * Subchannel was already shot down. We cannot prevent being called
1076 * twice since cio may trigger a shutdown asynchronously.
1077 */
1078 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1079 mutex_unlock(&irq_ptr->setup_mutex);
1080 return 0;
1081 }
1082
c38f9608
JG
1083 /*
1084 * Indicate that the device is going down. Scheduling the queue
1085 * tasklets is forbidden from here on.
1086 */
1087 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1088
779e6e1c
JG
1089 tiqdio_remove_input_queues(irq_ptr);
1090 qdio_shutdown_queues(cdev);
1091 qdio_shutdown_debug_entries(irq_ptr, cdev);
1092
1093 /* cleanup subchannel */
1094 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1095
1096 if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
1097 rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
1098 else
1099 /* default behaviour is halt */
1100 rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
1101 if (rc) {
22f99347
JG
1102 DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
1103 DBF_ERROR("rc:%4d", rc);
779e6e1c
JG
1104 goto no_cleanup;
1105 }
1106
1107 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
1108 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1109 wait_event_interruptible_timeout(cdev->private->wait_q,
1110 irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
1111 irq_ptr->state == QDIO_IRQ_STATE_ERR,
1112 10 * HZ);
1113 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1114
1115no_cleanup:
1116 qdio_shutdown_thinint(irq_ptr);
1117
1118 /* restore interrupt handler */
1119 if ((void *)cdev->handler == (void *)qdio_int_handler)
1120 cdev->handler = irq_ptr->orig_handler;
1121 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1122
1123 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1124 mutex_unlock(&irq_ptr->setup_mutex);
779e6e1c
JG
1125 if (rc)
1126 return rc;
1127 return 0;
1128}
1129EXPORT_SYMBOL_GPL(qdio_shutdown);
1130
1131/**
1132 * qdio_free - free data structures for a qdio subchannel
1133 * @cdev: associated ccw device
1134 */
1135int qdio_free(struct ccw_device *cdev)
1136{
22f99347 1137 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
58eb27cd 1138
779e6e1c
JG
1139 if (!irq_ptr)
1140 return -ENODEV;
1141
22f99347 1142 DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
779e6e1c 1143 mutex_lock(&irq_ptr->setup_mutex);
22f99347
JG
1144
1145 if (irq_ptr->debug_area != NULL) {
1146 debug_unregister(irq_ptr->debug_area);
1147 irq_ptr->debug_area = NULL;
1148 }
779e6e1c
JG
1149 cdev->private->qdio_data = NULL;
1150 mutex_unlock(&irq_ptr->setup_mutex);
1151
1152 qdio_release_memory(irq_ptr);
1153 return 0;
1154}
1155EXPORT_SYMBOL_GPL(qdio_free);
1156
1157/**
1158 * qdio_initialize - allocate and establish queues for a qdio subchannel
1159 * @init_data: initialization data
1160 *
1161 * This function first allocates queues via qdio_allocate() and on success
1162 * establishes them via qdio_establish().
1163 */
1164int qdio_initialize(struct qdio_initialize *init_data)
1165{
1166 int rc;
779e6e1c
JG
1167
1168 rc = qdio_allocate(init_data);
1169 if (rc)
1170 return rc;
1171
1172 rc = qdio_establish(init_data);
1173 if (rc)
1174 qdio_free(init_data->cdev);
1175 return rc;
1176}
1177EXPORT_SYMBOL_GPL(qdio_initialize);
1178
1179/**
1180 * qdio_allocate - allocate qdio queues and associated data
1181 * @init_data: initialization data
1182 */
1183int qdio_allocate(struct qdio_initialize *init_data)
1184{
1185 struct qdio_irq *irq_ptr;
779e6e1c 1186
22f99347 1187 DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
779e6e1c
JG
1188
1189 if ((init_data->no_input_qs && !init_data->input_handler) ||
1190 (init_data->no_output_qs && !init_data->output_handler))
1191 return -EINVAL;
1192
1193 if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
1194 (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
1195 return -EINVAL;
1196
1197 if ((!init_data->input_sbal_addr_array) ||
1198 (!init_data->output_sbal_addr_array))
1199 return -EINVAL;
1200
779e6e1c
JG
1201 /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
1202 irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1203 if (!irq_ptr)
1204 goto out_err;
779e6e1c
JG
1205
1206 mutex_init(&irq_ptr->setup_mutex);
22f99347 1207 qdio_allocate_dbf(init_data, irq_ptr);
779e6e1c
JG
1208
1209 /*
1210 * Allocate a page for the chsc calls in qdio_establish.
1211 * Must be pre-allocated since a zfcp recovery will call
1212 * qdio_establish. In case of low memory and swap on a zfcp disk
1213 * we may not be able to allocate memory otherwise.
1214 */
1215 irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
1216 if (!irq_ptr->chsc_page)
1217 goto out_rel;
1218
1219 /* qdr is used in ccw1.cda which is u32 */
3b8e3004 1220 irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
779e6e1c
JG
1221 if (!irq_ptr->qdr)
1222 goto out_rel;
1223 WARN_ON((unsigned long)irq_ptr->qdr & 0xfff);
1224
779e6e1c
JG
1225 if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
1226 init_data->no_output_qs))
1227 goto out_rel;
1228
1229 init_data->cdev->private->qdio_data = irq_ptr;
1230 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1231 return 0;
1232out_rel:
1233 qdio_release_memory(irq_ptr);
1234out_err:
1235 return -ENOMEM;
1236}
1237EXPORT_SYMBOL_GPL(qdio_allocate);
1238
1239/**
1240 * qdio_establish - establish queues on a qdio subchannel
1241 * @init_data: initialization data
1242 */
1243int qdio_establish(struct qdio_initialize *init_data)
1244{
779e6e1c
JG
1245 struct qdio_irq *irq_ptr;
1246 struct ccw_device *cdev = init_data->cdev;
1247 unsigned long saveflags;
1248 int rc;
1249
22f99347 1250 DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
58eb27cd 1251
779e6e1c
JG
1252 irq_ptr = cdev->private->qdio_data;
1253 if (!irq_ptr)
1254 return -ENODEV;
1255
1256 if (cdev->private->state != DEV_STATE_ONLINE)
1257 return -EINVAL;
1258
779e6e1c
JG
1259 mutex_lock(&irq_ptr->setup_mutex);
1260 qdio_setup_irq(init_data);
1261
1262 rc = qdio_establish_thinint(irq_ptr);
1263 if (rc) {
1264 mutex_unlock(&irq_ptr->setup_mutex);
1265 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1266 return rc;
1267 }
1268
1269 /* establish q */
1270 irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
1271 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1272 irq_ptr->ccw.count = irq_ptr->equeue.count;
1273 irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
1274
1275 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1276 ccw_device_set_options_mask(cdev, 0);
1277
1278 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
1279 if (rc) {
22f99347
JG
1280 DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
1281 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1282 }
1283 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1284
1285 if (rc) {
1286 mutex_unlock(&irq_ptr->setup_mutex);
1287 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1288 return rc;
1289 }
1290
1291 wait_event_interruptible_timeout(cdev->private->wait_q,
1292 irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
1293 irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
1294
1295 if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
1296 mutex_unlock(&irq_ptr->setup_mutex);
1297 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1298 return -EIO;
1299 }
1300
1301 qdio_setup_ssqd_info(irq_ptr);
22f99347
JG
1302 DBF_EVENT("qDmmwc:%2x", irq_ptr->ssqd_desc.mmwc);
1303 DBF_EVENT("qib ac:%4x", irq_ptr->qib.ac);
779e6e1c
JG
1304
1305 /* qebsm is now setup if available, initialize buffer states */
1306 qdio_init_buf_states(irq_ptr);
1307
1308 mutex_unlock(&irq_ptr->setup_mutex);
1309 qdio_print_subchannel_info(irq_ptr, cdev);
1310 qdio_setup_debug_entries(irq_ptr, cdev);
1311 return 0;
1312}
1313EXPORT_SYMBOL_GPL(qdio_establish);
1314
1315/**
1316 * qdio_activate - activate queues on a qdio subchannel
1317 * @cdev: associated cdev
1318 */
1319int qdio_activate(struct ccw_device *cdev)
1320{
1321 struct qdio_irq *irq_ptr;
1322 int rc;
1323 unsigned long saveflags;
779e6e1c 1324
22f99347 1325 DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
58eb27cd 1326
779e6e1c
JG
1327 irq_ptr = cdev->private->qdio_data;
1328 if (!irq_ptr)
1329 return -ENODEV;
1330
1331 if (cdev->private->state != DEV_STATE_ONLINE)
1332 return -EINVAL;
1333
1334 mutex_lock(&irq_ptr->setup_mutex);
1335 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1336 rc = -EBUSY;
1337 goto out;
1338 }
1339
779e6e1c
JG
1340 irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
1341 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1342 irq_ptr->ccw.count = irq_ptr->aqueue.count;
1343 irq_ptr->ccw.cda = 0;
1344
1345 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1346 ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
1347
1348 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
1349 0, DOIO_DENY_PREFETCH);
1350 if (rc) {
22f99347
JG
1351 DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
1352 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1353 }
1354 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1355
1356 if (rc)
1357 goto out;
1358
1359 if (is_thinint_irq(irq_ptr))
1360 tiqdio_add_input_queues(irq_ptr);
1361
1362 /* wait for subchannel to become active */
1363 msleep(5);
1364
1365 switch (irq_ptr->state) {
1366 case QDIO_IRQ_STATE_STOPPED:
1367 case QDIO_IRQ_STATE_ERR:
e4c14e20
JG
1368 rc = -EIO;
1369 break;
779e6e1c
JG
1370 default:
1371 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
1372 rc = 0;
1373 }
1374out:
1375 mutex_unlock(&irq_ptr->setup_mutex);
1376 return rc;
1377}
1378EXPORT_SYMBOL_GPL(qdio_activate);
1379
1380static inline int buf_in_between(int bufnr, int start, int count)
1381{
1382 int end = add_buf(start, count);
1383
1384 if (end > start) {
1385 if (bufnr >= start && bufnr < end)
1386 return 1;
1387 else
1388 return 0;
1389 }
1390
1391 /* wrap-around case */
1392 if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
1393 (bufnr < end))
1394 return 1;
1395 else
1396 return 0;
1397}
1398
1399/**
1400 * handle_inbound - reset processed input buffers
1401 * @q: queue containing the buffers
1402 * @callflags: flags
1403 * @bufnr: first buffer to process
1404 * @count: how many buffers are emptied
1405 */
d303b6fd
JG
1406static int handle_inbound(struct qdio_q *q, unsigned int callflags,
1407 int bufnr, int count)
779e6e1c 1408{
d303b6fd 1409 int used, diff;
779e6e1c 1410
50f769df
JG
1411 if (!q->u.in.polling)
1412 goto set;
1413
1414 /* protect against stop polling setting an ACK for an emptied slsb */
1415 if (count == QDIO_MAX_BUFFERS_PER_Q) {
1416 /* overwriting everything, just delete polling status */
1417 q->u.in.polling = 0;
1418 q->u.in.ack_count = 0;
1419 goto set;
e85dea0e 1420 } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
50f769df 1421 if (is_qebsm(q)) {
e85dea0e 1422 /* partial overwrite, just update ack_start */
50f769df 1423 diff = add_buf(bufnr, count);
e85dea0e 1424 diff = sub_buf(diff, q->u.in.ack_start);
50f769df
JG
1425 q->u.in.ack_count -= diff;
1426 if (q->u.in.ack_count <= 0) {
1427 q->u.in.polling = 0;
1428 q->u.in.ack_count = 0;
50f769df
JG
1429 goto set;
1430 }
e85dea0e 1431 q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
50f769df
JG
1432 }
1433 else
1434 /* the only ACK will be deleted, so stop polling */
779e6e1c 1435 q->u.in.polling = 0;
50f769df 1436 }
779e6e1c 1437
50f769df 1438set:
779e6e1c 1439 count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
779e6e1c
JG
1440
1441 used = atomic_add_return(count, &q->nr_buf_used) - count;
1442 BUG_ON(used + count > QDIO_MAX_BUFFERS_PER_Q);
1443
1444 /* no need to signal as long as the adapter had free buffers */
1445 if (used)
d303b6fd 1446 return 0;
779e6e1c 1447
d303b6fd
JG
1448 if (need_siga_in(q))
1449 return qdio_siga_input(q);
1450 return 0;
779e6e1c
JG
1451}
1452
1453/**
1454 * handle_outbound - process filled outbound buffers
1455 * @q: queue containing the buffers
1456 * @callflags: flags
1457 * @bufnr: first buffer to process
1458 * @count: how many buffers are filled
1459 */
d303b6fd
JG
1460static int handle_outbound(struct qdio_q *q, unsigned int callflags,
1461 int bufnr, int count)
779e6e1c
JG
1462{
1463 unsigned char state;
d303b6fd 1464 int used, rc = 0;
779e6e1c
JG
1465
1466 qdio_perf_stat_inc(&perf_stats.outbound_handler);
1467
1468 count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
1469 used = atomic_add_return(count, &q->nr_buf_used);
1470 BUG_ON(used > QDIO_MAX_BUFFERS_PER_Q);
1471
1472 if (callflags & QDIO_FLAG_PCI_OUT)
1473 q->u.out.pci_out_enabled = 1;
1474 else
1475 q->u.out.pci_out_enabled = 0;
1476
1477 if (queue_type(q) == QDIO_IQDIO_QFMT) {
1478 if (multicast_outbound(q))
d303b6fd 1479 rc = qdio_kick_outbound_q(q);
779e6e1c 1480 else
7a0f4755
KDW
1481 if ((q->irq_ptr->ssqd_desc.mmwc > 1) &&
1482 (count > 1) &&
1483 (count <= q->irq_ptr->ssqd_desc.mmwc)) {
1484 /* exploit enhanced SIGA */
1485 q->u.out.use_enh_siga = 1;
d303b6fd 1486 rc = qdio_kick_outbound_q(q);
7a0f4755
KDW
1487 } else {
1488 /*
1489 * One siga-w per buffer required for unicast
1490 * HiperSockets.
1491 */
1492 q->u.out.use_enh_siga = 0;
d303b6fd
JG
1493 while (count--) {
1494 rc = qdio_kick_outbound_q(q);
1495 if (rc)
1496 goto out;
1497 }
7a0f4755 1498 }
779e6e1c
JG
1499 goto out;
1500 }
1501
1502 if (need_siga_sync(q)) {
1503 qdio_siga_sync_q(q);
1504 goto out;
1505 }
1506
1507 /* try to fast requeue buffers */
50f769df 1508 get_buf_state(q, prev_buf(bufnr), &state, 0);
779e6e1c 1509 if (state != SLSB_CU_OUTPUT_PRIMED)
d303b6fd 1510 rc = qdio_kick_outbound_q(q);
779e6e1c 1511 else {
22f99347 1512 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "fast-req");
779e6e1c
JG
1513 qdio_perf_stat_inc(&perf_stats.fast_requeue);
1514 }
1515out:
779e6e1c 1516 tasklet_schedule(&q->tasklet);
d303b6fd 1517 return rc;
779e6e1c
JG
1518}
1519
1520/**
1521 * do_QDIO - process input or output buffers
1522 * @cdev: associated ccw_device for the qdio subchannel
1523 * @callflags: input or output and special flags from the program
1524 * @q_nr: queue number
1525 * @bufnr: buffer number
1526 * @count: how many buffers to process
1527 */
1528int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
1529 int q_nr, int bufnr, int count)
1530{
1531 struct qdio_irq *irq_ptr;
779e6e1c
JG
1532
1533 if ((bufnr > QDIO_MAX_BUFFERS_PER_Q) ||
1534 (count > QDIO_MAX_BUFFERS_PER_Q) ||
6b9d8e80 1535 (q_nr >= QDIO_MAX_QUEUES_PER_IRQ))
779e6e1c
JG
1536 return -EINVAL;
1537
1538 if (!count)
1539 return 0;
1540
1541 irq_ptr = cdev->private->qdio_data;
1542 if (!irq_ptr)
1543 return -ENODEV;
1544
779e6e1c 1545 if (callflags & QDIO_FLAG_SYNC_INPUT)
22f99347 1546 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO input");
779e6e1c 1547 else
22f99347
JG
1548 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO output");
1549 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "q:%1d flag:%4x", q_nr, callflags);
1550 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "buf:%2d cnt:%3d", bufnr, count);
779e6e1c
JG
1551
1552 if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
1553 return -EBUSY;
1554
1555 if (callflags & QDIO_FLAG_SYNC_INPUT)
d303b6fd
JG
1556 return handle_inbound(irq_ptr->input_qs[q_nr],
1557 callflags, bufnr, count);
779e6e1c 1558 else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
d303b6fd
JG
1559 return handle_outbound(irq_ptr->output_qs[q_nr],
1560 callflags, bufnr, count);
1561 return -EINVAL;
779e6e1c
JG
1562}
1563EXPORT_SYMBOL_GPL(do_QDIO);
1564
1565static int __init init_QDIO(void)
1566{
1567 int rc;
1568
1569 rc = qdio_setup_init();
1570 if (rc)
1571 return rc;
1572 rc = tiqdio_allocate_memory();
1573 if (rc)
1574 goto out_cache;
1575 rc = qdio_debug_init();
1576 if (rc)
1577 goto out_ti;
1578 rc = qdio_setup_perf_stats();
1579 if (rc)
1580 goto out_debug;
1581 rc = tiqdio_register_thinints();
1582 if (rc)
1583 goto out_perf;
1584 return 0;
1585
1586out_perf:
1587 qdio_remove_perf_stats();
1588out_debug:
1589 qdio_debug_exit();
1590out_ti:
1591 tiqdio_free_memory();
1592out_cache:
1593 qdio_setup_exit();
1594 return rc;
1595}
1596
1597static void __exit exit_QDIO(void)
1598{
1599 tiqdio_unregister_thinints();
1600 tiqdio_free_memory();
1601 qdio_remove_perf_stats();
1602 qdio_debug_exit();
1603 qdio_setup_exit();
1604}
1605
1606module_init(init_QDIO);
1607module_exit(exit_QDIO);