]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/s390/cio/qdio_main.c
[S390] cio: fix sanity checks in device_ops.
[mirror_ubuntu-artful-kernel.git] / drivers / s390 / cio / qdio_main.c
CommitLineData
779e6e1c
JG
1/*
2 * linux/drivers/s390/cio/qdio_main.c
3 *
4 * Linux for s390 qdio support, buffer handling, qdio API and module support.
5 *
6 * Copyright 2000,2008 IBM Corp.
7 * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
8 * Jan Glauber <jang@linux.vnet.ibm.com>
9 * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
10 */
11#include <linux/module.h>
12#include <linux/init.h>
13#include <linux/kernel.h>
14#include <linux/timer.h>
15#include <linux/delay.h>
16#include <asm/atomic.h>
17#include <asm/debug.h>
18#include <asm/qdio.h>
19
20#include "cio.h"
21#include "css.h"
22#include "device.h"
23#include "qdio.h"
24#include "qdio_debug.h"
25#include "qdio_perf.h"
26
27MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
28 "Jan Glauber <jang@linux.vnet.ibm.com>");
29MODULE_DESCRIPTION("QDIO base support");
30MODULE_LICENSE("GPL");
31
32static inline int do_siga_sync(struct subchannel_id schid,
33 unsigned int out_mask, unsigned int in_mask)
34{
35 register unsigned long __fc asm ("0") = 2;
36 register struct subchannel_id __schid asm ("1") = schid;
37 register unsigned long out asm ("2") = out_mask;
38 register unsigned long in asm ("3") = in_mask;
39 int cc;
40
41 asm volatile(
42 " siga 0\n"
43 " ipm %0\n"
44 " srl %0,28\n"
45 : "=d" (cc)
46 : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
47 return cc;
48}
49
50static inline int do_siga_input(struct subchannel_id schid, unsigned int mask)
51{
52 register unsigned long __fc asm ("0") = 1;
53 register struct subchannel_id __schid asm ("1") = schid;
54 register unsigned long __mask asm ("2") = mask;
55 int cc;
56
57 asm volatile(
58 " siga 0\n"
59 " ipm %0\n"
60 " srl %0,28\n"
61 : "=d" (cc)
62 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc", "memory");
63 return cc;
64}
65
66/**
67 * do_siga_output - perform SIGA-w/wt function
68 * @schid: subchannel id or in case of QEBSM the subchannel token
69 * @mask: which output queues to process
70 * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
71 * @fc: function code to perform
72 *
73 * Returns cc or QDIO_ERROR_SIGA_ACCESS_EXCEPTION.
74 * Note: For IQDC unicast queues only the highest priority queue is processed.
75 */
76static inline int do_siga_output(unsigned long schid, unsigned long mask,
7a0b4cbc 77 unsigned int *bb, unsigned int fc)
779e6e1c
JG
78{
79 register unsigned long __fc asm("0") = fc;
80 register unsigned long __schid asm("1") = schid;
81 register unsigned long __mask asm("2") = mask;
82 int cc = QDIO_ERROR_SIGA_ACCESS_EXCEPTION;
83
84 asm volatile(
85 " siga 0\n"
86 "0: ipm %0\n"
87 " srl %0,28\n"
88 "1:\n"
89 EX_TABLE(0b, 1b)
90 : "+d" (cc), "+d" (__fc), "+d" (__schid), "+d" (__mask)
91 : : "cc", "memory");
92 *bb = ((unsigned int) __fc) >> 31;
93 return cc;
94}
95
96static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
97{
779e6e1c
JG
98 /* all done or next buffer state different */
99 if (ccq == 0 || ccq == 32)
100 return 0;
101 /* not all buffers processed */
102 if (ccq == 96 || ccq == 97)
103 return 1;
104 /* notify devices immediately */
22f99347 105 DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
779e6e1c
JG
106 return -EIO;
107}
108
109/**
110 * qdio_do_eqbs - extract buffer states for QEBSM
111 * @q: queue to manipulate
112 * @state: state of the extracted buffers
113 * @start: buffer number to start at
114 * @count: count of buffers to examine
50f769df 115 * @auto_ack: automatically acknowledge buffers
779e6e1c 116 *
73ac36ea 117 * Returns the number of successfully extracted equal buffer states.
779e6e1c
JG
118 * Stops processing if a state is different from the last buffers state.
119 */
120static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
50f769df 121 int start, int count, int auto_ack)
779e6e1c
JG
122{
123 unsigned int ccq = 0;
124 int tmp_count = count, tmp_start = start;
125 int nr = q->nr;
126 int rc;
779e6e1c
JG
127
128 BUG_ON(!q->irq_ptr->sch_token);
23589d05 129 qdio_perf_stat_inc(&perf_stats.debug_eqbs_all);
779e6e1c
JG
130
131 if (!q->is_input_q)
132 nr += q->irq_ptr->nr_input_qs;
133again:
50f769df
JG
134 ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
135 auto_ack);
779e6e1c
JG
136 rc = qdio_check_ccq(q, ccq);
137
138 /* At least one buffer was processed, return and extract the remaining
139 * buffers later.
140 */
23589d05
JG
141 if ((ccq == 96) && (count != tmp_count)) {
142 qdio_perf_stat_inc(&perf_stats.debug_eqbs_incomplete);
779e6e1c 143 return (count - tmp_count);
23589d05 144 }
22f99347 145
779e6e1c 146 if (rc == 1) {
22f99347 147 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
779e6e1c
JG
148 goto again;
149 }
150
151 if (rc < 0) {
22f99347
JG
152 DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
153 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
154 q->handler(q->irq_ptr->cdev,
155 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
156 0, -1, -1, q->irq_ptr->int_parm);
157 return 0;
158 }
159 return count - tmp_count;
160}
161
162/**
163 * qdio_do_sqbs - set buffer states for QEBSM
164 * @q: queue to manipulate
165 * @state: new state of the buffers
166 * @start: first buffer number to change
167 * @count: how many buffers to change
168 *
169 * Returns the number of successfully changed buffers.
170 * Does retrying until the specified count of buffer states is set or an
171 * error occurs.
172 */
173static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
174 int count)
175{
176 unsigned int ccq = 0;
177 int tmp_count = count, tmp_start = start;
178 int nr = q->nr;
179 int rc;
779e6e1c 180
50f769df
JG
181 if (!count)
182 return 0;
183
779e6e1c 184 BUG_ON(!q->irq_ptr->sch_token);
23589d05 185 qdio_perf_stat_inc(&perf_stats.debug_sqbs_all);
779e6e1c
JG
186
187 if (!q->is_input_q)
188 nr += q->irq_ptr->nr_input_qs;
189again:
190 ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
191 rc = qdio_check_ccq(q, ccq);
192 if (rc == 1) {
22f99347 193 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
23589d05 194 qdio_perf_stat_inc(&perf_stats.debug_sqbs_incomplete);
779e6e1c
JG
195 goto again;
196 }
197 if (rc < 0) {
22f99347
JG
198 DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
199 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
200 q->handler(q->irq_ptr->cdev,
201 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
202 0, -1, -1, q->irq_ptr->int_parm);
203 return 0;
204 }
205 WARN_ON(tmp_count);
206 return count - tmp_count;
207}
208
209/* returns number of examined buffers and their common state in *state */
210static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
50f769df
JG
211 unsigned char *state, unsigned int count,
212 int auto_ack)
779e6e1c
JG
213{
214 unsigned char __state = 0;
215 int i;
216
217 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
218 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
219
220 if (is_qebsm(q))
50f769df 221 return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
779e6e1c
JG
222
223 for (i = 0; i < count; i++) {
224 if (!__state)
225 __state = q->slsb.val[bufnr];
226 else if (q->slsb.val[bufnr] != __state)
227 break;
228 bufnr = next_buf(bufnr);
229 }
230 *state = __state;
231 return i;
232}
233
234inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
50f769df 235 unsigned char *state, int auto_ack)
779e6e1c 236{
50f769df 237 return get_buf_states(q, bufnr, state, 1, auto_ack);
779e6e1c
JG
238}
239
240/* wrap-around safe setting of slsb states, returns number of changed buffers */
241static inline int set_buf_states(struct qdio_q *q, int bufnr,
242 unsigned char state, int count)
243{
244 int i;
245
246 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
247 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
248
249 if (is_qebsm(q))
250 return qdio_do_sqbs(q, state, bufnr, count);
251
252 for (i = 0; i < count; i++) {
253 xchg(&q->slsb.val[bufnr], state);
254 bufnr = next_buf(bufnr);
255 }
256 return count;
257}
258
259static inline int set_buf_state(struct qdio_q *q, int bufnr,
260 unsigned char state)
261{
262 return set_buf_states(q, bufnr, state, 1);
263}
264
265/* set slsb states to initial state */
266void qdio_init_buf_states(struct qdio_irq *irq_ptr)
267{
268 struct qdio_q *q;
269 int i;
270
271 for_each_input_queue(irq_ptr, q, i)
272 set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
273 QDIO_MAX_BUFFERS_PER_Q);
274 for_each_output_queue(irq_ptr, q, i)
275 set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
276 QDIO_MAX_BUFFERS_PER_Q);
277}
278
279static int qdio_siga_sync(struct qdio_q *q, unsigned int output,
280 unsigned int input)
281{
282 int cc;
283
284 if (!need_siga_sync(q))
285 return 0;
286
7a0b4cbc 287 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
779e6e1c
JG
288 qdio_perf_stat_inc(&perf_stats.siga_sync);
289
290 cc = do_siga_sync(q->irq_ptr->schid, output, input);
22f99347
JG
291 if (cc)
292 DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
779e6e1c
JG
293 return cc;
294}
295
296inline int qdio_siga_sync_q(struct qdio_q *q)
297{
298 if (q->is_input_q)
299 return qdio_siga_sync(q, 0, q->mask);
300 else
301 return qdio_siga_sync(q, q->mask, 0);
302}
303
304static inline int qdio_siga_sync_out(struct qdio_q *q)
305{
306 return qdio_siga_sync(q, ~0U, 0);
307}
308
309static inline int qdio_siga_sync_all(struct qdio_q *q)
310{
311 return qdio_siga_sync(q, ~0U, ~0U);
312}
313
7a0b4cbc 314static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit)
779e6e1c 315{
779e6e1c 316 unsigned long schid;
7a0b4cbc
JG
317 unsigned int fc = 0;
318 u64 start_time = 0;
319 int cc;
779e6e1c 320
7a0b4cbc 321 if (q->u.out.use_enh_siga)
7a0f4755 322 fc = 3;
7a0b4cbc
JG
323
324 if (is_qebsm(q)) {
779e6e1c
JG
325 schid = q->irq_ptr->sch_token;
326 fc |= 0x80;
327 }
7a0b4cbc
JG
328 else
329 schid = *((u32 *)&q->irq_ptr->schid);
779e6e1c 330
779e6e1c 331again:
7a0b4cbc
JG
332 cc = do_siga_output(schid, q->mask, busy_bit, fc);
333
334 /* hipersocket busy condition */
335 if (*busy_bit) {
336 WARN_ON(queue_type(q) != QDIO_IQDIO_QFMT || cc != 2);
58eb27cd 337
7a0b4cbc 338 if (!start_time) {
779e6e1c 339 start_time = get_usecs();
7a0b4cbc
JG
340 goto again;
341 }
342 if ((get_usecs() - start_time) < QDIO_BUSY_BIT_PATIENCE)
779e6e1c
JG
343 goto again;
344 }
779e6e1c
JG
345 return cc;
346}
347
348static inline int qdio_siga_input(struct qdio_q *q)
349{
350 int cc;
351
22f99347 352 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
779e6e1c
JG
353 qdio_perf_stat_inc(&perf_stats.siga_in);
354
355 cc = do_siga_input(q->irq_ptr->schid, q->mask);
356 if (cc)
22f99347 357 DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
779e6e1c
JG
358 return cc;
359}
360
361/* called from thinint inbound handler */
362void qdio_sync_after_thinint(struct qdio_q *q)
363{
364 if (pci_out_supported(q)) {
365 if (need_siga_sync_thinint(q))
366 qdio_siga_sync_all(q);
367 else if (need_siga_sync_out_thinint(q))
368 qdio_siga_sync_out(q);
369 } else
370 qdio_siga_sync_q(q);
371}
372
373inline void qdio_stop_polling(struct qdio_q *q)
374{
50f769df 375 if (!q->u.in.polling)
779e6e1c 376 return;
50f769df 377
779e6e1c
JG
378 q->u.in.polling = 0;
379 qdio_perf_stat_inc(&perf_stats.debug_stop_polling);
380
381 /* show the card that we are not polling anymore */
50f769df 382 if (is_qebsm(q)) {
e85dea0e 383 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
384 q->u.in.ack_count);
385 q->u.in.ack_count = 0;
386 } else
e85dea0e 387 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
779e6e1c
JG
388}
389
50f769df 390static void announce_buffer_error(struct qdio_q *q, int count)
779e6e1c 391{
7a0b4cbc 392 q->qdio_error |= QDIO_ERROR_SLSB_STATE;
50f769df
JG
393
394 /* special handling for no target buffer empty */
395 if ((!q->is_input_q &&
396 (q->sbal[q->first_to_check]->element[15].flags & 0xff) == 0x10)) {
397 qdio_perf_stat_inc(&perf_stats.outbound_target_full);
398 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%3d",
399 q->first_to_check);
400 return;
401 }
402
22f99347
JG
403 DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
404 DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
50f769df 405 DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
22f99347
JG
406 DBF_ERROR("F14:%2x F15:%2x",
407 q->sbal[q->first_to_check]->element[14].flags & 0xff,
408 q->sbal[q->first_to_check]->element[15].flags & 0xff);
50f769df 409}
779e6e1c 410
50f769df
JG
411static inline void inbound_primed(struct qdio_q *q, int count)
412{
413 int new;
414
415 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %3d", count);
416
417 /* for QEBSM the ACK was already set by EQBS */
418 if (is_qebsm(q)) {
419 if (!q->u.in.polling) {
420 q->u.in.polling = 1;
421 q->u.in.ack_count = count;
e85dea0e 422 q->u.in.ack_start = q->first_to_check;
50f769df
JG
423 return;
424 }
425
426 /* delete the previous ACK's */
e85dea0e 427 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
428 q->u.in.ack_count);
429 q->u.in.ack_count = count;
e85dea0e 430 q->u.in.ack_start = q->first_to_check;
50f769df
JG
431 return;
432 }
433
434 /*
435 * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
436 * or by the next inbound run.
437 */
438 new = add_buf(q->first_to_check, count - 1);
439 if (q->u.in.polling) {
440 /* reset the previous ACK but first set the new one */
441 set_buf_state(q, new, SLSB_P_INPUT_ACK);
e85dea0e 442 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
3fdf1e18 443 } else {
50f769df 444 q->u.in.polling = 1;
3fdf1e18 445 set_buf_state(q, new, SLSB_P_INPUT_ACK);
50f769df
JG
446 }
447
e85dea0e 448 q->u.in.ack_start = new;
50f769df
JG
449 count--;
450 if (!count)
451 return;
452
453 /*
454 * Need to change all PRIMED buffers to NOT_INIT, otherwise
455 * we're loosing initiative in the thinint code.
456 */
3fdf1e18 457 set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT,
50f769df 458 count);
779e6e1c
JG
459}
460
461static int get_inbound_buffer_frontier(struct qdio_q *q)
462{
463 int count, stop;
464 unsigned char state;
465
779e6e1c
JG
466 /*
467 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
468 * would return 0.
469 */
470 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
471 stop = add_buf(q->first_to_check, count);
472
473 /*
474 * No siga sync here, as a PCI or we after a thin interrupt
475 * will sync the queues.
476 */
477
478 /* need to set count to 1 for non-qebsm */
479 if (!is_qebsm(q))
480 count = 1;
481
482check_next:
483 if (q->first_to_check == stop)
484 goto out;
485
50f769df 486 count = get_buf_states(q, q->first_to_check, &state, count, 1);
779e6e1c
JG
487 if (!count)
488 goto out;
489
490 switch (state) {
491 case SLSB_P_INPUT_PRIMED:
50f769df 492 inbound_primed(q, count);
779e6e1c
JG
493 /*
494 * No siga-sync needed for non-qebsm here, as the inbound queue
495 * will be synced on the next siga-r, resp.
496 * tiqdio_is_inbound_q_done will do the siga-sync.
497 */
498 q->first_to_check = add_buf(q->first_to_check, count);
499 atomic_sub(count, &q->nr_buf_used);
500 goto check_next;
501 case SLSB_P_INPUT_ERROR:
50f769df 502 announce_buffer_error(q, count);
779e6e1c
JG
503 /* process the buffer, the upper layer will take care of it */
504 q->first_to_check = add_buf(q->first_to_check, count);
505 atomic_sub(count, &q->nr_buf_used);
506 break;
507 case SLSB_CU_INPUT_EMPTY:
508 case SLSB_P_INPUT_NOT_INIT:
509 case SLSB_P_INPUT_ACK:
22f99347 510 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
779e6e1c
JG
511 break;
512 default:
513 BUG();
514 }
515out:
779e6e1c
JG
516 return q->first_to_check;
517}
518
519int qdio_inbound_q_moved(struct qdio_q *q)
520{
521 int bufnr;
522
523 bufnr = get_inbound_buffer_frontier(q);
524
e85dea0e
JG
525 if ((bufnr != q->last_move) || q->qdio_error) {
526 q->last_move = bufnr;
779e6e1c
JG
527 if (!need_siga_sync(q) && !pci_out_supported(q))
528 q->u.in.timestamp = get_usecs();
529
22f99347 530 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in moved");
779e6e1c
JG
531 return 1;
532 } else
533 return 0;
534}
535
536static int qdio_inbound_q_done(struct qdio_q *q)
537{
9a1ce28a 538 unsigned char state = 0;
779e6e1c
JG
539
540 if (!atomic_read(&q->nr_buf_used))
541 return 1;
542
543 /*
544 * We need that one for synchronization with the adapter, as it
545 * does a kind of PCI avoidance.
546 */
547 qdio_siga_sync_q(q);
548
50f769df 549 get_buf_state(q, q->first_to_check, &state, 0);
779e6e1c
JG
550 if (state == SLSB_P_INPUT_PRIMED)
551 /* we got something to do */
552 return 0;
553
554 /* on VM, we don't poll, so the q is always done here */
555 if (need_siga_sync(q) || pci_out_supported(q))
556 return 1;
557
558 /*
559 * At this point we know, that inbound first_to_check
560 * has (probably) not moved (see qdio_inbound_processing).
561 */
562 if (get_usecs() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
22f99347
JG
563 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%3d",
564 q->first_to_check);
779e6e1c
JG
565 return 1;
566 } else {
22f99347
JG
567 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in notd:%3d",
568 q->first_to_check);
779e6e1c
JG
569 return 0;
570 }
571}
572
9c8a08d7 573void qdio_kick_handler(struct qdio_q *q)
779e6e1c 574{
9c8a08d7
JG
575 int start = q->first_to_kick;
576 int end = q->first_to_check;
577 int count;
779e6e1c
JG
578
579 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
580 return;
581
9c8a08d7
JG
582 count = sub_buf(end, start);
583
584 if (q->is_input_q) {
585 qdio_perf_stat_inc(&perf_stats.inbound_handler);
586 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%3d c:%3d", start, count);
587 } else {
588 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: nr:%1d", q->nr);
589 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "s:%3d c:%3d", start, count);
590 }
591
592 q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
593 q->irq_ptr->int_parm);
779e6e1c
JG
594
595 /* for the next time */
9c8a08d7 596 q->first_to_kick = end;
779e6e1c
JG
597 q->qdio_error = 0;
598}
599
600static void __qdio_inbound_processing(struct qdio_q *q)
601{
602 qdio_perf_stat_inc(&perf_stats.tasklet_inbound);
603again:
604 if (!qdio_inbound_q_moved(q))
605 return;
606
9c8a08d7 607 qdio_kick_handler(q);
779e6e1c
JG
608
609 if (!qdio_inbound_q_done(q))
610 /* means poll time is not yet over */
611 goto again;
612
613 qdio_stop_polling(q);
614 /*
615 * We need to check again to not lose initiative after
616 * resetting the ACK state.
617 */
618 if (!qdio_inbound_q_done(q))
619 goto again;
620}
621
622/* inbound tasklet */
623void qdio_inbound_processing(unsigned long data)
624{
625 struct qdio_q *q = (struct qdio_q *)data;
626 __qdio_inbound_processing(q);
627}
628
629static int get_outbound_buffer_frontier(struct qdio_q *q)
630{
631 int count, stop;
632 unsigned char state;
633
634 if (((queue_type(q) != QDIO_IQDIO_QFMT) && !pci_out_supported(q)) ||
635 (queue_type(q) == QDIO_IQDIO_QFMT && multicast_outbound(q)))
636 qdio_siga_sync_q(q);
637
638 /*
639 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
640 * would return 0.
641 */
642 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
643 stop = add_buf(q->first_to_check, count);
644
645 /* need to set count to 1 for non-qebsm */
646 if (!is_qebsm(q))
647 count = 1;
648
649check_next:
650 if (q->first_to_check == stop)
651 return q->first_to_check;
652
50f769df 653 count = get_buf_states(q, q->first_to_check, &state, count, 0);
779e6e1c
JG
654 if (!count)
655 return q->first_to_check;
656
657 switch (state) {
658 case SLSB_P_OUTPUT_EMPTY:
659 /* the adapter got it */
22f99347 660 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out empty:%1d %3d", q->nr, count);
779e6e1c
JG
661
662 atomic_sub(count, &q->nr_buf_used);
663 q->first_to_check = add_buf(q->first_to_check, count);
664 /*
665 * We fetch all buffer states at once. get_buf_states may
666 * return count < stop. For QEBSM we do not loop.
667 */
668 if (is_qebsm(q))
669 break;
670 goto check_next;
671 case SLSB_P_OUTPUT_ERROR:
50f769df 672 announce_buffer_error(q, count);
779e6e1c
JG
673 /* process the buffer, the upper layer will take care of it */
674 q->first_to_check = add_buf(q->first_to_check, count);
675 atomic_sub(count, &q->nr_buf_used);
676 break;
677 case SLSB_CU_OUTPUT_PRIMED:
678 /* the adapter has not fetched the output yet */
22f99347 679 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d", q->nr);
779e6e1c
JG
680 break;
681 case SLSB_P_OUTPUT_NOT_INIT:
682 case SLSB_P_OUTPUT_HALTED:
683 break;
684 default:
685 BUG();
686 }
687 return q->first_to_check;
688}
689
690/* all buffers processed? */
691static inline int qdio_outbound_q_done(struct qdio_q *q)
692{
693 return atomic_read(&q->nr_buf_used) == 0;
694}
695
696static inline int qdio_outbound_q_moved(struct qdio_q *q)
697{
698 int bufnr;
699
700 bufnr = get_outbound_buffer_frontier(q);
701
e85dea0e
JG
702 if ((bufnr != q->last_move) || q->qdio_error) {
703 q->last_move = bufnr;
22f99347 704 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
779e6e1c
JG
705 return 1;
706 } else
707 return 0;
708}
709
d303b6fd 710static int qdio_kick_outbound_q(struct qdio_q *q)
779e6e1c 711{
7a0b4cbc
JG
712 unsigned int busy_bit;
713 int cc;
779e6e1c
JG
714
715 if (!need_siga_out(q))
d303b6fd 716 return 0;
779e6e1c 717
7a0b4cbc
JG
718 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
719 qdio_perf_stat_inc(&perf_stats.siga_out);
720
721 cc = qdio_siga_output(q, &busy_bit);
722 switch (cc) {
779e6e1c 723 case 0:
779e6e1c 724 break;
7a0b4cbc
JG
725 case 2:
726 if (busy_bit) {
727 DBF_ERROR("%4x cc2 REP:%1d", SCH_NO(q), q->nr);
d303b6fd
JG
728 cc |= QDIO_ERROR_SIGA_BUSY;
729 } else
730 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
7a0b4cbc
JG
731 break;
732 case 1:
733 case 3:
734 DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
7a0b4cbc 735 break;
779e6e1c 736 }
d303b6fd 737 return cc;
779e6e1c
JG
738}
739
779e6e1c
JG
740static void __qdio_outbound_processing(struct qdio_q *q)
741{
779e6e1c 742 qdio_perf_stat_inc(&perf_stats.tasklet_outbound);
779e6e1c
JG
743 BUG_ON(atomic_read(&q->nr_buf_used) < 0);
744
745 if (qdio_outbound_q_moved(q))
9c8a08d7 746 qdio_kick_handler(q);
779e6e1c 747
c38f9608 748 if (queue_type(q) == QDIO_ZFCP_QFMT)
779e6e1c 749 if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
c38f9608 750 goto sched;
779e6e1c
JG
751
752 /* bail out for HiperSockets unicast queues */
753 if (queue_type(q) == QDIO_IQDIO_QFMT && !multicast_outbound(q))
754 return;
755
4bcb3a37 756 if ((queue_type(q) == QDIO_IQDIO_QFMT) &&
c38f9608
JG
757 (atomic_read(&q->nr_buf_used)) > QDIO_IQDIO_POLL_LVL)
758 goto sched;
4bcb3a37 759
779e6e1c
JG
760 if (q->u.out.pci_out_enabled)
761 return;
762
763 /*
764 * Now we know that queue type is either qeth without pci enabled
765 * or HiperSockets multicast. Make sure buffer switch from PRIMED to
766 * EMPTY is noticed and outbound_handler is called after some time.
767 */
768 if (qdio_outbound_q_done(q))
769 del_timer(&q->u.out.timer);
770 else {
771 if (!timer_pending(&q->u.out.timer)) {
772 mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
773 qdio_perf_stat_inc(&perf_stats.debug_tl_out_timer);
774 }
775 }
c38f9608
JG
776 return;
777
778sched:
779 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
780 return;
781 tasklet_schedule(&q->tasklet);
779e6e1c
JG
782}
783
784/* outbound tasklet */
785void qdio_outbound_processing(unsigned long data)
786{
787 struct qdio_q *q = (struct qdio_q *)data;
788 __qdio_outbound_processing(q);
789}
790
791void qdio_outbound_timer(unsigned long data)
792{
793 struct qdio_q *q = (struct qdio_q *)data;
c38f9608
JG
794
795 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
796 return;
779e6e1c
JG
797 tasklet_schedule(&q->tasklet);
798}
799
800/* called from thinint inbound tasklet */
801void qdio_check_outbound_after_thinint(struct qdio_q *q)
802{
803 struct qdio_q *out;
804 int i;
805
806 if (!pci_out_supported(q))
807 return;
808
809 for_each_output_queue(q->irq_ptr, out, i)
810 if (!qdio_outbound_q_done(out))
811 tasklet_schedule(&out->tasklet);
812}
813
814static inline void qdio_set_state(struct qdio_irq *irq_ptr,
815 enum qdio_irq_states state)
816{
22f99347 817 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
779e6e1c
JG
818
819 irq_ptr->state = state;
820 mb();
821}
822
22f99347 823static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
779e6e1c 824{
779e6e1c 825 if (irb->esw.esw0.erw.cons) {
22f99347
JG
826 DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
827 DBF_ERROR_HEX(irb, 64);
828 DBF_ERROR_HEX(irb->ecw, 64);
779e6e1c
JG
829 }
830}
831
832/* PCI interrupt handler */
833static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
834{
835 int i;
836 struct qdio_q *q;
837
c38f9608
JG
838 if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
839 return;
840
779e6e1c
JG
841 qdio_perf_stat_inc(&perf_stats.pci_int);
842
843 for_each_input_queue(irq_ptr, q, i)
844 tasklet_schedule(&q->tasklet);
845
846 if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
847 return;
848
849 for_each_output_queue(irq_ptr, q, i) {
850 if (qdio_outbound_q_done(q))
851 continue;
852
853 if (!siga_syncs_out_pci(q))
854 qdio_siga_sync_q(q);
855
856 tasklet_schedule(&q->tasklet);
857 }
858}
859
860static void qdio_handle_activate_check(struct ccw_device *cdev,
861 unsigned long intparm, int cstat, int dstat)
862{
863 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
864 struct qdio_q *q;
779e6e1c 865
22f99347
JG
866 DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
867 DBF_ERROR("intp :%lx", intparm);
868 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c
JG
869
870 if (irq_ptr->nr_input_qs) {
871 q = irq_ptr->input_qs[0];
872 } else if (irq_ptr->nr_output_qs) {
873 q = irq_ptr->output_qs[0];
874 } else {
875 dump_stack();
876 goto no_handler;
877 }
878 q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
879 0, -1, -1, irq_ptr->int_parm);
880no_handler:
881 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
882}
883
779e6e1c 884static int qdio_establish_check_errors(struct ccw_device *cdev, int cstat,
22f99347 885 int dstat)
779e6e1c
JG
886{
887 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
888
889 if (cstat || (dstat & ~(DEV_STAT_CHN_END | DEV_STAT_DEV_END))) {
22f99347 890 DBF_ERROR("EQ:ck con");
779e6e1c
JG
891 goto error;
892 }
893
894 if (!(dstat & DEV_STAT_DEV_END)) {
22f99347 895 DBF_ERROR("EQ:no dev");
779e6e1c
JG
896 goto error;
897 }
898
899 if (dstat & ~(DEV_STAT_CHN_END | DEV_STAT_DEV_END)) {
22f99347 900 DBF_ERROR("EQ: bad io");
779e6e1c
JG
901 goto error;
902 }
903 return 0;
904error:
22f99347
JG
905 DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
906 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
907
779e6e1c
JG
908 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
909 return 1;
910}
911
912static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
913 int dstat)
914{
915 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c 916
22f99347 917 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
779e6e1c
JG
918 if (!qdio_establish_check_errors(cdev, cstat, dstat))
919 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
920}
921
922/* qdio interrupt handler */
923void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
924 struct irb *irb)
925{
926 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
927 int cstat, dstat;
779e6e1c
JG
928
929 qdio_perf_stat_inc(&perf_stats.qdio_int);
930
931 if (!intparm || !irq_ptr) {
22f99347 932 DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
779e6e1c
JG
933 return;
934 }
935
936 if (IS_ERR(irb)) {
937 switch (PTR_ERR(irb)) {
938 case -EIO:
22f99347 939 DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
75cb71f3
JG
940 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
941 wake_up(&cdev->private->wait_q);
779e6e1c
JG
942 return;
943 default:
944 WARN_ON(1);
945 return;
946 }
947 }
22f99347 948 qdio_irq_check_sense(irq_ptr, irb);
779e6e1c
JG
949
950 cstat = irb->scsw.cmd.cstat;
951 dstat = irb->scsw.cmd.dstat;
952
953 switch (irq_ptr->state) {
954 case QDIO_IRQ_STATE_INACTIVE:
955 qdio_establish_handle_irq(cdev, cstat, dstat);
956 break;
957
958 case QDIO_IRQ_STATE_CLEANUP:
959 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
960 break;
961
962 case QDIO_IRQ_STATE_ESTABLISHED:
963 case QDIO_IRQ_STATE_ACTIVE:
964 if (cstat & SCHN_STAT_PCI) {
965 qdio_int_handler_pci(irq_ptr);
779e6e1c
JG
966 return;
967 }
968 if ((cstat & ~SCHN_STAT_PCI) || dstat) {
969 qdio_handle_activate_check(cdev, intparm, cstat,
970 dstat);
971 break;
972 }
973 default:
974 WARN_ON(1);
975 }
976 wake_up(&cdev->private->wait_q);
977}
978
979/**
980 * qdio_get_ssqd_desc - get qdio subchannel description
981 * @cdev: ccw device to get description for
bbd50e17 982 * @data: where to store the ssqd
779e6e1c 983 *
bbd50e17
JG
984 * Returns 0 or an error code. The results of the chsc are stored in the
985 * specified structure.
779e6e1c 986 */
bbd50e17
JG
987int qdio_get_ssqd_desc(struct ccw_device *cdev,
988 struct qdio_ssqd_desc *data)
779e6e1c 989{
779e6e1c 990
bbd50e17
JG
991 if (!cdev || !cdev->private)
992 return -EINVAL;
993
22f99347 994 DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
bbd50e17 995 return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
779e6e1c
JG
996}
997EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
998
999/**
1000 * qdio_cleanup - shutdown queues and free data structures
1001 * @cdev: associated ccw device
1002 * @how: use halt or clear to shutdown
1003 *
700e982f
JG
1004 * This function calls qdio_shutdown() for @cdev with method @how.
1005 * and qdio_free(). The qdio_free() return value is ignored since
1006 * !irq_ptr is already checked.
779e6e1c
JG
1007 */
1008int qdio_cleanup(struct ccw_device *cdev, int how)
1009{
22f99347 1010 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c
JG
1011 int rc;
1012
779e6e1c
JG
1013 if (!irq_ptr)
1014 return -ENODEV;
1015
779e6e1c 1016 rc = qdio_shutdown(cdev, how);
700e982f
JG
1017
1018 qdio_free(cdev);
779e6e1c
JG
1019 return rc;
1020}
1021EXPORT_SYMBOL_GPL(qdio_cleanup);
1022
1023static void qdio_shutdown_queues(struct ccw_device *cdev)
1024{
1025 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1026 struct qdio_q *q;
1027 int i;
1028
1029 for_each_input_queue(irq_ptr, q, i)
c38f9608 1030 tasklet_kill(&q->tasklet);
779e6e1c
JG
1031
1032 for_each_output_queue(irq_ptr, q, i) {
779e6e1c 1033 del_timer(&q->u.out.timer);
c38f9608 1034 tasklet_kill(&q->tasklet);
779e6e1c
JG
1035 }
1036}
1037
1038/**
1039 * qdio_shutdown - shut down a qdio subchannel
1040 * @cdev: associated ccw device
1041 * @how: use halt or clear to shutdown
1042 */
1043int qdio_shutdown(struct ccw_device *cdev, int how)
1044{
22f99347 1045 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c
JG
1046 int rc;
1047 unsigned long flags;
779e6e1c 1048
779e6e1c
JG
1049 if (!irq_ptr)
1050 return -ENODEV;
1051
b4547402 1052 BUG_ON(irqs_disabled());
22f99347
JG
1053 DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
1054
779e6e1c
JG
1055 mutex_lock(&irq_ptr->setup_mutex);
1056 /*
1057 * Subchannel was already shot down. We cannot prevent being called
1058 * twice since cio may trigger a shutdown asynchronously.
1059 */
1060 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1061 mutex_unlock(&irq_ptr->setup_mutex);
1062 return 0;
1063 }
1064
c38f9608
JG
1065 /*
1066 * Indicate that the device is going down. Scheduling the queue
1067 * tasklets is forbidden from here on.
1068 */
1069 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1070
779e6e1c
JG
1071 tiqdio_remove_input_queues(irq_ptr);
1072 qdio_shutdown_queues(cdev);
1073 qdio_shutdown_debug_entries(irq_ptr, cdev);
1074
1075 /* cleanup subchannel */
1076 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1077
1078 if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
1079 rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
1080 else
1081 /* default behaviour is halt */
1082 rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
1083 if (rc) {
22f99347
JG
1084 DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
1085 DBF_ERROR("rc:%4d", rc);
779e6e1c
JG
1086 goto no_cleanup;
1087 }
1088
1089 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
1090 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1091 wait_event_interruptible_timeout(cdev->private->wait_q,
1092 irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
1093 irq_ptr->state == QDIO_IRQ_STATE_ERR,
1094 10 * HZ);
1095 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1096
1097no_cleanup:
1098 qdio_shutdown_thinint(irq_ptr);
1099
1100 /* restore interrupt handler */
1101 if ((void *)cdev->handler == (void *)qdio_int_handler)
1102 cdev->handler = irq_ptr->orig_handler;
1103 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1104
1105 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1106 mutex_unlock(&irq_ptr->setup_mutex);
779e6e1c
JG
1107 if (rc)
1108 return rc;
1109 return 0;
1110}
1111EXPORT_SYMBOL_GPL(qdio_shutdown);
1112
1113/**
1114 * qdio_free - free data structures for a qdio subchannel
1115 * @cdev: associated ccw device
1116 */
1117int qdio_free(struct ccw_device *cdev)
1118{
22f99347 1119 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
58eb27cd 1120
779e6e1c
JG
1121 if (!irq_ptr)
1122 return -ENODEV;
1123
22f99347 1124 DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
779e6e1c 1125 mutex_lock(&irq_ptr->setup_mutex);
22f99347
JG
1126
1127 if (irq_ptr->debug_area != NULL) {
1128 debug_unregister(irq_ptr->debug_area);
1129 irq_ptr->debug_area = NULL;
1130 }
779e6e1c
JG
1131 cdev->private->qdio_data = NULL;
1132 mutex_unlock(&irq_ptr->setup_mutex);
1133
1134 qdio_release_memory(irq_ptr);
1135 return 0;
1136}
1137EXPORT_SYMBOL_GPL(qdio_free);
1138
1139/**
1140 * qdio_initialize - allocate and establish queues for a qdio subchannel
1141 * @init_data: initialization data
1142 *
1143 * This function first allocates queues via qdio_allocate() and on success
1144 * establishes them via qdio_establish().
1145 */
1146int qdio_initialize(struct qdio_initialize *init_data)
1147{
1148 int rc;
779e6e1c
JG
1149
1150 rc = qdio_allocate(init_data);
1151 if (rc)
1152 return rc;
1153
1154 rc = qdio_establish(init_data);
1155 if (rc)
1156 qdio_free(init_data->cdev);
1157 return rc;
1158}
1159EXPORT_SYMBOL_GPL(qdio_initialize);
1160
1161/**
1162 * qdio_allocate - allocate qdio queues and associated data
1163 * @init_data: initialization data
1164 */
1165int qdio_allocate(struct qdio_initialize *init_data)
1166{
1167 struct qdio_irq *irq_ptr;
779e6e1c 1168
22f99347 1169 DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
779e6e1c
JG
1170
1171 if ((init_data->no_input_qs && !init_data->input_handler) ||
1172 (init_data->no_output_qs && !init_data->output_handler))
1173 return -EINVAL;
1174
1175 if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
1176 (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
1177 return -EINVAL;
1178
1179 if ((!init_data->input_sbal_addr_array) ||
1180 (!init_data->output_sbal_addr_array))
1181 return -EINVAL;
1182
779e6e1c
JG
1183 /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
1184 irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1185 if (!irq_ptr)
1186 goto out_err;
779e6e1c
JG
1187
1188 mutex_init(&irq_ptr->setup_mutex);
22f99347 1189 qdio_allocate_dbf(init_data, irq_ptr);
779e6e1c
JG
1190
1191 /*
1192 * Allocate a page for the chsc calls in qdio_establish.
1193 * Must be pre-allocated since a zfcp recovery will call
1194 * qdio_establish. In case of low memory and swap on a zfcp disk
1195 * we may not be able to allocate memory otherwise.
1196 */
1197 irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
1198 if (!irq_ptr->chsc_page)
1199 goto out_rel;
1200
1201 /* qdr is used in ccw1.cda which is u32 */
3b8e3004 1202 irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
779e6e1c
JG
1203 if (!irq_ptr->qdr)
1204 goto out_rel;
1205 WARN_ON((unsigned long)irq_ptr->qdr & 0xfff);
1206
779e6e1c
JG
1207 if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
1208 init_data->no_output_qs))
1209 goto out_rel;
1210
1211 init_data->cdev->private->qdio_data = irq_ptr;
1212 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1213 return 0;
1214out_rel:
1215 qdio_release_memory(irq_ptr);
1216out_err:
1217 return -ENOMEM;
1218}
1219EXPORT_SYMBOL_GPL(qdio_allocate);
1220
1221/**
1222 * qdio_establish - establish queues on a qdio subchannel
1223 * @init_data: initialization data
1224 */
1225int qdio_establish(struct qdio_initialize *init_data)
1226{
779e6e1c
JG
1227 struct qdio_irq *irq_ptr;
1228 struct ccw_device *cdev = init_data->cdev;
1229 unsigned long saveflags;
1230 int rc;
1231
22f99347 1232 DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
58eb27cd 1233
779e6e1c
JG
1234 irq_ptr = cdev->private->qdio_data;
1235 if (!irq_ptr)
1236 return -ENODEV;
1237
1238 if (cdev->private->state != DEV_STATE_ONLINE)
1239 return -EINVAL;
1240
779e6e1c
JG
1241 mutex_lock(&irq_ptr->setup_mutex);
1242 qdio_setup_irq(init_data);
1243
1244 rc = qdio_establish_thinint(irq_ptr);
1245 if (rc) {
1246 mutex_unlock(&irq_ptr->setup_mutex);
1247 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1248 return rc;
1249 }
1250
1251 /* establish q */
1252 irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
1253 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1254 irq_ptr->ccw.count = irq_ptr->equeue.count;
1255 irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
1256
1257 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1258 ccw_device_set_options_mask(cdev, 0);
1259
1260 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
1261 if (rc) {
22f99347
JG
1262 DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
1263 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1264 }
1265 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1266
1267 if (rc) {
1268 mutex_unlock(&irq_ptr->setup_mutex);
1269 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1270 return rc;
1271 }
1272
1273 wait_event_interruptible_timeout(cdev->private->wait_q,
1274 irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
1275 irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
1276
1277 if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
1278 mutex_unlock(&irq_ptr->setup_mutex);
1279 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1280 return -EIO;
1281 }
1282
1283 qdio_setup_ssqd_info(irq_ptr);
22f99347
JG
1284 DBF_EVENT("qDmmwc:%2x", irq_ptr->ssqd_desc.mmwc);
1285 DBF_EVENT("qib ac:%4x", irq_ptr->qib.ac);
779e6e1c
JG
1286
1287 /* qebsm is now setup if available, initialize buffer states */
1288 qdio_init_buf_states(irq_ptr);
1289
1290 mutex_unlock(&irq_ptr->setup_mutex);
1291 qdio_print_subchannel_info(irq_ptr, cdev);
1292 qdio_setup_debug_entries(irq_ptr, cdev);
1293 return 0;
1294}
1295EXPORT_SYMBOL_GPL(qdio_establish);
1296
1297/**
1298 * qdio_activate - activate queues on a qdio subchannel
1299 * @cdev: associated cdev
1300 */
1301int qdio_activate(struct ccw_device *cdev)
1302{
1303 struct qdio_irq *irq_ptr;
1304 int rc;
1305 unsigned long saveflags;
779e6e1c 1306
22f99347 1307 DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
58eb27cd 1308
779e6e1c
JG
1309 irq_ptr = cdev->private->qdio_data;
1310 if (!irq_ptr)
1311 return -ENODEV;
1312
1313 if (cdev->private->state != DEV_STATE_ONLINE)
1314 return -EINVAL;
1315
1316 mutex_lock(&irq_ptr->setup_mutex);
1317 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1318 rc = -EBUSY;
1319 goto out;
1320 }
1321
779e6e1c
JG
1322 irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
1323 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1324 irq_ptr->ccw.count = irq_ptr->aqueue.count;
1325 irq_ptr->ccw.cda = 0;
1326
1327 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1328 ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
1329
1330 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
1331 0, DOIO_DENY_PREFETCH);
1332 if (rc) {
22f99347
JG
1333 DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
1334 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1335 }
1336 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1337
1338 if (rc)
1339 goto out;
1340
1341 if (is_thinint_irq(irq_ptr))
1342 tiqdio_add_input_queues(irq_ptr);
1343
1344 /* wait for subchannel to become active */
1345 msleep(5);
1346
1347 switch (irq_ptr->state) {
1348 case QDIO_IRQ_STATE_STOPPED:
1349 case QDIO_IRQ_STATE_ERR:
e4c14e20
JG
1350 rc = -EIO;
1351 break;
779e6e1c
JG
1352 default:
1353 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
1354 rc = 0;
1355 }
1356out:
1357 mutex_unlock(&irq_ptr->setup_mutex);
1358 return rc;
1359}
1360EXPORT_SYMBOL_GPL(qdio_activate);
1361
1362static inline int buf_in_between(int bufnr, int start, int count)
1363{
1364 int end = add_buf(start, count);
1365
1366 if (end > start) {
1367 if (bufnr >= start && bufnr < end)
1368 return 1;
1369 else
1370 return 0;
1371 }
1372
1373 /* wrap-around case */
1374 if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
1375 (bufnr < end))
1376 return 1;
1377 else
1378 return 0;
1379}
1380
1381/**
1382 * handle_inbound - reset processed input buffers
1383 * @q: queue containing the buffers
1384 * @callflags: flags
1385 * @bufnr: first buffer to process
1386 * @count: how many buffers are emptied
1387 */
d303b6fd
JG
1388static int handle_inbound(struct qdio_q *q, unsigned int callflags,
1389 int bufnr, int count)
779e6e1c 1390{
d303b6fd 1391 int used, diff;
779e6e1c 1392
50f769df
JG
1393 if (!q->u.in.polling)
1394 goto set;
1395
1396 /* protect against stop polling setting an ACK for an emptied slsb */
1397 if (count == QDIO_MAX_BUFFERS_PER_Q) {
1398 /* overwriting everything, just delete polling status */
1399 q->u.in.polling = 0;
1400 q->u.in.ack_count = 0;
1401 goto set;
e85dea0e 1402 } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
50f769df 1403 if (is_qebsm(q)) {
e85dea0e 1404 /* partial overwrite, just update ack_start */
50f769df 1405 diff = add_buf(bufnr, count);
e85dea0e 1406 diff = sub_buf(diff, q->u.in.ack_start);
50f769df
JG
1407 q->u.in.ack_count -= diff;
1408 if (q->u.in.ack_count <= 0) {
1409 q->u.in.polling = 0;
1410 q->u.in.ack_count = 0;
50f769df
JG
1411 goto set;
1412 }
e85dea0e 1413 q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
50f769df
JG
1414 }
1415 else
1416 /* the only ACK will be deleted, so stop polling */
779e6e1c 1417 q->u.in.polling = 0;
50f769df 1418 }
779e6e1c 1419
50f769df 1420set:
779e6e1c 1421 count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
779e6e1c
JG
1422
1423 used = atomic_add_return(count, &q->nr_buf_used) - count;
1424 BUG_ON(used + count > QDIO_MAX_BUFFERS_PER_Q);
1425
1426 /* no need to signal as long as the adapter had free buffers */
1427 if (used)
d303b6fd 1428 return 0;
779e6e1c 1429
d303b6fd
JG
1430 if (need_siga_in(q))
1431 return qdio_siga_input(q);
1432 return 0;
779e6e1c
JG
1433}
1434
1435/**
1436 * handle_outbound - process filled outbound buffers
1437 * @q: queue containing the buffers
1438 * @callflags: flags
1439 * @bufnr: first buffer to process
1440 * @count: how many buffers are filled
1441 */
d303b6fd
JG
1442static int handle_outbound(struct qdio_q *q, unsigned int callflags,
1443 int bufnr, int count)
779e6e1c
JG
1444{
1445 unsigned char state;
d303b6fd 1446 int used, rc = 0;
779e6e1c
JG
1447
1448 qdio_perf_stat_inc(&perf_stats.outbound_handler);
1449
1450 count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
1451 used = atomic_add_return(count, &q->nr_buf_used);
1452 BUG_ON(used > QDIO_MAX_BUFFERS_PER_Q);
1453
1454 if (callflags & QDIO_FLAG_PCI_OUT)
1455 q->u.out.pci_out_enabled = 1;
1456 else
1457 q->u.out.pci_out_enabled = 0;
1458
1459 if (queue_type(q) == QDIO_IQDIO_QFMT) {
1460 if (multicast_outbound(q))
d303b6fd 1461 rc = qdio_kick_outbound_q(q);
779e6e1c 1462 else
7a0f4755
KDW
1463 if ((q->irq_ptr->ssqd_desc.mmwc > 1) &&
1464 (count > 1) &&
1465 (count <= q->irq_ptr->ssqd_desc.mmwc)) {
1466 /* exploit enhanced SIGA */
1467 q->u.out.use_enh_siga = 1;
d303b6fd 1468 rc = qdio_kick_outbound_q(q);
7a0f4755
KDW
1469 } else {
1470 /*
1471 * One siga-w per buffer required for unicast
1472 * HiperSockets.
1473 */
1474 q->u.out.use_enh_siga = 0;
d303b6fd
JG
1475 while (count--) {
1476 rc = qdio_kick_outbound_q(q);
1477 if (rc)
1478 goto out;
1479 }
7a0f4755 1480 }
779e6e1c
JG
1481 goto out;
1482 }
1483
1484 if (need_siga_sync(q)) {
1485 qdio_siga_sync_q(q);
1486 goto out;
1487 }
1488
1489 /* try to fast requeue buffers */
50f769df 1490 get_buf_state(q, prev_buf(bufnr), &state, 0);
779e6e1c 1491 if (state != SLSB_CU_OUTPUT_PRIMED)
d303b6fd 1492 rc = qdio_kick_outbound_q(q);
779e6e1c 1493 else {
22f99347 1494 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "fast-req");
779e6e1c
JG
1495 qdio_perf_stat_inc(&perf_stats.fast_requeue);
1496 }
1497out:
779e6e1c 1498 tasklet_schedule(&q->tasklet);
d303b6fd 1499 return rc;
779e6e1c
JG
1500}
1501
1502/**
1503 * do_QDIO - process input or output buffers
1504 * @cdev: associated ccw_device for the qdio subchannel
1505 * @callflags: input or output and special flags from the program
1506 * @q_nr: queue number
1507 * @bufnr: buffer number
1508 * @count: how many buffers to process
1509 */
1510int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
1511 int q_nr, int bufnr, int count)
1512{
1513 struct qdio_irq *irq_ptr;
779e6e1c
JG
1514
1515 if ((bufnr > QDIO_MAX_BUFFERS_PER_Q) ||
1516 (count > QDIO_MAX_BUFFERS_PER_Q) ||
1517 (q_nr > QDIO_MAX_QUEUES_PER_IRQ))
1518 return -EINVAL;
1519
1520 if (!count)
1521 return 0;
1522
1523 irq_ptr = cdev->private->qdio_data;
1524 if (!irq_ptr)
1525 return -ENODEV;
1526
779e6e1c 1527 if (callflags & QDIO_FLAG_SYNC_INPUT)
22f99347 1528 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO input");
779e6e1c 1529 else
22f99347
JG
1530 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO output");
1531 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "q:%1d flag:%4x", q_nr, callflags);
1532 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "buf:%2d cnt:%3d", bufnr, count);
779e6e1c
JG
1533
1534 if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
1535 return -EBUSY;
1536
1537 if (callflags & QDIO_FLAG_SYNC_INPUT)
d303b6fd
JG
1538 return handle_inbound(irq_ptr->input_qs[q_nr],
1539 callflags, bufnr, count);
779e6e1c 1540 else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
d303b6fd
JG
1541 return handle_outbound(irq_ptr->output_qs[q_nr],
1542 callflags, bufnr, count);
1543 return -EINVAL;
779e6e1c
JG
1544}
1545EXPORT_SYMBOL_GPL(do_QDIO);
1546
1547static int __init init_QDIO(void)
1548{
1549 int rc;
1550
1551 rc = qdio_setup_init();
1552 if (rc)
1553 return rc;
1554 rc = tiqdio_allocate_memory();
1555 if (rc)
1556 goto out_cache;
1557 rc = qdio_debug_init();
1558 if (rc)
1559 goto out_ti;
1560 rc = qdio_setup_perf_stats();
1561 if (rc)
1562 goto out_debug;
1563 rc = tiqdio_register_thinints();
1564 if (rc)
1565 goto out_perf;
1566 return 0;
1567
1568out_perf:
1569 qdio_remove_perf_stats();
1570out_debug:
1571 qdio_debug_exit();
1572out_ti:
1573 tiqdio_free_memory();
1574out_cache:
1575 qdio_setup_exit();
1576 return rc;
1577}
1578
1579static void __exit exit_QDIO(void)
1580{
1581 tiqdio_unregister_thinints();
1582 tiqdio_free_memory();
1583 qdio_remove_perf_stats();
1584 qdio_debug_exit();
1585 qdio_setup_exit();
1586}
1587
1588module_init(init_QDIO);
1589module_exit(exit_QDIO);