]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/scsi/atp870u.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
atp870u: Introduce atp880_init()
[mirror_ubuntu-zesty-kernel.git] / drivers / scsi / atp870u.c
CommitLineData
1da177e4
LT		 1/*
2 * Copyright (C) 1997 Wu Ching Chen
3 * 2.1.x update (C) 1998 Krzysztof G. Baranowski
fa195afe
AC		 4 * 2.5.x update (C) 2002 Red Hat
5 * 2.6.x update (C) 2004 Red Hat
1da177e4
LT		 6 *
7 * Marcelo Tosatti <marcelo@conectiva.com.br> : SMP fixes
8 *
9 * Wu Ching Chen : NULL pointer fixes 2000/06/02
10 * support atp876 chip
11 * enable 32 bit fifo transfer
12 * support cdrom & remove device run ultra speed
13 * fix disconnect bug 2000/12/21
14 * support atp880 chip lvd u160 2001/05/15
15 * fix prd table bug 2001/09/12 (7.1)
16 *
17 * atp885 support add by ACARD Hao Ping Lian 2005/01/05
18 */
19#include <linux/module.h>
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/kernel.h>
23#include <linux/types.h>
24#include <linux/string.h>
25#include <linux/ioport.h>
26#include <linux/delay.h>
27#include <linux/proc_fs.h>
28#include <linux/spinlock.h>
29#include <linux/pci.h>
30#include <linux/blkdev.h>
910638ae 31#include <linux/dma-mapping.h>
5a0e3ad6 32#include <linux/slab.h>
1da177e4
LT		 33#include <asm/io.h>
34
35#include <scsi/scsi.h>
36#include <scsi/scsi_cmnd.h>
37#include <scsi/scsi_device.h>
38#include <scsi/scsi_host.h>
39
40#include "atp870u.h"
41
42static struct scsi_host_template atp870u_template;
43static void send_s870(struct atp_unit *dev,unsigned char c);
4192a40f 44static void atp_is(struct atp_unit *dev, unsigned char c, bool wide_chip, unsigned char lvdmode);
1da177e4 45
6a3cebb6
OZ		 46static inline void atp_writeb_base(struct atp_unit *atp, u8 reg, u8 val)
47{
48 outb(val, atp->baseport + reg);
49}
50
d804bb25
OZ		 51static inline void atp_writew_base(struct atp_unit *atp, u8 reg, u16 val)
52{
53 outw(val, atp->baseport + reg);
54}
55
6a3cebb6
OZ		 56static inline void atp_writeb_io(struct atp_unit *atp, u8 channel, u8 reg, u8 val)
57{
58 outb(val, atp->ioport[channel] + reg);
59}
60
61static inline void atp_writew_io(struct atp_unit *atp, u8 channel, u8 reg, u16 val)
62{
63 outw(val, atp->ioport[channel] + reg);
64}
65
66static inline void atp_writeb_pci(struct atp_unit *atp, u8 channel, u8 reg, u8 val)
67{
68 outb(val, atp->pciport[channel] + reg);
69}
70
71static inline void atp_writel_pci(struct atp_unit *atp, u8 channel, u8 reg, u32 val)
72{
73 outl(val, atp->pciport[channel] + reg);
74}
75
76static inline u8 atp_readb_base(struct atp_unit *atp, u8 reg)
77{
78 return inb(atp->baseport + reg);
79}
80
d804bb25
OZ		 81static inline u16 atp_readw_base(struct atp_unit *atp, u8 reg)
82{
83 return inw(atp->baseport + reg);
84}
85
86static inline u32 atp_readl_base(struct atp_unit *atp, u8 reg)
87{
88 return inl(atp->baseport + reg);
89}
90
6a3cebb6
OZ		 91static inline u8 atp_readb_io(struct atp_unit *atp, u8 channel, u8 reg)
92{
93 return inb(atp->ioport[channel] + reg);
94}
95
96static inline u16 atp_readw_io(struct atp_unit *atp, u8 channel, u8 reg)
97{
98 return inw(atp->ioport[channel] + reg);
99}
100
101static inline u8 atp_readb_pci(struct atp_unit *atp, u8 channel, u8 reg)
102{
103 return inb(atp->pciport[channel] + reg);
104}
105
b922a449
OZ		 106static inline bool is880(struct atp_unit *atp)
107{
108 return atp->pdev->device == ATP880_DEVID1 ||
109 atp->pdev->device == ATP880_DEVID2;
110}
111
112static inline bool is885(struct atp_unit *atp)
113{
114 return atp->pdev->device == ATP885_DEVID;
115}
116
7d12e780 117static irqreturn_t atp870u_intr_handle(int irq, void *dev_id)
1da177e4
LT		 118{
119 unsigned long flags;
bc0fe4c9 120 unsigned short int id;
1da177e4
LT		 121 unsigned char i, j, c, target_id, lun,cmdp;
122 unsigned char *prd;
123 struct scsi_cmnd *workreq;
1da177e4
LT		 124 unsigned long adrcnt, k;
125#ifdef ED_DBGP
126 unsigned long l;
127#endif
1da177e4
LT		 128 struct Scsi_Host *host = dev_id;
129 struct atp_unit *dev = (struct atp_unit *)&host->hostdata;
130
131 for (c = 0; c < 2; c++) {
6a3cebb6 132 j = atp_readb_io(dev, c, 0x1f);
1da177e4 133 if ((j & 0x80) != 0)
78614ecd 134 break;
1da177e4
LT		 135 dev->in_int[c] = 0;
136 }
78614ecd
OZ		 137 if ((j & 0x80) == 0)
138 return IRQ_NONE;
1da177e4
LT		 139#ifdef ED_DBGP
140 printk("atp870u_intr_handle enter\n");
141#endif
142 dev->in_int[c] = 1;
6a3cebb6 143 cmdp = atp_readb_io(dev, c, 0x10);
1da177e4 144 if (dev->working[c] != 0) {
b922a449 145 if (is885(dev)) {
6a3cebb6
OZ		 146 if ((atp_readb_io(dev, c, 0x16) & 0x80) == 0)
147 atp_writeb_io(dev, c, 0x16, (atp_readb_io(dev, c, 0x16) | 0x80));
1da177e4 148 }
6a3cebb6 149 if ((atp_readb_pci(dev, c, 0x00) & 0x08) != 0)
1da177e4 150 {
1da177e4 151 for (k=0; k < 1000; k++) {
6a3cebb6 152 if ((atp_readb_pci(dev, c, 2) & 0x08) == 0)
78614ecd 153 break;
6a3cebb6 154 if ((atp_readb_pci(dev, c, 2) & 0x01) == 0)
78614ecd 155 break;
1da177e4
LT		 156 }
157 }
6a3cebb6 158 atp_writeb_pci(dev, c, 0, 0x00);
1da177e4 159
6a3cebb6 160 i = atp_readb_io(dev, c, 0x17);
1da177e4 161
b922a449 162 if (is885(dev))
6a3cebb6 163 atp_writeb_pci(dev, c, 2, 0x06);
1da177e4 164
6a3cebb6 165 target_id = atp_readb_io(dev, c, 0x15);
1da177e4
LT		 166
167 /*
168 * Remap wide devices onto id numbers
169 */
170
171 if ((target_id & 0x40) != 0) {
172 target_id = (target_id & 0x07) | 0x08;
173 } else {
174 target_id &= 0x07;
175 }
176
177 if ((j & 0x40) != 0) {
178 if (dev->last_cmd[c] == 0xff) {
179 dev->last_cmd[c] = target_id;
180 }
181 dev->last_cmd[c] |= 0x40;
182 }
b922a449 183 if (is885(dev))
1da177e4
LT		 184 dev->r1f[c][target_id] |= j;
185#ifdef ED_DBGP
186 printk("atp870u_intr_handle status = %x\n",i);
187#endif
188 if (i == 0x85) {
189 if ((dev->last_cmd[c] & 0xf0) != 0x40) {
190 dev->last_cmd[c] = 0xff;
191 }
b922a449 192 if (is885(dev)) {
1da177e4 193 adrcnt = 0;
6a3cebb6
OZ		 194 ((unsigned char *) &adrcnt)[2] = atp_readb_io(dev, c, 0x12);
195 ((unsigned char *) &adrcnt)[1] = atp_readb_io(dev, c, 0x13);
196 ((unsigned char *) &adrcnt)[0] = atp_readb_io(dev, c, 0x14);
1da177e4
LT		 197 if (dev->id[c][target_id].last_len != adrcnt)
198 {
199 k = dev->id[c][target_id].last_len;
200 k -= adrcnt;
201 dev->id[c][target_id].tran_len = k;
202 dev->id[c][target_id].last_len = adrcnt;
203 }
204#ifdef ED_DBGP
3a38e53e 205 printk("dev->id[c][target_id].last_len = %d dev->id[c][target_id].tran_len = %d\n",dev->id[c][target_id].last_len,dev->id[c][target_id].tran_len);
1da177e4
LT		 206#endif
207 }
208
209 /*
210 * Flip wide
211 */
212 if (dev->wide_id[c] != 0) {
6a3cebb6
OZ		 213 atp_writeb_io(dev, c, 0x1b, 0x01);
214 while ((atp_readb_io(dev, c, 0x1b) & 0x01) != 0x01)
215 atp_writeb_io(dev, c, 0x1b, 0x01);
1da177e4
LT		 216 }
217 /*
218 * Issue more commands
219 */
220 spin_lock_irqsave(dev->host->host_lock, flags);
221 if (((dev->quhd[c] != dev->quend[c]) || (dev->last_cmd[c] != 0xff)) &&
222 (dev->in_snd[c] == 0)) {
223#ifdef ED_DBGP
224 printk("Call sent_s870\n");
225#endif
226 send_s870(dev,c);
227 }
228 spin_unlock_irqrestore(dev->host->host_lock, flags);
229 /*
230 * Done
231 */
232 dev->in_int[c] = 0;
233#ifdef ED_DBGP
234 printk("Status 0x85 return\n");
235#endif
78614ecd 236 return IRQ_HANDLED;
1da177e4
LT		 237 }
238
239 if (i == 0x40) {
240 dev->last_cmd[c] |= 0x40;
241 dev->in_int[c] = 0;
78614ecd 242 return IRQ_HANDLED;
1da177e4
LT		 243 }
244
245 if (i == 0x21) {
246 if ((dev->last_cmd[c] & 0xf0) != 0x40) {
247 dev->last_cmd[c] = 0xff;
248 }
1da177e4 249 adrcnt = 0;
6a3cebb6
OZ		 250 ((unsigned char *) &adrcnt)[2] = atp_readb_io(dev, c, 0x12);
251 ((unsigned char *) &adrcnt)[1] = atp_readb_io(dev, c, 0x13);
252 ((unsigned char *) &adrcnt)[0] = atp_readb_io(dev, c, 0x14);
1da177e4
LT		 253 k = dev->id[c][target_id].last_len;
254 k -= adrcnt;
255 dev->id[c][target_id].tran_len = k;
256 dev->id[c][target_id].last_len = adrcnt;
6a3cebb6
OZ		 257 atp_writeb_io(dev, c, 0x10, 0x41);
258 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4 259 dev->in_int[c] = 0;
78614ecd 260 return IRQ_HANDLED;
1da177e4
LT		 261 }
262
b922a449 263 if (is885(dev)) {
1da177e4
LT		 264 if ((i == 0x4c) || (i == 0x4d) || (i == 0x8c) || (i == 0x8d)) {
265 if ((i == 0x4c) || (i == 0x8c))
266 i=0x48;
267 else
268 i=0x49;
269 }
270
271 }
272 if ((i == 0x80) || (i == 0x8f)) {
273#ifdef ED_DBGP
274 printk(KERN_DEBUG "Device reselect\n");
275#endif
276 lun = 0;
6a3cebb6
OZ		 277 if (cmdp == 0x44 || i == 0x80)
278 lun = atp_readb_io(dev, c, 0x1d) & 0x07;
279 else {
1da177e4
LT		 280 if ((dev->last_cmd[c] & 0xf0) != 0x40) {
281 dev->last_cmd[c] = 0xff;
282 }
283 if (cmdp == 0x41) {
284#ifdef ED_DBGP
285 printk("cmdp = 0x41\n");
286#endif
1da177e4 287 adrcnt = 0;
6a3cebb6
OZ		 288 ((unsigned char *) &adrcnt)[2] = atp_readb_io(dev, c, 0x12);
289 ((unsigned char *) &adrcnt)[1] = atp_readb_io(dev, c, 0x13);
290 ((unsigned char *) &adrcnt)[0] = atp_readb_io(dev, c, 0x14);
1da177e4
LT		 291 k = dev->id[c][target_id].last_len;
292 k -= adrcnt;
293 dev->id[c][target_id].tran_len = k;
294 dev->id[c][target_id].last_len = adrcnt;
6a3cebb6 295 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4 296 dev->in_int[c] = 0;
78614ecd 297 return IRQ_HANDLED;
1da177e4
LT		 298 } else {
299#ifdef ED_DBGP
300 printk("cmdp != 0x41\n");
301#endif
6a3cebb6 302 atp_writeb_io(dev, c, 0x10, 0x46);
1da177e4 303 dev->id[c][target_id].dirct = 0x00;
6a3cebb6
OZ		 304 atp_writeb_io(dev, c, 0x12, 0x00);
305 atp_writeb_io(dev, c, 0x13, 0x00);
306 atp_writeb_io(dev, c, 0x14, 0x00);
307 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4 308 dev->in_int[c] = 0;
78614ecd 309 return IRQ_HANDLED;
1da177e4
LT		 310 }
311 }
312 if (dev->last_cmd[c] != 0xff) {
313 dev->last_cmd[c] |= 0x40;
314 }
b922a449 315 if (is885(dev)) {
6a3cebb6
OZ		 316 j = atp_readb_base(dev, 0x29) & 0xfe;
317 atp_writeb_base(dev, 0x29, j);
3a38e53e 318 } else
6a3cebb6 319 atp_writeb_io(dev, c, 0x10, 0x45);
3a38e53e 320
6a3cebb6 321 target_id = atp_readb_io(dev, c, 0x16);
1da177e4
LT		 322 /*
323 * Remap wide identifiers
324 */
325 if ((target_id & 0x10) != 0) {
326 target_id = (target_id & 0x07) | 0x08;
327 } else {
328 target_id &= 0x07;
329 }
b922a449 330 if (is885(dev))
6a3cebb6 331 atp_writeb_io(dev, c, 0x10, 0x45);
1da177e4
LT		 332 workreq = dev->id[c][target_id].curr_req;
333#ifdef ED_DBGP
017560fc
JG		 334 scmd_printk(KERN_DEBUG, workreq, "CDB");
335 for (l = 0; l < workreq->cmd_len; l++)
1da177e4 336 printk(KERN_DEBUG " %x",workreq->cmnd[l]);
017560fc 337 printk("\n");
1da177e4
LT		 338#endif
339
6a3cebb6
OZ		 340 atp_writeb_io(dev, c, 0x0f, lun);
341 atp_writeb_io(dev, c, 0x11, dev->id[c][target_id].devsp);
1da177e4
LT		 342 adrcnt = dev->id[c][target_id].tran_len;
343 k = dev->id[c][target_id].last_len;
344
6a3cebb6
OZ		 345 atp_writeb_io(dev, c, 0x12, ((unsigned char *) &k)[2]);
346 atp_writeb_io(dev, c, 0x13, ((unsigned char *) &k)[1]);
347 atp_writeb_io(dev, c, 0x14, ((unsigned char *) &k)[0]);
1da177e4 348#ifdef ED_DBGP
6a3cebb6 349 printk("k %x, k[0] 0x%x k[1] 0x%x k[2] 0x%x\n", k, atp_readb_io(dev, c, 0x14), atp_readb_io(dev, c, 0x13), atp_readb_io(dev, c, 0x12));
1da177e4
LT		 350#endif
351 /* Remap wide */
352 j = target_id;
353 if (target_id > 7) {
354 j = (j & 0x07) | 0x40;
355 }
356 /* Add direction */
357 j |= dev->id[c][target_id].dirct;
6a3cebb6
OZ		 358 atp_writeb_io(dev, c, 0x15, j);
359 atp_writeb_io(dev, c, 0x16, 0x80);
1da177e4
LT		 360
361 /* enable 32 bit fifo transfer */
b922a449 362 if (is885(dev)) {
6a3cebb6 363 i = atp_readb_pci(dev, c, 1) & 0xf3;
1da177e4
LT		 364 //j=workreq->cmnd[0];
365 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) || (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a)) {
366 i |= 0x0c;
367 }
6a3cebb6 368 atp_writeb_pci(dev, c, 1, i);
b922a449 369 } else if (is880(dev)) {
6a3cebb6
OZ		 370 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) || (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a))
371 atp_writeb_base(dev, 0x3b, (atp_readb_base(dev, 0x3b) & 0x3f) | 0xc0);
372 else
373 atp_writeb_base(dev, 0x3b, atp_readb_base(dev, 0x3b) & 0x3f);
1da177e4 374 } else {
6a3cebb6 375 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) || (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a))
c751d9f1 376 atp_writeb_base(dev, 0x3a, (atp_readb_base(dev, 0x3a) & 0xf3) | 0x08);
6a3cebb6 377 else
c751d9f1 378 atp_writeb_base(dev, 0x3a, atp_readb_base(dev, 0x3a) & 0xf3);
1da177e4 379 }
1da177e4
LT		 380 j = 0;
381 id = 1;
382 id = id << target_id;
383 /*
384 * Is this a wide device
385 */
386 if ((id & dev->wide_id[c]) != 0) {
387 j |= 0x01;
388 }
6a3cebb6
OZ		 389 atp_writeb_io(dev, c, 0x1b, j);
390 while ((atp_readb_io(dev, c, 0x1b) & 0x01) != j)
391 atp_writeb_io(dev, c, 0x1b, j);
1da177e4 392 if (dev->id[c][target_id].last_len == 0) {
6a3cebb6 393 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4
LT		 394 dev->in_int[c] = 0;
395#ifdef ED_DBGP
396 printk("dev->id[c][target_id].last_len = 0\n");
397#endif
78614ecd 398 return IRQ_HANDLED;
1da177e4
LT		 399 }
400#ifdef ED_DBGP
401 printk("target_id = %d adrcnt = %d\n",target_id,adrcnt);
402#endif
403 prd = dev->id[c][target_id].prd_pos;
404 while (adrcnt != 0) {
405 id = ((unsigned short int *)prd)[2];
406 if (id == 0) {
407 k = 0x10000;
408 } else {
409 k = id;
410 }
411 if (k > adrcnt) {
412 ((unsigned short int *)prd)[2] = (unsigned short int)
413 (k - adrcnt);
414 ((unsigned long *)prd)[0] += adrcnt;
415 adrcnt = 0;
416 dev->id[c][target_id].prd_pos = prd;
417 } else {
418 adrcnt -= k;
419 dev->id[c][target_id].prdaddr += 0x08;
420 prd += 0x08;
421 if (adrcnt == 0) {
422 dev->id[c][target_id].prd_pos = prd;
423 }
424 }
425 }
6a3cebb6 426 atp_writel_pci(dev, c, 0x04, dev->id[c][target_id].prdaddr);
1da177e4
LT		 427#ifdef ED_DBGP
428 printk("dev->id[%d][%d].prdaddr 0x%8x\n", c, target_id, dev->id[c][target_id].prdaddr);
429#endif
b922a449 430 if (!is885(dev)) {
6a3cebb6
OZ		 431 atp_writeb_pci(dev, c, 2, 0x06);
432 atp_writeb_pci(dev, c, 2, 0x00);
1da177e4 433 }
1da177e4
LT		 434 /*
435 * Check transfer direction
436 */
437 if (dev->id[c][target_id].dirct != 0) {
6a3cebb6
OZ		 438 atp_writeb_io(dev, c, 0x18, 0x08);
439 atp_writeb_pci(dev, c, 0, 0x01);
1da177e4
LT		 440 dev->in_int[c] = 0;
441#ifdef ED_DBGP
442 printk("status 0x80 return dirct != 0\n");
443#endif
78614ecd 444 return IRQ_HANDLED;
1da177e4 445 }
6a3cebb6
OZ		 446 atp_writeb_io(dev, c, 0x18, 0x08);
447 atp_writeb_pci(dev, c, 0, 0x09);
1da177e4
LT		 448 dev->in_int[c] = 0;
449#ifdef ED_DBGP
450 printk("status 0x80 return dirct = 0\n");
451#endif
78614ecd 452 return IRQ_HANDLED;
1da177e4
LT		 453 }
454
455 /*
456 * Current scsi request on this target
457 */
458
459 workreq = dev->id[c][target_id].curr_req;
460
78614ecd 461 if (i == 0x42 || i == 0x16) {
1da177e4
LT		 462 if ((dev->last_cmd[c] & 0xf0) != 0x40) {
463 dev->last_cmd[c] = 0xff;
464 }
78614ecd 465 if (i == 0x16) {
6a3cebb6 466 workreq->result = atp_readb_io(dev, c, 0x0f);
b922a449 467 if (((dev->r1f[c][target_id] & 0x10) != 0) && is885(dev)) {
78614ecd
OZ		 468 printk(KERN_WARNING "AEC67162 CRC ERROR !\n");
469 workreq->result = 0x02;
470 }
471 } else
472 workreq->result = 0x02;
473
b922a449 474 if (is885(dev)) {
6a3cebb6
OZ		 475 j = atp_readb_base(dev, 0x29) | 0x01;
476 atp_writeb_base(dev, 0x29, j);
1da177e4
LT		 477 }
478 /*
479 * Complete the command
480 */
fe7ed98f
BH		 481 scsi_dma_unmap(workreq);
482
1da177e4
LT		 483 spin_lock_irqsave(dev->host->host_lock, flags);
484 (*workreq->scsi_done) (workreq);
485#ifdef ED_DBGP
486 printk("workreq->scsi_done\n");
487#endif
488 /*
489 * Clear it off the queue
490 */
491 dev->id[c][target_id].curr_req = NULL;
492 dev->working[c]--;
493 spin_unlock_irqrestore(dev->host->host_lock, flags);
494 /*
495 * Take it back wide
496 */
497 if (dev->wide_id[c] != 0) {
6a3cebb6
OZ		 498 atp_writeb_io(dev, c, 0x1b, 0x01);
499 while ((atp_readb_io(dev, c, 0x1b) & 0x01) != 0x01)
500 atp_writeb_io(dev, c, 0x1b, 0x01);
1da177e4
LT		 501 }
502 /*
503 * If there is stuff to send and nothing going then send it
504 */
505 spin_lock_irqsave(dev->host->host_lock, flags);
506 if (((dev->last_cmd[c] != 0xff) || (dev->quhd[c] != dev->quend[c])) &&
507 (dev->in_snd[c] == 0)) {
508#ifdef ED_DBGP
509 printk("Call sent_s870(scsi_done)\n");
510#endif
511 send_s870(dev,c);
512 }
513 spin_unlock_irqrestore(dev->host->host_lock, flags);
514 dev->in_int[c] = 0;
78614ecd 515 return IRQ_HANDLED;
1da177e4
LT		 516 }
517 if ((dev->last_cmd[c] & 0xf0) != 0x40) {
518 dev->last_cmd[c] = 0xff;
519 }
520 if (i == 0x4f) {
521 i = 0x89;
522 }
523 i &= 0x0f;
524 if (i == 0x09) {
6a3cebb6
OZ		 525 atp_writel_pci(dev, c, 4, dev->id[c][target_id].prdaddr);
526 atp_writeb_pci(dev, c, 2, 0x06);
527 atp_writeb_pci(dev, c, 2, 0x00);
528 atp_writeb_io(dev, c, 0x10, 0x41);
b922a449 529 if (is885(dev)) {
1da177e4 530 k = dev->id[c][target_id].last_len;
6a3cebb6
OZ		 531 atp_writeb_io(dev, c, 0x12, ((unsigned char *) (&k))[2]);
532 atp_writeb_io(dev, c, 0x13, ((unsigned char *) (&k))[1]);
533 atp_writeb_io(dev, c, 0x14, ((unsigned char *) (&k))[0]);
1da177e4 534 dev->id[c][target_id].dirct = 0x00;
1da177e4
LT		 535 } else {
536 dev->id[c][target_id].dirct = 0x00;
1da177e4 537 }
6a3cebb6
OZ		 538 atp_writeb_io(dev, c, 0x18, 0x08);
539 atp_writeb_pci(dev, c, 0, 0x09);
1da177e4 540 dev->in_int[c] = 0;
78614ecd 541 return IRQ_HANDLED;
1da177e4
LT		 542 }
543 if (i == 0x08) {
6a3cebb6
OZ		 544 atp_writel_pci(dev, c, 4, dev->id[c][target_id].prdaddr);
545 atp_writeb_pci(dev, c, 2, 0x06);
546 atp_writeb_pci(dev, c, 2, 0x00);
547 atp_writeb_io(dev, c, 0x10, 0x41);
b922a449 548 if (is885(dev)) {
1da177e4 549 k = dev->id[c][target_id].last_len;
6a3cebb6
OZ		 550 atp_writeb_io(dev, c, 0x12, ((unsigned char *) (&k))[2]);
551 atp_writeb_io(dev, c, 0x13, ((unsigned char *) (&k))[1]);
552 atp_writeb_io(dev, c, 0x14, ((unsigned char *) (&k))[0]);
1da177e4 553 }
6a3cebb6 554 atp_writeb_io(dev, c, 0x15, atp_readb_io(dev, c, 0x15) | 0x20);
1da177e4 555 dev->id[c][target_id].dirct = 0x20;
6a3cebb6
OZ		 556 atp_writeb_io(dev, c, 0x18, 0x08);
557 atp_writeb_pci(dev, c, 0, 0x01);
1da177e4 558 dev->in_int[c] = 0;
78614ecd 559 return IRQ_HANDLED;
1da177e4 560 }
6a3cebb6
OZ		 561 if (i == 0x0a)
562 atp_writeb_io(dev, c, 0x10, 0x30);
563 else
564 atp_writeb_io(dev, c, 0x10, 0x46);
1da177e4 565 dev->id[c][target_id].dirct = 0x00;
6a3cebb6
OZ		 566 atp_writeb_io(dev, c, 0x12, 0x00);
567 atp_writeb_io(dev, c, 0x13, 0x00);
568 atp_writeb_io(dev, c, 0x14, 0x00);
569 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4 570 }
78614ecd
OZ		 571 dev->in_int[c] = 0;
572
1da177e4
LT		 573 return IRQ_HANDLED;
574}
575/**
576 * atp870u_queuecommand - Queue SCSI command
577 * @req_p: request block
578 * @done: completion function
579 *
580 * Queue a command to the ATP queue. Called with the host lock held.
581 */
f281233d 582static int atp870u_queuecommand_lck(struct scsi_cmnd *req_p,
1da177e4
LT		 583 void (*done) (struct scsi_cmnd *))
584{
585 unsigned char c;
3b836464 586 unsigned int m;
1da177e4
LT		 587 struct atp_unit *dev;
588 struct Scsi_Host *host;
589
422c0d61 590 c = scmd_channel(req_p);
1da177e4 591 req_p->sense_buffer[0]=0;
fe7ed98f 592 scsi_set_resid(req_p, 0);
422c0d61 593 if (scmd_channel(req_p) > 1) {
1da177e4
LT		 594 req_p->result = 0x00040000;
595 done(req_p);
596#ifdef ED_DBGP
597 printk("atp870u_queuecommand : req_p->device->channel > 1\n");
598#endif
599 return 0;
600 }
601
602 host = req_p->device->host;
603 dev = (struct atp_unit *)&host->hostdata;
604
605
606
607 m = 1;
422c0d61 608 m = m << scmd_id(req_p);
1da177e4
LT		 609
610 /*
611 * Fake a timeout for missing targets
612 */
613
614 if ((m & dev->active_id[c]) == 0) {
615 req_p->result = 0x00040000;
616 done(req_p);
617 return 0;
618 }
619
620 if (done) {
621 req_p->scsi_done = done;
622 } else {
623#ifdef ED_DBGP
624 printk( "atp870u_queuecommand: done can't be NULL\n");
625#endif
626 req_p->result = 0;
627 done(req_p);
628 return 0;
629 }
630
631 /*
632 * Count new command
633 */
634 dev->quend[c]++;
635 if (dev->quend[c] >= qcnt) {
636 dev->quend[c] = 0;
637 }
638
639 /*
640 * Check queue state
641 */
642 if (dev->quhd[c] == dev->quend[c]) {
643 if (dev->quend[c] == 0) {
644 dev->quend[c] = qcnt;
645 }
646#ifdef ED_DBGP
647 printk("atp870u_queuecommand : dev->quhd[c] == dev->quend[c]\n");
648#endif
649 dev->quend[c]--;
650 req_p->result = 0x00020000;
651 done(req_p);
652 return 0;
653 }
654 dev->quereq[c][dev->quend[c]] = req_p;
1da177e4 655#ifdef ED_DBGP
6a3cebb6 656 printk("dev->ioport[c] = %x atp_readb_io(dev, c, 0x1c) = %x dev->in_int[%d] = %d dev->in_snd[%d] = %d\n",dev->ioport[c],atp_readb_io(dev, c, 0x1c),c,dev->in_int[c],c,dev->in_snd[c]);
1da177e4 657#endif
6a3cebb6 658 if ((atp_readb_io(dev, c, 0x1c) == 0) && (dev->in_int[c] == 0) && (dev->in_snd[c] == 0)) {
1da177e4
LT		 659#ifdef ED_DBGP
660 printk("Call sent_s870(atp870u_queuecommand)\n");
661#endif
662 send_s870(dev,c);
663 }
664#ifdef ED_DBGP
665 printk("atp870u_queuecommand : exit\n");
666#endif
667 return 0;
668}
669
f281233d
JG		 670static DEF_SCSI_QCMD(atp870u_queuecommand)
671
1da177e4
LT		 672/**
673 * send_s870 - send a command to the controller
674 * @host: host
675 *
676 * On entry there is work queued to be done. We move some of that work to the
677 * controller itself.
678 *
679 * Caller holds the host lock.
680 */
681static void send_s870(struct atp_unit *dev,unsigned char c)
682{
468b8968 683 struct scsi_cmnd *workreq = NULL;
1da177e4
LT		 684 unsigned int i;//,k;
685 unsigned char j, target_id;
686 unsigned char *prd;
c2bab403 687 unsigned short int w;
1da177e4 688 unsigned long l, bttl = 0;
1da177e4
LT		 689 unsigned long sg_count;
690
691 if (dev->in_snd[c] != 0) {
692#ifdef ED_DBGP
693 printk("cmnd in_snd\n");
694#endif
695 return;
696 }
697#ifdef ED_DBGP
698 printk("Sent_s870 enter\n");
699#endif
700 dev->in_snd[c] = 1;
701 if ((dev->last_cmd[c] != 0xff) && ((dev->last_cmd[c] & 0x40) != 0)) {
702 dev->last_cmd[c] &= 0x0f;
703 workreq = dev->id[c][dev->last_cmd[c]].curr_req;
468b8968
OZ		 704 if (!workreq) {
705 dev->last_cmd[c] = 0xff;
706 if (dev->quhd[c] == dev->quend[c]) {
707 dev->in_snd[c] = 0;
708 return;
709 }
1da177e4
LT		 710 }
711 }
468b8968
OZ		 712 if (!workreq) {
713 if ((dev->last_cmd[c] != 0xff) && (dev->working[c] != 0)) {
714 dev->in_snd[c] = 0;
715 return;
716 }
717 dev->working[c]++;
718 j = dev->quhd[c];
719 dev->quhd[c]++;
720 if (dev->quhd[c] >= qcnt)
721 dev->quhd[c] = 0;
722 workreq = dev->quereq[c][dev->quhd[c]];
723 if (dev->id[c][scmd_id(workreq)].curr_req != NULL) {
724 dev->quhd[c] = j;
725 dev->working[c]--;
726 dev->in_snd[c] = 0;
727 return;
728 }
422c0d61
JG		 729 dev->id[c][scmd_id(workreq)].curr_req = workreq;
730 dev->last_cmd[c] = scmd_id(workreq);
1da177e4 731 }
6a3cebb6 732 if ((atp_readb_io(dev, c, 0x1f) & 0xb0) != 0 || atp_readb_io(dev, c, 0x1c) != 0) {
1da177e4 733#ifdef ED_DBGP
468b8968 734 printk("Abort to Send\n");
1da177e4 735#endif
468b8968
OZ		 736 dev->last_cmd[c] |= 0x40;
737 dev->in_snd[c] = 0;
738 return;
739 }
1da177e4
LT		 740#ifdef ED_DBGP
741 printk("OK to Send\n");
422c0d61 742 scmd_printk(KERN_DEBUG, workreq, "CDB");
1da177e4
LT		 743 for(i=0;i<workreq->cmd_len;i++) {
744 printk(" %x",workreq->cmnd[i]);
745 }
422c0d61 746 printk("\n");
1da177e4 747#endif
fe7ed98f
BH		 748 l = scsi_bufflen(workreq);
749
b922a449 750 if (is885(dev)) {
6a3cebb6
OZ		 751 j = atp_readb_base(dev, 0x29) & 0xfe;
752 atp_writeb_base(dev, 0x29, j);
422c0d61 753 dev->r1f[c][scmd_id(workreq)] = 0;
1da177e4
LT		 754 }
755
756 if (workreq->cmnd[0] == READ_CAPACITY) {
fe7ed98f
BH		 757 if (l > 8)
758 l = 8;
1da177e4
LT		 759 }
760 if (workreq->cmnd[0] == 0x00) {
fe7ed98f 761 l = 0;
1da177e4
LT		 762 }
763
1da177e4 764 j = 0;
422c0d61 765 target_id = scmd_id(workreq);
1da177e4
LT		 766
767 /*
768 * Wide ?
769 */
770 w = 1;
771 w = w << target_id;
772 if ((w & dev->wide_id[c]) != 0) {
773 j |= 0x01;
774 }
6a3cebb6
OZ		 775 atp_writeb_io(dev, c, 0x1b, j);
776 while ((atp_readb_io(dev, c, 0x1b) & 0x01) != j) {
777 atp_writeb_pci(dev, c, 0x1b, j);
1da177e4
LT		 778#ifdef ED_DBGP
779 printk("send_s870 while loop 1\n");
780#endif
781 }
782 /*
783 * Write the command
784 */
785
6a3cebb6
OZ		 786 atp_writeb_io(dev, c, 0x00, workreq->cmd_len);
787 atp_writeb_io(dev, c, 0x01, 0x2c);
b922a449 788 if (is885(dev))
6a3cebb6
OZ		 789 atp_writeb_io(dev, c, 0x02, 0x7f);
790 else
791 atp_writeb_io(dev, c, 0x02, 0xcf);
792 for (i = 0; i < workreq->cmd_len; i++)
793 atp_writeb_io(dev, c, 0x03 + i, workreq->cmnd[i]);
794 atp_writeb_io(dev, c, 0x0f, workreq->device->lun);
1da177e4
LT		 795 /*
796 * Write the target
797 */
6a3cebb6 798 atp_writeb_io(dev, c, 0x11, dev->id[c][target_id].devsp);
1da177e4
LT		 799#ifdef ED_DBGP
800 printk("dev->id[%d][%d].devsp = %2x\n",c,target_id,dev->id[c][target_id].devsp);
801#endif
fe7ed98f
BH		 802
803 sg_count = scsi_dma_map(workreq);
1da177e4
LT		 804 /*
805 * Write transfer size
806 */
6a3cebb6
OZ		 807 atp_writeb_io(dev, c, 0x12, ((unsigned char *) (&l))[2]);
808 atp_writeb_io(dev, c, 0x13, ((unsigned char *) (&l))[1]);
809 atp_writeb_io(dev, c, 0x14, ((unsigned char *) (&l))[0]);
1da177e4
LT		 810 j = target_id;
811 dev->id[c][j].last_len = l;
812 dev->id[c][j].tran_len = 0;
813#ifdef ED_DBGP
814 printk("dev->id[%2d][%2d].last_len = %d\n",c,j,dev->id[c][j].last_len);
815#endif
816 /*
817 * Flip the wide bits
818 */
819 if ((j & 0x08) != 0) {
820 j = (j & 0x07) | 0x40;
821 }
822 /*
823 * Check transfer direction
824 */
6a3cebb6
OZ		 825 if (workreq->sc_data_direction == DMA_TO_DEVICE)
826 atp_writeb_io(dev, c, 0x15, j | 0x20);
827 else
828 atp_writeb_io(dev, c, 0x15, j);
829 atp_writeb_io(dev, c, 0x16, atp_readb_io(dev, c, 0x16) | 0x80);
830 atp_writeb_io(dev, c, 0x16, 0x80);
1da177e4
LT		 831 dev->id[c][target_id].dirct = 0;
832 if (l == 0) {
6a3cebb6 833 if (atp_readb_io(dev, c, 0x1c) == 0) {
1da177e4
LT		 834#ifdef ED_DBGP
835 printk("change SCSI_CMD_REG 0x08\n");
836#endif
6a3cebb6
OZ		 837 atp_writeb_io(dev, c, 0x18, 0x08);
838 } else
1da177e4 839 dev->last_cmd[c] |= 0x40;
1da177e4
LT		 840 dev->in_snd[c] = 0;
841 return;
842 }
1da177e4
LT		 843 prd = dev->id[c][target_id].prd_table;
844 dev->id[c][target_id].prd_pos = prd;
845
846 /*
847 * Now write the request list. Either as scatter/gather or as
848 * a linear chain.
849 */
850
fe7ed98f
BH		 851 if (l) {
852 struct scatterlist *sgpnt;
1da177e4 853 i = 0;
fe7ed98f
BH		 854 scsi_for_each_sg(workreq, sgpnt, sg_count, j) {
855 bttl = sg_dma_address(sgpnt);
856 l=sg_dma_len(sgpnt);
1da177e4 857#ifdef ED_DBGP
fe7ed98f 858 printk("1. bttl %x, l %x\n",bttl, l);
1da177e4 859#endif
fe7ed98f 860 while (l > 0x10000) {
1da177e4
LT		 861 (((u16 *) (prd))[i + 3]) = 0x0000;
862 (((u16 *) (prd))[i + 2]) = 0x0000;
863 (((u32 *) (prd))[i >> 1]) = cpu_to_le32(bttl);
864 l -= 0x10000;
865 bttl += 0x10000;
866 i += 0x04;
867 }
868 (((u32 *) (prd))[i >> 1]) = cpu_to_le32(bttl);
869 (((u16 *) (prd))[i + 2]) = cpu_to_le16(l);
870 (((u16 *) (prd))[i + 3]) = 0;
871 i += 0x04;
872 }
873 (((u16 *) (prd))[i - 1]) = cpu_to_le16(0x8000);
874#ifdef ED_DBGP
875 printk("prd %4x %4x %4x %4x\n",(((unsigned short int *)prd)[0]),(((unsigned short int *)prd)[1]),(((unsigned short int *)prd)[2]),(((unsigned short int *)prd)[3]));
876 printk("2. bttl %x, l %x\n",bttl, l);
877#endif
1da177e4 878 }
1da177e4 879#ifdef ED_DBGP
c2bab403 880 printk("send_s870: prdaddr_2 0x%8x target_id %d\n", dev->id[c][target_id].prdaddr,target_id);
1da177e4 881#endif
b5683557 882 dev->id[c][target_id].prdaddr = dev->id[c][target_id].prd_bus;
6a3cebb6
OZ		 883 atp_writel_pci(dev, c, 4, dev->id[c][target_id].prdaddr);
884 atp_writeb_pci(dev, c, 2, 0x06);
885 atp_writeb_pci(dev, c, 2, 0x00);
b922a449 886 if (is885(dev)) {
6a3cebb6 887 j = atp_readb_pci(dev, c, 1) & 0xf3;
1da177e4
LT		 888 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) ||
889 (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a)) {
890 j |= 0x0c;
891 }
6a3cebb6 892 atp_writeb_pci(dev, c, 1, j);
b922a449 893 } else if (is880(dev)) {
6a3cebb6
OZ		 894 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) || (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a))
895 atp_writeb_base(dev, 0x3b, (atp_readb_base(dev, 0x3b) & 0x3f) | 0xc0);
896 else
897 atp_writeb_base(dev, 0x3b, atp_readb_base(dev, 0x3b) & 0x3f);
1da177e4 898 } else {
6a3cebb6 899 if ((workreq->cmnd[0] == 0x08) || (workreq->cmnd[0] == 0x28) || (workreq->cmnd[0] == 0x0a) || (workreq->cmnd[0] == 0x2a))
c751d9f1 900 atp_writeb_base(dev, 0x3a, (atp_readb_base(dev, 0x3a) & 0xf3) | 0x08);
6a3cebb6 901 else
c751d9f1 902 atp_writeb_base(dev, 0x3a, atp_readb_base(dev, 0x3a) & 0xf3);
1da177e4 903 }
1da177e4
LT		 904
905 if(workreq->sc_data_direction == DMA_TO_DEVICE) {
906 dev->id[c][target_id].dirct = 0x20;
6a3cebb6
OZ		 907 if (atp_readb_io(dev, c, 0x1c) == 0) {
908 atp_writeb_io(dev, c, 0x18, 0x08);
909 atp_writeb_pci(dev, c, 0, 0x01);
1da177e4
LT		 910#ifdef ED_DBGP
911 printk( "start DMA(to target)\n");
912#endif
913 } else {
914 dev->last_cmd[c] |= 0x40;
915 }
916 dev->in_snd[c] = 0;
917 return;
918 }
6a3cebb6
OZ		 919 if (atp_readb_io(dev, c, 0x1c) == 0) {
920 atp_writeb_io(dev, c, 0x18, 0x08);
921 atp_writeb_pci(dev, c, 0, 0x09);
1da177e4
LT		 922#ifdef ED_DBGP
923 printk( "start DMA(to host)\n");
924#endif
925 } else {
926 dev->last_cmd[c] |= 0x40;
927 }
928 dev->in_snd[c] = 0;
929 return;
930
931}
932
933static unsigned char fun_scam(struct atp_unit *dev, unsigned short int *val)
934{
1da177e4
LT		 935 unsigned short int i, k;
936 unsigned char j;
937
6a3cebb6 938 atp_writew_io(dev, 0, 0x1c, *val);
1da177e4 939 for (i = 0; i < 10; i++) { /* stable >= bus settle delay(400 ns) */
6a3cebb6 940 k = atp_readw_io(dev, 0, 0x1c);
1da177e4 941 j = (unsigned char) (k >> 8);
832e9ac6
OZ		 942 if ((k & 0x8000) != 0) /* DB7 all release? */
943 i = 0;
1da177e4
LT		 944 }
945 *val |= 0x4000; /* assert DB6 */
6a3cebb6 946 atp_writew_io(dev, 0, 0x1c, *val);
1da177e4 947 *val &= 0xdfff; /* assert DB5 */
6a3cebb6 948 atp_writew_io(dev, 0, 0x1c, *val);
1da177e4 949 for (i = 0; i < 10; i++) { /* stable >= bus settle delay(400 ns) */
6a3cebb6 950 if ((atp_readw_io(dev, 0, 0x1c) & 0x2000) != 0) /* DB5 all release? */
832e9ac6 951 i = 0;
1da177e4
LT		 952 }
953 *val |= 0x8000; /* no DB4-0, assert DB7 */
954 *val &= 0xe0ff;
6a3cebb6 955 atp_writew_io(dev, 0, 0x1c, *val);
1da177e4 956 *val &= 0xbfff; /* release DB6 */
6a3cebb6 957 atp_writew_io(dev, 0, 0x1c, *val);
1da177e4 958 for (i = 0; i < 10; i++) { /* stable >= bus settle delay(400 ns) */
6a3cebb6 959 if ((atp_readw_io(dev, 0, 0x1c) & 0x4000) != 0) /* DB6 all release? */
832e9ac6 960 i = 0;
1da177e4
LT		 961 }
962
963 return j;
964}
965
8177c507 966static void tscam(struct Scsi_Host *host, bool wide_chip, u8 scam_on)
1da177e4
LT		 967{
968
1da177e4
LT		 969 unsigned char i, j, k;
970 unsigned long n;
971 unsigned short int m, assignid_map, val;
972 unsigned char mbuf[33], quintet[2];
973 struct atp_unit *dev = (struct atp_unit *)&host->hostdata;
974 static unsigned char g2q_tab[8] = {
975 0x38, 0x31, 0x32, 0x2b, 0x34, 0x2d, 0x2e, 0x27
976 };
977
978/* I can't believe we need this before we've even done anything. Remove it
979 * and see if anyone bitches.
980 for (i = 0; i < 0x10; i++) {
981 udelay(0xffff);
982 }
983 */
984
6a3cebb6
OZ		 985 atp_writeb_io(dev, 0, 1, 0x08);
986 atp_writeb_io(dev, 0, 2, 0x7f);
987 atp_writeb_io(dev, 0, 0x11, 0x20);
1da177e4 988
8177c507 989 if ((scam_on & 0x40) == 0) {
1da177e4
LT		 990 return;
991 }
992 m = 1;
993 m <<= dev->host_id[0];
994 j = 16;
dd5a5f79 995 if (!wide_chip) {
1da177e4
LT		 996 m |= 0xff00;
997 j = 8;
998 }
999 assignid_map = m;
6a3cebb6
OZ		 1000 atp_writeb_io(dev, 0, 0x02, 0x02); /* 2*2=4ms,3EH 2/32*3E=3.9ms */
1001 atp_writeb_io(dev, 0, 0x03, 0);
1002 atp_writeb_io(dev, 0, 0x04, 0);
1003 atp_writeb_io(dev, 0, 0x05, 0);
1004 atp_writeb_io(dev, 0, 0x06, 0);
1005 atp_writeb_io(dev, 0, 0x07, 0);
1006 atp_writeb_io(dev, 0, 0x08, 0);
1da177e4
LT		 1007
1008 for (i = 0; i < j; i++) {
1009 m = 1;
1010 m = m << i;
1011 if ((m & assignid_map) != 0) {
1012 continue;
1013 }
6a3cebb6
OZ		 1014 atp_writeb_io(dev, 0, 0x0f, 0);
1015 atp_writeb_io(dev, 0, 0x12, 0);
1016 atp_writeb_io(dev, 0, 0x13, 0);
1017 atp_writeb_io(dev, 0, 0x14, 0);
1da177e4
LT		 1018 if (i > 7) {
1019 k = (i & 0x07) | 0x40;
1020 } else {
1021 k = i;
1022 }
6a3cebb6 1023 atp_writeb_io(dev, 0, 0x15, k);
dd5a5f79 1024 if (wide_chip)
6a3cebb6
OZ		 1025 atp_writeb_io(dev, 0, 0x1b, 0x01);
1026 else
1027 atp_writeb_io(dev, 0, 0x1b, 0x00);
58c4d046 1028 do {
6a3cebb6 1029 atp_writeb_io(dev, 0, 0x18, 0x09);
1da177e4 1030
6a3cebb6 1031 while ((atp_readb_io(dev, 0, 0x1f) & 0x80) == 0x00)
58c4d046 1032 cpu_relax();
6a3cebb6 1033 k = atp_readb_io(dev, 0, 0x17);
58c4d046
OZ		 1034 if ((k == 0x85) || (k == 0x42))
1035 break;
1036 if (k != 0x16)
6a3cebb6 1037 atp_writeb_io(dev, 0, 0x10, 0x41);
58c4d046
OZ		 1038 } while (k != 0x16);
1039 if ((k == 0x85) || (k == 0x42))
1040 continue;
1da177e4
LT		 1041 assignid_map |= m;
1042
1043 }
6a3cebb6
OZ		 1044 atp_writeb_io(dev, 0, 0x02, 0x7f);
1045 atp_writeb_io(dev, 0, 0x1b, 0x02);
1da177e4 1046
2bbbac45 1047 udelay(2);
1da177e4
LT		 1048
1049 val = 0x0080; /* bsy */
6a3cebb6 1050 atp_writew_io(dev, 0, 0x1c, val);
1da177e4 1051 val |= 0x0040; /* sel */
6a3cebb6 1052 atp_writew_io(dev, 0, 0x1c, val);
1da177e4 1053 val |= 0x0004; /* msg */
6a3cebb6 1054 atp_writew_io(dev, 0, 0x1c, val);
2bbbac45 1055 udelay(2); /* 2 deskew delay(45ns*2=90ns) */
1da177e4 1056 val &= 0x007f; /* no bsy */
6a3cebb6 1057 atp_writew_io(dev, 0, 0x1c, val);
1da177e4
LT		 1058 mdelay(128);
1059 val &= 0x00fb; /* after 1ms no msg */
6a3cebb6
OZ		 1060 atp_writew_io(dev, 0, 0x1c, val);
1061 while ((atp_readb_io(dev, 0, 0x1c) & 0x04) != 0)
58c4d046 1062 ;
2bbbac45 1063 udelay(2);
1da177e4 1064 udelay(100);
c7fcc089 1065 for (n = 0; n < 0x30000; n++)
6a3cebb6 1066 if ((atp_readb_io(dev, 0, 0x1c) & 0x80) != 0) /* bsy ? */
c7fcc089
OZ		 1067 break;
1068 if (n < 0x30000)
1069 for (n = 0; n < 0x30000; n++)
6a3cebb6 1070 if ((atp_readb_io(dev, 0, 0x1c) & 0x81) == 0x0081) {
2bbbac45 1071 udelay(2);
c7fcc089 1072 val |= 0x8003; /* io,cd,db7 */
6a3cebb6 1073 atp_writew_io(dev, 0, 0x1c, val);
2bbbac45 1074 udelay(2);
c7fcc089 1075 val &= 0x00bf; /* no sel */
6a3cebb6 1076 atp_writew_io(dev, 0, 0x1c, val);
2bbbac45 1077 udelay(2);
c7fcc089
OZ		 1078 break;
1079 }
1080 while (1) {
0f6d93aa
MM		 1081 /*
1082 * The funny division into multiple delays is to accomodate
1083 * arches like ARM where udelay() multiplies its argument by
1084 * a large number to initialize a loop counter. To avoid
1085 * overflow, the maximum supported udelay is 2000 microseconds.
1086 *
1087 * XXX it would be more polite to find a way to use msleep()
1088 */
1089 mdelay(2);
1090 udelay(48);
6a3cebb6
OZ		 1091 if ((atp_readb_io(dev, 0, 0x1c) & 0x80) == 0x00) { /* bsy ? */
1092 atp_writew_io(dev, 0, 0x1c, 0);
1093 atp_writeb_io(dev, 0, 0x1b, 0);
1094 atp_writeb_io(dev, 0, 0x15, 0);
1095 atp_writeb_io(dev, 0, 0x18, 0x09);
1096 while ((atp_readb_io(dev, 0, 0x1f) & 0x80) == 0)
1da177e4 1097 cpu_relax();
6a3cebb6 1098 atp_readb_io(dev, 0, 0x17);
1da177e4
LT		 1099 return;
1100 }
1101 val &= 0x00ff; /* synchronization */
1102 val |= 0x3f00;
1103 fun_scam(dev, &val);
2bbbac45 1104 udelay(2);
1da177e4
LT		 1105 val &= 0x00ff; /* isolation */
1106 val |= 0x2000;
1107 fun_scam(dev, &val);
2bbbac45 1108 udelay(2);
1da177e4
LT		 1109 i = 8;
1110 j = 0;
c7fcc089
OZ		 1111
1112 while (1) {
6a3cebb6 1113 if ((atp_readw_io(dev, 0, 0x1c) & 0x2000) == 0)
c7fcc089 1114 continue;
2bbbac45 1115 udelay(2);
c7fcc089
OZ		 1116 val &= 0x00ff; /* get ID_STRING */
1117 val |= 0x2000;
1118 k = fun_scam(dev, &val);
1119 if ((k & 0x03) == 0)
1120 break;
1121 mbuf[j] <<= 0x01;
1122 mbuf[j] &= 0xfe;
1123 if ((k & 0x02) != 0)
1124 mbuf[j] |= 0x01;
1125 i--;
1126 if (i > 0)
1127 continue;
1128 j++;
1129 i = 8;
1da177e4 1130 }
1da177e4 1131
c7fcc089 1132 /* isolation complete.. */
1da177e4
LT		 1133/* mbuf[32]=0;
1134 printk(" \n%x %x %x %s\n ",assignid_map,mbuf[0],mbuf[1],&mbuf[2]); */
1135 i = 15;
1136 j = mbuf[0];
25985edc 1137 if ((j & 0x20) != 0) { /* bit5=1:ID up to 7 */
1da177e4
LT		 1138 i = 7;
1139 }
c7fcc089
OZ		 1140 if ((j & 0x06) != 0) { /* IDvalid? */
1141 k = mbuf[1];
1142 while (1) {
1143 m = 1;
1144 m <<= k;
1145 if ((m & assignid_map) == 0)
1146 break;
1147 if (k > 0)
1148 k--;
1149 else
1150 break;
1151 }
1da177e4 1152 }
c7fcc089
OZ		 1153 if ((m & assignid_map) != 0) { /* srch from max acceptable ID# */
1154 k = i; /* max acceptable ID# */
1155 while (1) {
1156 m = 1;
1157 m <<= k;
1158 if ((m & assignid_map) == 0)
1159 break;
1160 if (k > 0)
1161 k--;
1162 else
1163 break;
1164 }
1da177e4 1165 }
c7fcc089 1166 /* k=binID#, */
1da177e4
LT		 1167 assignid_map |= m;
1168 if (k < 8) {
1169 quintet[0] = 0x38; /* 1st dft ID<8 */
1170 } else {
1171 quintet[0] = 0x31; /* 1st ID>=8 */
1172 }
1173 k &= 0x07;
1174 quintet[1] = g2q_tab[k];
1175
1176 val &= 0x00ff; /* AssignID 1stQuintet,AH=001xxxxx */
1177 m = quintet[0] << 8;
1178 val |= m;
1179 fun_scam(dev, &val);
1180 val &= 0x00ff; /* AssignID 2ndQuintet,AH=001xxxxx */
1181 m = quintet[1] << 8;
1182 val |= m;
1183 fun_scam(dev, &val);
1184
c7fcc089 1185 }
1da177e4
LT		 1186}
1187
1da177e4
LT		 1188static void atp870u_free_tables(struct Scsi_Host *host)
1189{
1190 struct atp_unit *atp_dev = (struct atp_unit *)&host->hostdata;
1191 int j, k;
1192 for (j=0; j < 2; j++) {
1193 for (k = 0; k < 16; k++) {
1194 if (!atp_dev->id[j][k].prd_table)
1195 continue;
b5683557 1196 pci_free_consistent(atp_dev->pdev, 1024, atp_dev->id[j][k].prd_table, atp_dev->id[j][k].prd_bus);
1da177e4
LT		 1197 atp_dev->id[j][k].prd_table = NULL;
1198 }
1199 }
1200}
1201
1202static int atp870u_init_tables(struct Scsi_Host *host)
1203{
1204 struct atp_unit *atp_dev = (struct atp_unit *)&host->hostdata;
1205 int c,k;
1206 for(c=0;c < 2;c++) {
1207 for(k=0;k<16;k++) {
b5683557 1208 atp_dev->id[c][k].prd_table = pci_alloc_consistent(atp_dev->pdev, 1024, &(atp_dev->id[c][k].prd_bus));
1da177e4
LT		 1209 if (!atp_dev->id[c][k].prd_table) {
1210 printk("atp870u_init_tables fail\n");
1211 atp870u_free_tables(host);
1212 return -ENOMEM;
1213 }
b5683557 1214 atp_dev->id[c][k].prdaddr = atp_dev->id[c][k].prd_bus;
1da177e4
LT		 1215 atp_dev->id[c][k].devsp=0x20;
1216 atp_dev->id[c][k].devtype = 0x7f;
1217 atp_dev->id[c][k].curr_req = NULL;
1218 }
1219
1220 atp_dev->active_id[c] = 0;
1221 atp_dev->wide_id[c] = 0;
1222 atp_dev->host_id[c] = 0x07;
1223 atp_dev->quhd[c] = 0;
1224 atp_dev->quend[c] = 0;
1225 atp_dev->last_cmd[c] = 0xff;
1226 atp_dev->in_snd[c] = 0;
1227 atp_dev->in_int[c] = 0;
1228
1229 for (k = 0; k < qcnt; k++) {
1230 atp_dev->quereq[c][k] = NULL;
1231 }
1232 for (k = 0; k < 16; k++) {
1233 atp_dev->id[c][k].curr_req = NULL;
1234 atp_dev->sp[c][k] = 0x04;
1235 }
1236 }
1237 return 0;
1238}
1239
6a1961bc
OZ		 1240static void atp_set_host_id(struct atp_unit *atp, u8 c, u8 host_id)
1241{
1242 atp_writeb_io(atp, c, 0, host_id | 0x08);
1243 atp_writeb_io(atp, c, 0x18, 0);
1244 while ((atp_readb_io(atp, c, 0x1f) & 0x80) == 0)
1245 mdelay(1);
1246 atp_readb_io(atp, c, 0x17);
1247 atp_writeb_io(atp, c, 1, 8);
1248 atp_writeb_io(atp, c, 2, 0x7f);
1249 atp_writeb_io(atp, c, 0x11, 0x20);
1250}
1251
c7e6a029
OZ		 1252static void atp880_init(struct Scsi_Host *shpnt)
1253{
1254 struct atp_unit *atpdev = shost_priv(shpnt);
1255 struct pci_dev *pdev = atpdev->pdev;
1256 unsigned char k, m, host_id;
1257 unsigned int n;
1258
1259 pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x80);
1260
1261 atpdev->ioport[0] = shpnt->io_port + 0x40;
1262 atpdev->pciport[0] = shpnt->io_port + 0x28;
1263
1264 host_id = atp_readb_base(atpdev, 0x39) >> 4;
1265
1266 dev_info(&pdev->dev, "ACARD AEC-67160 PCI Ultra3 LVD Host Adapter: IO:%lx, IRQ:%d.\n",
1267 shpnt->io_port, shpnt->irq);
1268 atpdev->host_id[0] = host_id;
1269
1270 atpdev->global_map[0] = atp_readb_base(atpdev, 0x35);
1271 atpdev->ultra_map[0] = atp_readw_base(atpdev, 0x3c);
1272
1273 n = 0x3f09;
1274 while (n < 0x4000) {
1275 m = 0;
1276 atp_writew_base(atpdev, 0x34, n);
1277 n += 0x0002;
1278 if (atp_readb_base(atpdev, 0x30) == 0xff)
1279 break;
1280
1281 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x30);
1282 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x31);
1283 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x32);
1284 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x33);
1285 atp_writew_base(atpdev, 0x34, n);
1286 n += 0x0002;
1287 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x30);
1288 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x31);
1289 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x32);
1290 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x33);
1291 atp_writew_base(atpdev, 0x34, n);
1292 n += 0x0002;
1293 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x30);
1294 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x31);
1295 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x32);
1296 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x33);
1297 atp_writew_base(atpdev, 0x34, n);
1298 n += 0x0002;
1299 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x30);
1300 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x31);
1301 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x32);
1302 atpdev->sp[0][m++] = atp_readb_base(atpdev, 0x33);
1303 n += 0x0018;
1304 }
1305 atp_writew_base(atpdev, 0x34, 0);
1306 atpdev->ultra_map[0] = 0;
1307 atpdev->async[0] = 0;
1308 for (k = 0; k < 16; k++) {
1309 n = 1 << k;
1310 if (atpdev->sp[0][k] > 1)
1311 atpdev->ultra_map[0] |= n;
1312 else
1313 if (atpdev->sp[0][k] == 0)
1314 atpdev->async[0] |= n;
1315 }
1316 atpdev->async[0] = ~(atpdev->async[0]);
1317 atp_writeb_base(atpdev, 0x35, atpdev->global_map[0]);
1318
1319 k = atp_readb_base(atpdev, 0x38) & 0x80;
1320 atp_writeb_base(atpdev, 0x38, k);
1321 atp_writeb_base(atpdev, 0x3b, 0x20);
1322 mdelay(32);
1323 atp_writeb_base(atpdev, 0x3b, 0);
1324 mdelay(32);
1325 atp_readb_io(atpdev, 0, 0x1b);
1326 atp_readb_io(atpdev, 0, 0x17);
1327
1328 atp_set_host_id(atpdev, 0, host_id);
1329
1330 tscam(shpnt, true, atp_readb_base(atpdev, 0x22));
1331 atp_is(atpdev, 0, true, atp_readb_base(atpdev, 0x3f) & 0x40);
1332 atp_writeb_base(atpdev, 0x38, 0xb0);
1333 shpnt->max_id = 16;
1334 shpnt->this_id = host_id;
1335}
1336
1da177e4
LT		 1337/* return non-zero on detection */
1338static int atp870u_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
1339{
1340 unsigned char k, m, c;
6c9b9c55 1341 unsigned int error,n;
1da177e4
LT		 1342 unsigned char host_id;
1343 struct Scsi_Host *shpnt = NULL;
bdd5ac40 1344 struct atp_unit *atpdev;
1da177e4 1345 unsigned char setupdata[2][16];
bdd5ac40 1346 int err;
dc6a78f1 1347
b1e85063
OZ		 1348 if (ent->device == PCI_DEVICE_ID_ARTOP_AEC7610 && pdev->revision < 2) {
1349 dev_err(&pdev->dev, "ATP850S chips (AEC6710L/F cards) are not supported.\n");
1350 return -ENODEV;
1351 }
1352
bdd5ac40
OZ		 1353 err = pci_enable_device(pdev);
1354 if (err)
1355 goto fail;
1da177e4 1356
34a2c35d 1357 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
1da177e4 1358 printk(KERN_ERR "atp870u: DMA mask required but not available.\n");
bdd5ac40
OZ		 1359 err = -EIO;
1360 goto disable_device;
1da177e4
LT		 1361 }
1362
11ec1318
OZ		 1363 err = pci_request_regions(pdev, "atp870u");
1364 if (err)
1365 goto disable_device;
1366 pci_set_master(pdev);
1367
bdd5ac40
OZ		 1368 err = -ENOMEM;
1369 shpnt = scsi_host_alloc(&atp870u_template, sizeof(struct atp_unit));
1370 if (!shpnt)
11ec1318 1371 goto release_region;
bdd5ac40
OZ		 1372
1373 atpdev = shost_priv(shpnt);
1374
1375 atpdev->host = shpnt;
1376 atpdev->pdev = pdev;
1377 pci_set_drvdata(pdev, atpdev);
1378
6c9b9c55
OZ		 1379 shpnt->io_port = pci_resource_start(pdev, 0);
1380 shpnt->io_port &= 0xfffffff8;
1381 shpnt->n_io_port = pci_resource_len(pdev, 0);
1382 atpdev->baseport = shpnt->io_port;
1383 shpnt->unique_id = shpnt->io_port;
1384 shpnt->irq = pdev->irq;
dc6a78f1 1385
f5f53a38
OZ		 1386 err = atp870u_init_tables(shpnt);
1387 if (err) {
1388 dev_err(&pdev->dev, "Unable to allocate tables for Acard controller\n");
1389 goto unregister;
1390 }
1391
c7e6a029
OZ		 1392 if (is880(atpdev))
1393 atp880_init(shpnt);
1394 else if (is885(atpdev)) {
6c9b9c55
OZ		 1395 printk(KERN_INFO " ACARD AEC-67162 PCI Ultra3 LVD Host Adapter: IO:%lx, IRQ:%d.\n"
1396 , shpnt->io_port, shpnt->irq);
1da177e4 1397
dc6a78f1 1398 atpdev->pdev = pdev;
6c9b9c55
OZ		 1399 atpdev->ioport[0] = shpnt->io_port + 0x80;
1400 atpdev->ioport[1] = shpnt->io_port + 0xc0;
1401 atpdev->pciport[0] = shpnt->io_port + 0x40;
1402 atpdev->pciport[1] = shpnt->io_port + 0x50;
1da177e4 1403
bdd5ac40
OZ		 1404 c = atp_readb_base(atpdev, 0x29);
1405 atp_writeb_base(atpdev, 0x29, c | 0x04);
1da177e4
LT		 1406
1407 n=0x1f80;
1408next_fblk_885:
1409 if (n >= 0x2000) {
1410 goto flash_ok_885;
1411 }
bdd5ac40
OZ		 1412 atp_writew_base(atpdev, 0x3c, n);
1413 if (atp_readl_base(atpdev, 0x38) == 0xffffffff) {
1da177e4
LT		 1414 goto flash_ok_885;
1415 }
1416 for (m=0; m < 2; m++) {
bdd5ac40 1417 atpdev->global_map[m]= 0;
1da177e4 1418 for (k=0; k < 4; k++) {
bdd5ac40
OZ		 1419 atp_writew_base(atpdev, 0x3c, n++);
1420 ((unsigned long *)&setupdata[m][0])[k] = atp_readl_base(atpdev, 0x38);
1da177e4
LT		 1421 }
1422 for (k=0; k < 4; k++) {
bdd5ac40
OZ		 1423 atp_writew_base(atpdev, 0x3c, n++);
1424 ((unsigned long *)&atpdev->sp[m][0])[k] = atp_readl_base(atpdev, 0x38);
1da177e4
LT		 1425 }
1426 n += 8;
1427 }
1428 goto next_fblk_885;
1429flash_ok_885:
1430#ifdef ED_DBGP
1431 printk( "Flash Read OK\n");
1432#endif
bdd5ac40
OZ		 1433 c = atp_readb_base(atpdev, 0x29);
1434 atp_writeb_base(atpdev, 0x29, c & 0xfb);
1da177e4 1435 for (c=0;c < 2;c++) {
bdd5ac40
OZ		 1436 atpdev->ultra_map[c]=0;
1437 atpdev->async[c] = 0;
1da177e4
LT		 1438 for (k=0; k < 16; k++) {
1439 n=1;
1440 n = n << k;
bdd5ac40
OZ		 1441 if (atpdev->sp[c][k] > 1) {
1442 atpdev->ultra_map[c] |= n;
1da177e4 1443 } else {
bdd5ac40
OZ		 1444 if (atpdev->sp[c][k] == 0) {
1445 atpdev->async[c] |= n;
1da177e4
LT		 1446 }
1447 }
1448 }
bdd5ac40 1449 atpdev->async[c] = ~(atpdev->async[c]);
1da177e4 1450
bdd5ac40 1451 if (atpdev->global_map[c] == 0) {
1da177e4
LT		 1452 k=setupdata[c][1];
1453 if ((k & 0x40) != 0)
bdd5ac40 1454 atpdev->global_map[c] |= 0x20;
1da177e4 1455 k &= 0x07;
bdd5ac40 1456 atpdev->global_map[c] |= k;
1da177e4 1457 if ((setupdata[c][2] & 0x04) != 0)
bdd5ac40
OZ		 1458 atpdev->global_map[c] |= 0x08;
1459 atpdev->host_id[c] = setupdata[c][0] & 0x07;
1da177e4
LT		 1460 }
1461 }
1462
bdd5ac40 1463 k = atp_readb_base(atpdev, 0x28) & 0x8f;
1da177e4 1464 k |= 0x10;
bdd5ac40
OZ		 1465 atp_writeb_base(atpdev, 0x28, k);
1466 atp_writeb_pci(atpdev, 0, 1, 0x80);
1467 atp_writeb_pci(atpdev, 1, 1, 0x80);
1da177e4 1468 mdelay(100);
bdd5ac40
OZ		 1469 atp_writeb_pci(atpdev, 0, 1, 0);
1470 atp_writeb_pci(atpdev, 1, 1, 0);
1da177e4 1471 mdelay(1000);
bdd5ac40
OZ		 1472 atp_readb_io(atpdev, 0, 0x1b);
1473 atp_readb_io(atpdev, 0, 0x17);
1474 atp_readb_io(atpdev, 1, 0x1b);
1475 atp_readb_io(atpdev, 1, 0x17);
6a1961bc 1476
bdd5ac40 1477 k=atpdev->host_id[0];
1da177e4
LT		 1478 if (k > 7)
1479 k = (k & 0x07) | 0x40;
bdd5ac40 1480 atp_set_host_id(atpdev, 0, k);
493c5201 1481
bdd5ac40 1482 k=atpdev->host_id[1];
1da177e4
LT		 1483 if (k > 7)
1484 k = (k & 0x07) | 0x40;
bdd5ac40 1485 atp_set_host_id(atpdev, 1, k);
1da177e4 1486
c4ad92bc 1487 mdelay(600); /* this delay used to be called tscam_885() */
1da177e4 1488 printk(KERN_INFO " Scanning Channel A SCSI Device ...\n");
bdd5ac40
OZ		 1489 atp_is(atpdev, 0, true, atp_readb_io(atpdev, 0, 0x1b) >> 7);
1490 atp_writeb_io(atpdev, 0, 0x16, 0x80);
1da177e4 1491 printk(KERN_INFO " Scanning Channel B SCSI Device ...\n");
bdd5ac40
OZ		 1492 atp_is(atpdev, 1, true, atp_readb_io(atpdev, 1, 0x1b) >> 7);
1493 atp_writeb_io(atpdev, 1, 0x16, 0x80);
1494 k = atp_readb_base(atpdev, 0x28) & 0xcf;
1da177e4 1495 k |= 0xc0;
bdd5ac40
OZ		 1496 atp_writeb_base(atpdev, 0x28, k);
1497 k = atp_readb_base(atpdev, 0x1f) | 0x80;
1498 atp_writeb_base(atpdev, 0x1f, k);
1499 k = atp_readb_base(atpdev, 0x29) | 0x01;
1500 atp_writeb_base(atpdev, 0x29, k);
1da177e4
LT		 1501#ifdef ED_DBGP
1502 //printk("atp885: atp_host[0] 0x%p\n", atp_host[0]);
1503#endif
1504 shpnt->max_id = 16;
bdd5ac40 1505 shpnt->max_lun = (atpdev->global_map[0] & 0x07) + 1;
1da177e4 1506 shpnt->max_channel = 1;
bdd5ac40 1507 shpnt->this_id = atpdev->host_id[0];
1da177e4 1508 } else {
8177c507 1509 u8 scam_on;
dd5a5f79
OZ		 1510 bool wide_chip =
1511 (ent->device == PCI_DEVICE_ID_ARTOP_AEC7610 &&
1512 pdev->revision == 4) ||
1513 (ent->device == PCI_DEVICE_ID_ARTOP_AEC7612UW) ||
1514 (ent->device == PCI_DEVICE_ID_ARTOP_AEC7612SUW);
1da177e4
LT		 1515 error = pci_read_config_byte(pdev, 0x49, &host_id);
1516
c48442d1 1517 printk(KERN_INFO " ACARD AEC-671X PCI Ultra/W SCSI-2/3 Host Adapter: "
6c9b9c55 1518 "IO:%lx, IRQ:%d.\n", shpnt->io_port, shpnt->irq);
1da177e4 1519
6c9b9c55
OZ		 1520 atpdev->ioport[0] = shpnt->io_port;
1521 atpdev->pciport[0] = shpnt->io_port + 0x20;
1da177e4 1522 host_id &= 0x07;
dc6a78f1 1523 atpdev->host_id[0] = host_id;
8177c507 1524 scam_on = atp_readb_pci(atpdev, 0, 2);
d804bb25
OZ		 1525 atpdev->global_map[0] = atp_readb_base(atpdev, 0x2d);
1526 atpdev->ultra_map[0] = atp_readw_base(atpdev, 0x2e);
1da177e4 1527
dc6a78f1 1528 if (atpdev->ultra_map[0] == 0) {
8177c507 1529 scam_on = 0x00;
dc6a78f1
RD		 1530 atpdev->global_map[0] = 0x20;
1531 atpdev->ultra_map[0] = 0xffff;
1da177e4
LT		 1532 }
1533
dd5a5f79 1534 if (pdev->revision > 0x07) /* check if atp876 chip then enable terminator */
bdd5ac40 1535 atp_writeb_base(atpdev, 0x3e, 0x00);
1da177e4 1536
bdd5ac40
OZ		 1537 k = (atp_readb_base(atpdev, 0x3a) & 0xf3) | 0x10;
1538 atp_writeb_base(atpdev, 0x3a, k);
1539 atp_writeb_base(atpdev, 0x3a, k & 0xdf);
1da177e4 1540 mdelay(32);
bdd5ac40 1541 atp_writeb_base(atpdev, 0x3a, k);
1da177e4 1542 mdelay(32);
bdd5ac40 1543 atp_set_host_id(atpdev, 0, host_id);
1da177e4 1544
dd5a5f79 1545
8177c507 1546 tscam(shpnt, wide_chip, scam_on);
bdd5ac40 1547 atp_writeb_base(atpdev, 0x3a, atp_readb_base(atpdev, 0x3a) | 0x10);
dd5a5f79 1548 atp_is(atpdev, 0, wide_chip, 0);
bdd5ac40
OZ		 1549 atp_writeb_base(atpdev, 0x3a, atp_readb_base(atpdev, 0x3a) & 0xef);
1550 atp_writeb_base(atpdev, 0x3b, atp_readb_base(atpdev, 0x3b) | 0x20);
dd5a5f79 1551 shpnt->max_id = wide_chip ? 16 : 8;
1da177e4 1552 shpnt->this_id = host_id;
6c9b9c55 1553
1da177e4 1554 }
1729c0d2
OZ		 1555 err = request_irq(shpnt->irq, atp870u_intr_handle, IRQF_SHARED, "atp870u", shpnt);
1556 if (err) {
1557 dev_err(&pdev->dev, "Unable to allocate IRQ %d.\n", shpnt->irq);
1558 goto free_tables;
1559 }
1560
1561 err = scsi_add_host(shpnt, &pdev->dev);
1562 if (err)
1563 goto scsi_add_fail;
1564 scsi_scan_host(shpnt);
1565
1566 return 0;
1da177e4
LT		 1567
1568scsi_add_fail:
6c9b9c55 1569 free_irq(shpnt->irq, shpnt);
1da177e4 1570free_tables:
1da177e4
LT		 1571 atp870u_free_tables(shpnt);
1572unregister:
1da177e4 1573 scsi_host_put(shpnt);
11ec1318
OZ		 1574release_region:
1575 pci_release_regions(pdev);
bdd5ac40
OZ		 1576disable_device:
1577 pci_disable_device(pdev);
1578fail:
1579 return err;
1da177e4
LT		 1580}
1581
1582/* The abort command does not leave the device in a clean state where
1583 it is available to be used again. Until this gets worked out, we will
1584 leave it commented out. */
1585
1586static int atp870u_abort(struct scsi_cmnd * SCpnt)
1587{
1588 unsigned char j, k, c;
1589 struct scsi_cmnd *workrequ;
1da177e4
LT		 1590 struct atp_unit *dev;
1591 struct Scsi_Host *host;
1592 host = SCpnt->device->host;
1593
1594 dev = (struct atp_unit *)&host->hostdata;
422c0d61 1595 c = scmd_channel(SCpnt);
1da177e4
LT		 1596 printk(" atp870u: abort Channel = %x \n", c);
1597 printk("working=%x last_cmd=%x ", dev->working[c], dev->last_cmd[c]);
1598 printk(" quhdu=%x quendu=%x ", dev->quhd[c], dev->quend[c]);
1da177e4 1599 for (j = 0; j < 0x18; j++) {
6a3cebb6 1600 printk(" r%2x=%2x", j, atp_readb_io(dev, c, j));
1da177e4 1601 }
6a3cebb6
OZ		 1602 printk(" r1c=%2x", atp_readb_io(dev, c, 0x1c));
1603 printk(" r1f=%2x in_snd=%2x ", atp_readb_io(dev, c, 0x1f), dev->in_snd[c]);
1604 printk(" d00=%2x", atp_readb_pci(dev, c, 0x00));
1605 printk(" d02=%2x", atp_readb_pci(dev, c, 0x02));
1da177e4
LT		 1606 for(j=0;j<16;j++) {
1607 if (dev->id[c][j].curr_req != NULL) {
1608 workrequ = dev->id[c][j].curr_req;
1609 printk("\n que cdb= ");
1610 for (k=0; k < workrequ->cmd_len; k++) {
1611 printk(" %2x ",workrequ->cmnd[k]);
1612 }
1613 printk(" last_lenu= %x ",(unsigned int)dev->id[c][j].last_len);
1614 }
1615 }
1616 return SUCCESS;
1617}
1618
1619static const char *atp870u_info(struct Scsi_Host *notused)
1620{
1621 static char buffer[128];
1622
1623 strcpy(buffer, "ACARD AEC-6710/6712/67160 PCI Ultra/W/LVD SCSI-3 Adapter Driver V2.6+ac ");
1624
1625 return buffer;
1626}
1627
d773e422 1628static int atp870u_show_info(struct seq_file *m, struct Scsi_Host *HBAptr)
1da177e4 1629{
3d30079c
RV		 1630 seq_puts(m, "ACARD AEC-671X Driver Version: 2.6+ac\n\n"
1631 "Adapter Configuration:\n");
d773e422
AV		 1632 seq_printf(m, " Base IO: %#.4lx\n", HBAptr->io_port);
1633 seq_printf(m, " IRQ: %d\n", HBAptr->irq);
1634 return 0;
1da177e4
LT		 1635}
1636
1637
1638static int atp870u_biosparam(struct scsi_device *disk, struct block_device *dev,
1639 sector_t capacity, int *ip)
1640{
1641 int heads, sectors, cylinders;
1642
1643 heads = 64;
1644 sectors = 32;
1645 cylinders = (unsigned long)capacity / (heads * sectors);
1646 if (cylinders > 1024) {
1647 heads = 255;
1648 sectors = 63;
1649 cylinders = (unsigned long)capacity / (heads * sectors);
1650 }
1651 ip[0] = heads;
1652 ip[1] = sectors;
1653 ip[2] = cylinders;
1654
1655 return 0;
1656}
1657
1658static void atp870u_remove (struct pci_dev *pdev)
1659{
1660 struct atp_unit *devext = pci_get_drvdata(pdev);
1661 struct Scsi_Host *pshost = devext->host;
1662
1663
1664 scsi_remove_host(pshost);
1da177e4 1665 free_irq(pshost->irq, pshost);
11ec1318
OZ		 1666 pci_release_regions(pdev);
1667 pci_disable_device(pdev);
1da177e4 1668 atp870u_free_tables(pshost);
1da177e4 1669 scsi_host_put(pshost);
1da177e4
LT		 1670}
1671MODULE_LICENSE("GPL");
1672
1673static struct scsi_host_template atp870u_template = {
1674 .module = THIS_MODULE,
1675 .name = "atp870u" /* name */,
1676 .proc_name = "atp870u",
d773e422 1677 .show_info = atp870u_show_info,
1da177e4
LT		 1678 .info = atp870u_info /* info */,
1679 .queuecommand = atp870u_queuecommand /* queuecommand */,
1680 .eh_abort_handler = atp870u_abort /* abort */,
1681 .bios_param = atp870u_biosparam /* biosparm */,
1682 .can_queue = qcnt /* can_queue */,
1683 .this_id = 7 /* SCSI ID */,
1684 .sg_tablesize = ATP870U_SCATTER /*SG_ALL*/ /*SG_NONE*/,
1da177e4
LT		 1685 .use_clustering = ENABLE_CLUSTERING,
1686 .max_sectors = ATP870U_MAX_SECTORS,
1687};
1688
1689static struct pci_device_id atp870u_id_table[] = {
1690 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, ATP885_DEVID) },
1691 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, ATP880_DEVID1) },
1692 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, ATP880_DEVID2) },
1693 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7610) },
1694 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7612UW) },
1695 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7612U) },
1696 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7612S) },
1697 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7612D) },
1698 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_AEC7612SUW) },
1699 { PCI_DEVICE(PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_8060) },
1700 { 0, },
1701};
1702
1703MODULE_DEVICE_TABLE(pci, atp870u_id_table);
1704
1705static struct pci_driver atp870u_driver = {
1706 .id_table = atp870u_id_table,
1707 .name = "atp870u",
1708 .probe = atp870u_probe,
6f039790 1709 .remove = atp870u_remove,
1da177e4
LT		 1710};
1711
1ccd7d68 1712module_pci_driver(atp870u_driver);
1da177e4 1713
4192a40f 1714static void atp_is(struct atp_unit *dev, unsigned char c, bool wide_chip, unsigned char lvdmode)
1da177e4 1715{
fa50b308 1716 unsigned char i, j, k, rmb, n;
1da177e4
LT		 1717 unsigned short int m;
1718 static unsigned char mbuf[512];
80b52a7f
OZ		 1719 static unsigned char satn[9] = { 0, 0, 0, 0, 0, 0, 0, 6, 6 };
1720 static unsigned char inqd[9] = { 0x12, 0, 0, 0, 0x24, 0, 0, 0x24, 6 };
1721 static unsigned char synn[6] = { 0x80, 1, 3, 1, 0x19, 0x0e };
1722 unsigned char synu[6] = { 0x80, 1, 3, 1, 0x0a, 0x0e };
1723 static unsigned char synw[6] = { 0x80, 1, 3, 1, 0x19, 0x0e };
460da918 1724 static unsigned char synw_870[6] = { 0x80, 1, 3, 1, 0x0c, 0x07 };
80b52a7f
OZ		 1725 unsigned char synuw[6] = { 0x80, 1, 3, 1, 0x0a, 0x0e };
1726 static unsigned char wide[6] = { 0x80, 1, 2, 3, 1, 0 };
1727 static unsigned char u3[9] = { 0x80, 1, 6, 4, 0x09, 00, 0x0e, 0x01, 0x02 };
1da177e4 1728
1da177e4 1729 for (i = 0; i < 16; i++) {
197fb8d8
OZ		 1730 if (!wide_chip && (i > 7))
1731 break;
1da177e4
LT		 1732 m = 1;
1733 m = m << i;
1734 if ((m & dev->active_id[c]) != 0) {
1735 continue;
1736 }
1737 if (i == dev->host_id[c]) {
1738 printk(KERN_INFO " ID: %2d Host Adapter\n", dev->host_id[c]);
1739 continue;
1740 }
197fb8d8 1741 atp_writeb_io(dev, c, 0x1b, wide_chip ? 0x01 : 0x00);
5d2a5a4f
OZ		 1742 atp_writeb_io(dev, c, 1, 0x08);
1743 atp_writeb_io(dev, c, 2, 0x7f);
1744 atp_writeb_io(dev, c, 3, satn[0]);
1745 atp_writeb_io(dev, c, 4, satn[1]);
1746 atp_writeb_io(dev, c, 5, satn[2]);
1747 atp_writeb_io(dev, c, 6, satn[3]);
1748 atp_writeb_io(dev, c, 7, satn[4]);
1749 atp_writeb_io(dev, c, 8, satn[5]);
1750 atp_writeb_io(dev, c, 0x0f, 0);
1751 atp_writeb_io(dev, c, 0x11, dev->id[c][i].devsp);
5d2a5a4f
OZ		 1752 atp_writeb_io(dev, c, 0x12, 0);
1753 atp_writeb_io(dev, c, 0x13, satn[6]);
1754 atp_writeb_io(dev, c, 0x14, satn[7]);
1da177e4
LT		 1755 j = i;
1756 if ((j & 0x08) != 0) {
1757 j = (j & 0x07) | 0x40;
1758 }
5d2a5a4f
OZ		 1759 atp_writeb_io(dev, c, 0x15, j);
1760 atp_writeb_io(dev, c, 0x18, satn[8]);
1da177e4 1761
5d2a5a4f 1762 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 1763 cpu_relax();
80b52a7f
OZ		 1764
1765 if (atp_readb_io(dev, c, 0x17) != 0x11 && atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1766 continue;
80b52a7f 1767
5d2a5a4f 1768 while (atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1769 cpu_relax();
80b52a7f 1770
1da177e4
LT		 1771 dev->active_id[c] |= m;
1772
5d2a5a4f 1773 atp_writeb_io(dev, c, 0x10, 0x30);
b922a449 1774 if (is885(dev) || is880(dev))
460da918
OZ		 1775 atp_writeb_io(dev, c, 0x14, 0x00);
1776 else /* result of is870() merge - is this a bug? */
1777 atp_writeb_io(dev, c, 0x04, 0x00);
1da177e4
LT		 1778
1779phase_cmd:
5d2a5a4f 1780 atp_writeb_io(dev, c, 0x18, 0x08);
80b52a7f 1781
5d2a5a4f 1782 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 1783 cpu_relax();
80b52a7f 1784
5d2a5a4f 1785 j = atp_readb_io(dev, c, 0x17);
1da177e4 1786 if (j != 0x16) {
5d2a5a4f 1787 atp_writeb_io(dev, c, 0x10, 0x41);
1da177e4
LT		 1788 goto phase_cmd;
1789 }
1790sel_ok:
5d2a5a4f
OZ		 1791 atp_writeb_io(dev, c, 3, inqd[0]);
1792 atp_writeb_io(dev, c, 4, inqd[1]);
1793 atp_writeb_io(dev, c, 5, inqd[2]);
1794 atp_writeb_io(dev, c, 6, inqd[3]);
1795 atp_writeb_io(dev, c, 7, inqd[4]);
1796 atp_writeb_io(dev, c, 8, inqd[5]);
1797 atp_writeb_io(dev, c, 0x0f, 0);
1798 atp_writeb_io(dev, c, 0x11, dev->id[c][i].devsp);
1799 atp_writeb_io(dev, c, 0x12, 0);
1800 atp_writeb_io(dev, c, 0x13, inqd[6]);
1801 atp_writeb_io(dev, c, 0x14, inqd[7]);
1802 atp_writeb_io(dev, c, 0x18, inqd[8]);
80b52a7f 1803
5d2a5a4f 1804 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 1805 cpu_relax();
80b52a7f
OZ		 1806
1807 if (atp_readb_io(dev, c, 0x17) != 0x11 && atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1808 continue;
80b52a7f 1809
5d2a5a4f 1810 while (atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1811 cpu_relax();
80b52a7f 1812
197fb8d8
OZ		 1813 if (wide_chip)
1814 atp_writeb_io(dev, c, 0x1b, 0x00);
1815
5d2a5a4f 1816 atp_writeb_io(dev, c, 0x18, 0x08);
1da177e4
LT		 1817 j = 0;
1818rd_inq_data:
5d2a5a4f 1819 k = atp_readb_io(dev, c, 0x1f);
1da177e4 1820 if ((k & 0x01) != 0) {
5d2a5a4f 1821 mbuf[j++] = atp_readb_io(dev, c, 0x19);
1da177e4
LT		 1822 goto rd_inq_data;
1823 }
1824 if ((k & 0x80) == 0) {
1825 goto rd_inq_data;
1826 }
5d2a5a4f 1827 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 1828 if (j == 0x16) {
1829 goto inq_ok;
1830 }
5d2a5a4f
OZ		 1831 atp_writeb_io(dev, c, 0x10, 0x46);
1832 atp_writeb_io(dev, c, 0x12, 0);
1833 atp_writeb_io(dev, c, 0x13, 0);
1834 atp_writeb_io(dev, c, 0x14, 0);
1835 atp_writeb_io(dev, c, 0x18, 0x08);
80b52a7f 1836
5d2a5a4f 1837 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 1838 cpu_relax();
80b52a7f
OZ		 1839
1840 if (atp_readb_io(dev, c, 0x17) != 0x16)
1da177e4 1841 goto sel_ok;
80b52a7f 1842
1da177e4
LT		 1843inq_ok:
1844 mbuf[36] = 0;
80b52a7f 1845 printk(KERN_INFO " ID: %2d %s\n", i, &mbuf[8]);
1da177e4
LT		 1846 dev->id[c][i].devtype = mbuf[0];
1847 rmb = mbuf[1];
1848 n = mbuf[7];
197fb8d8
OZ		 1849 if (!wide_chip)
1850 goto not_wide;
1da177e4
LT		 1851 if ((mbuf[7] & 0x60) == 0) {
1852 goto not_wide;
1853 }
b922a449 1854 if (is885(dev) || is880(dev)) {
197fb8d8
OZ		 1855 if ((i < 8) && ((dev->global_map[c] & 0x20) == 0))
1856 goto not_wide;
1857 } else { /* result of is870() merge - is this a bug? */
1858 if ((dev->global_map[c] & 0x20) == 0)
1859 goto not_wide;
1da177e4
LT		 1860 }
1861 if (lvdmode == 0) {
80b52a7f 1862 goto chg_wide;
1da177e4 1863 }
80b52a7f
OZ		 1864 if (dev->sp[c][i] != 0x04) // force u2
1865 {
1866 goto chg_wide;
1da177e4
LT		 1867 }
1868
5d2a5a4f
OZ		 1869 atp_writeb_io(dev, c, 0x1b, 0x01);
1870 atp_writeb_io(dev, c, 3, satn[0]);
1871 atp_writeb_io(dev, c, 4, satn[1]);
1872 atp_writeb_io(dev, c, 5, satn[2]);
1873 atp_writeb_io(dev, c, 6, satn[3]);
1874 atp_writeb_io(dev, c, 7, satn[4]);
1875 atp_writeb_io(dev, c, 8, satn[5]);
1876 atp_writeb_io(dev, c, 0x0f, 0);
1877 atp_writeb_io(dev, c, 0x11, dev->id[c][i].devsp);
1878 atp_writeb_io(dev, c, 0x12, 0);
1879 atp_writeb_io(dev, c, 0x13, satn[6]);
1880 atp_writeb_io(dev, c, 0x14, satn[7]);
1881 atp_writeb_io(dev, c, 0x18, satn[8]);
1882
1883 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 1884 cpu_relax();
80b52a7f
OZ		 1885
1886 if (atp_readb_io(dev, c, 0x17) != 0x11 && atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1887 continue;
80b52a7f 1888
5d2a5a4f 1889 while (atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 1890 cpu_relax();
80b52a7f 1891
1da177e4
LT		 1892try_u3:
1893 j = 0;
5d2a5a4f
OZ		 1894 atp_writeb_io(dev, c, 0x14, 0x09);
1895 atp_writeb_io(dev, c, 0x18, 0x20);
e2c22b45 1896
5d2a5a4f
OZ		 1897 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0) {
1898 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0)
1899 atp_writeb_io(dev, c, 0x19, u3[j++]);
1da177e4
LT		 1900 cpu_relax();
1901 }
80b52a7f 1902
5d2a5a4f 1903 while ((atp_readb_io(dev, c, 0x17) & 0x80) == 0x00)
1da177e4 1904 cpu_relax();
80b52a7f 1905
5d2a5a4f 1906 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 1907 if (j == 0x0f) {
1908 goto u3p_in;
1909 }
1910 if (j == 0x0a) {
1911 goto u3p_cmd;
1912 }
1913 if (j == 0x0e) {
1914 goto try_u3;
1915 }
1916 continue;
1917u3p_out:
5d2a5a4f
OZ		 1918 atp_writeb_io(dev, c, 0x18, 0x20);
1919 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0) {
1920 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0)
1921 atp_writeb_io(dev, c, 0x19, 0);
1da177e4
LT		 1922 cpu_relax();
1923 }
5d2a5a4f 1924 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 1925 if (j == 0x0f) {
1926 goto u3p_in;
1927 }
1928 if (j == 0x0a) {
1929 goto u3p_cmd;
1930 }
1931 if (j == 0x0e) {
1932 goto u3p_out;
1933 }
1934 continue;
1935u3p_in:
5d2a5a4f
OZ		 1936 atp_writeb_io(dev, c, 0x14, 0x09);
1937 atp_writeb_io(dev, c, 0x18, 0x20);
1da177e4
LT		 1938 k = 0;
1939u3p_in1:
5d2a5a4f 1940 j = atp_readb_io(dev, c, 0x1f);
1da177e4 1941 if ((j & 0x01) != 0) {
5d2a5a4f 1942 mbuf[k++] = atp_readb_io(dev, c, 0x19);
1da177e4
LT		 1943 goto u3p_in1;
1944 }
1945 if ((j & 0x80) == 0x00) {
1946 goto u3p_in1;
1947 }
5d2a5a4f 1948 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 1949 if (j == 0x0f) {
1950 goto u3p_in;
1951 }
1952 if (j == 0x0a) {
1953 goto u3p_cmd;
1954 }
1955 if (j == 0x0e) {
1956 goto u3p_out;
1957 }
1958 continue;
1959u3p_cmd:
5d2a5a4f
OZ		 1960 atp_writeb_io(dev, c, 0x10, 0x30);
1961 atp_writeb_io(dev, c, 0x14, 0x00);
1962 atp_writeb_io(dev, c, 0x18, 0x08);
80b52a7f 1963
5d2a5a4f 1964 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00);
80b52a7f 1965
5d2a5a4f 1966 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 1967 if (j != 0x16) {
1968 if (j == 0x4e) {
1969 goto u3p_out;
1970 }
1971 continue;
1972 }
1973 if (mbuf[0] != 0x01) {
1974 goto chg_wide;
1975 }
1976 if (mbuf[1] != 0x06) {
1977 goto chg_wide;
1978 }
1979 if (mbuf[2] != 0x04) {
1980 goto chg_wide;
1981 }
1982 if (mbuf[3] == 0x09) {
1983 m = 1;
1984 m = m << i;
1985 dev->wide_id[c] |= m;
1986 dev->id[c][i].devsp = 0xce;
1987#ifdef ED_DBGP
1988 printk("dev->id[%2d][%2d].devsp = %2x\n",c,i,dev->id[c][i].devsp);
1989#endif
1990 continue;
1991 }
1992chg_wide:
5d2a5a4f
OZ		 1993 atp_writeb_io(dev, c, 0x1b, 0x01);
1994 atp_writeb_io(dev, c, 3, satn[0]);
1995 atp_writeb_io(dev, c, 4, satn[1]);
1996 atp_writeb_io(dev, c, 5, satn[2]);
1997 atp_writeb_io(dev, c, 6, satn[3]);
1998 atp_writeb_io(dev, c, 7, satn[4]);
1999 atp_writeb_io(dev, c, 8, satn[5]);
2000 atp_writeb_io(dev, c, 0x0f, 0);
2001 atp_writeb_io(dev, c, 0x11, dev->id[c][i].devsp);
2002 atp_writeb_io(dev, c, 0x12, 0);
2003 atp_writeb_io(dev, c, 0x13, satn[6]);
2004 atp_writeb_io(dev, c, 0x14, satn[7]);
2005 atp_writeb_io(dev, c, 0x18, satn[8]);
2006
2007 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 2008 cpu_relax();
80b52a7f
OZ		 2009
2010 if (atp_readb_io(dev, c, 0x17) != 0x11 && atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 2011 continue;
80b52a7f 2012
5d2a5a4f 2013 while (atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 2014 cpu_relax();
80b52a7f 2015
1da177e4
LT		 2016try_wide:
2017 j = 0;
5d2a5a4f
OZ		 2018 atp_writeb_io(dev, c, 0x14, 0x05);
2019 atp_writeb_io(dev, c, 0x18, 0x20);
e2c22b45 2020
5d2a5a4f
OZ		 2021 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0) {
2022 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0)
2023 atp_writeb_io(dev, c, 0x19, wide[j++]);
1da177e4
LT		 2024 cpu_relax();
2025 }
80b52a7f 2026
5d2a5a4f 2027 while ((atp_readb_io(dev, c, 0x17) & 0x80) == 0x00)
1da177e4 2028 cpu_relax();
80b52a7f 2029
5d2a5a4f 2030 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 2031 if (j == 0x0f) {
2032 goto widep_in;
2033 }
2034 if (j == 0x0a) {
2035 goto widep_cmd;
2036 }
2037 if (j == 0x0e) {
2038 goto try_wide;
2039 }
2040 continue;
2041widep_out:
5d2a5a4f
OZ		 2042 atp_writeb_io(dev, c, 0x18, 0x20);
2043 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0) {
2044 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0)
2045 atp_writeb_io(dev, c, 0x19, 0);
1da177e4
LT		 2046 cpu_relax();
2047 }
5d2a5a4f 2048 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 2049 if (j == 0x0f) {
2050 goto widep_in;
2051 }
2052 if (j == 0x0a) {
2053 goto widep_cmd;
2054 }
2055 if (j == 0x0e) {
2056 goto widep_out;
2057 }
2058 continue;
2059widep_in:
5d2a5a4f
OZ		 2060 atp_writeb_io(dev, c, 0x14, 0xff);
2061 atp_writeb_io(dev, c, 0x18, 0x20);
1da177e4
LT		 2062 k = 0;
2063widep_in1:
5d2a5a4f 2064 j = atp_readb_io(dev, c, 0x1f);
1da177e4 2065 if ((j & 0x01) != 0) {
5d2a5a4f 2066 mbuf[k++] = atp_readb_io(dev, c, 0x19);
1da177e4
LT		 2067 goto widep_in1;
2068 }
2069 if ((j & 0x80) == 0x00) {
2070 goto widep_in1;
2071 }
5d2a5a4f 2072 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 2073 if (j == 0x0f) {
2074 goto widep_in;
2075 }
2076 if (j == 0x0a) {
2077 goto widep_cmd;
2078 }
2079 if (j == 0x0e) {
2080 goto widep_out;
2081 }
2082 continue;
2083widep_cmd:
5d2a5a4f
OZ		 2084 atp_writeb_io(dev, c, 0x10, 0x30);
2085 atp_writeb_io(dev, c, 0x14, 0x00);
2086 atp_writeb_io(dev, c, 0x18, 0x08);
80b52a7f 2087
5d2a5a4f 2088 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 2089 cpu_relax();
80b52a7f 2090
5d2a5a4f 2091 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 2092 if (j != 0x16) {
2093 if (j == 0x4e) {
2094 goto widep_out;
2095 }
2096 continue;
2097 }
2098 if (mbuf[0] != 0x01) {
2099 goto not_wide;
2100 }
2101 if (mbuf[1] != 0x02) {
2102 goto not_wide;
2103 }
2104 if (mbuf[2] != 0x03) {
2105 goto not_wide;
2106 }
2107 if (mbuf[3] != 0x01) {
2108 goto not_wide;
2109 }
2110 m = 1;
2111 m = m << i;
2112 dev->wide_id[c] |= m;
2113not_wide:
80b52a7f 2114 if ((dev->id[c][i].devtype == 0x00) || (dev->id[c][i].devtype == 0x07) || ((dev->id[c][i].devtype == 0x05) && ((n & 0x10) != 0))) {
1da177e4
LT		 2115 m = 1;
2116 m = m << i;
2117 if ((dev->async[c] & m) != 0) {
80b52a7f 2118 goto set_sync;
1da177e4
LT		 2119 }
2120 }
2121 continue;
2122set_sync:
b922a449 2123 if ((!is885(dev) && !is880(dev)) || (dev->sp[c][i] == 0x02)) {
80b52a7f
OZ		 2124 synu[4] = 0x0c;
2125 synuw[4] = 0x0c;
1da177e4 2126 } else {
80b52a7f
OZ		 2127 if (dev->sp[c][i] >= 0x03) {
2128 synu[4] = 0x0a;
2129 synuw[4] = 0x0a;
2130 }
1da177e4 2131 }
1da177e4
LT		 2132 j = 0;
2133 if ((m & dev->wide_id[c]) != 0) {
2134 j |= 0x01;
2135 }
5d2a5a4f
OZ		 2136 atp_writeb_io(dev, c, 0x1b, j);
2137 atp_writeb_io(dev, c, 3, satn[0]);
2138 atp_writeb_io(dev, c, 4, satn[1]);
2139 atp_writeb_io(dev, c, 5, satn[2]);
2140 atp_writeb_io(dev, c, 6, satn[3]);
2141 atp_writeb_io(dev, c, 7, satn[4]);
2142 atp_writeb_io(dev, c, 8, satn[5]);
2143 atp_writeb_io(dev, c, 0x0f, 0);
2144 atp_writeb_io(dev, c, 0x11, dev->id[c][i].devsp);
2145 atp_writeb_io(dev, c, 0x12, 0);
2146 atp_writeb_io(dev, c, 0x13, satn[6]);
2147 atp_writeb_io(dev, c, 0x14, satn[7]);
2148 atp_writeb_io(dev, c, 0x18, satn[8]);
2149
2150 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 2151 cpu_relax();
80b52a7f
OZ		 2152
2153 if (atp_readb_io(dev, c, 0x17) != 0x11 && atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 2154 continue;
80b52a7f 2155
5d2a5a4f 2156 while (atp_readb_io(dev, c, 0x17) != 0x8e)
1da177e4 2157 cpu_relax();
80b52a7f 2158
1da177e4
LT		 2159try_sync:
2160 j = 0;
5d2a5a4f
OZ		 2161 atp_writeb_io(dev, c, 0x14, 0x06);
2162 atp_writeb_io(dev, c, 0x18, 0x20);
e2c22b45 2163
5d2a5a4f
OZ		 2164 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0) {
2165 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0) {
1da177e4 2166 if ((m & dev->wide_id[c]) != 0) {
b922a449 2167 if (is885(dev) || is880(dev)) {
460da918
OZ		 2168 if ((m & dev->ultra_map[c]) != 0) {
2169 atp_writeb_io(dev, c, 0x19, synuw[j++]);
2170 } else {
2171 atp_writeb_io(dev, c, 0x19, synw[j++]);
2172 }
2173 } else
2174 atp_writeb_io(dev, c, 0x19, synw_870[j++]);
1da177e4
LT		 2175 } else {
2176 if ((m & dev->ultra_map[c]) != 0) {
5d2a5a4f 2177 atp_writeb_io(dev, c, 0x19, synu[j++]);
1da177e4 2178 } else {
5d2a5a4f 2179 atp_writeb_io(dev, c, 0x19, synn[j++]);
1da177e4
LT		 2180 }
2181 }
1da177e4
LT		 2182 }
2183 }
80b52a7f 2184
5d2a5a4f 2185 while ((atp_readb_io(dev, c, 0x17) & 0x80) == 0x00)
1da177e4 2186 cpu_relax();
80b52a7f 2187
5d2a5a4f 2188 j = atp_readb_io(dev, c, 0x17) & 0x0f;
1da177e4
LT		 2189 if (j == 0x0f) {
2190 goto phase_ins;
2191 }
2192 if (j == 0x0a) {
2193 goto phase_cmds;
2194 }
2195 if (j == 0x0e) {
2196 goto try_sync;
2197 }
2198 continue;
2199phase_outs:
5d2a5a4f
OZ		 2200 atp_writeb_io(dev, c, 0x18, 0x20);
2201 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00) {
2202 if ((atp_readb_io(dev, c, 0x1f) & 0x01) != 0x00)
2203 atp_writeb_io(dev, c, 0x19, 0x00);
1da177e4
LT		 2204 cpu_relax();
2205 }
5d2a5a4f 2206 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 2207 if (j == 0x85) {
2208 goto tar_dcons;
2209 }
2210 j &= 0x0f;
2211 if (j == 0x0f) {
2212 goto phase_ins;
2213 }
2214 if (j == 0x0a) {
2215 goto phase_cmds;
2216 }
2217 if (j == 0x0e) {
2218 goto phase_outs;
2219 }
2220 continue;
2221phase_ins:
b922a449 2222 if (is885(dev) || is880(dev))
460da918
OZ		 2223 atp_writeb_io(dev, c, 0x14, 0x06);
2224 else
2225 atp_writeb_io(dev, c, 0x14, 0xff);
5d2a5a4f 2226 atp_writeb_io(dev, c, 0x18, 0x20);
1da177e4
LT		 2227 k = 0;
2228phase_ins1:
5d2a5a4f 2229 j = atp_readb_io(dev, c, 0x1f);
1da177e4 2230 if ((j & 0x01) != 0x00) {
5d2a5a4f 2231 mbuf[k++] = atp_readb_io(dev, c, 0x19);
1da177e4
LT		 2232 goto phase_ins1;
2233 }
2234 if ((j & 0x80) == 0x00) {
2235 goto phase_ins1;
2236 }
80b52a7f 2237
5d2a5a4f 2238 while ((atp_readb_io(dev, c, 0x17) & 0x80) == 0x00);
80b52a7f 2239
5d2a5a4f 2240 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 2241 if (j == 0x85) {
2242 goto tar_dcons;
2243 }
2244 j &= 0x0f;
2245 if (j == 0x0f) {
2246 goto phase_ins;
2247 }
2248 if (j == 0x0a) {
2249 goto phase_cmds;
2250 }
2251 if (j == 0x0e) {
2252 goto phase_outs;
2253 }
2254 continue;
2255phase_cmds:
5d2a5a4f 2256 atp_writeb_io(dev, c, 0x10, 0x30);
1da177e4 2257tar_dcons:
5d2a5a4f
OZ		 2258 atp_writeb_io(dev, c, 0x14, 0x00);
2259 atp_writeb_io(dev, c, 0x18, 0x08);
80b52a7f 2260
5d2a5a4f 2261 while ((atp_readb_io(dev, c, 0x1f) & 0x80) == 0x00)
1da177e4 2262 cpu_relax();
80b52a7f 2263
5d2a5a4f 2264 j = atp_readb_io(dev, c, 0x17);
1da177e4
LT		 2265 if (j != 0x16) {
2266 continue;
2267 }
2268 if (mbuf[0] != 0x01) {
2269 continue;
2270 }
2271 if (mbuf[1] != 0x03) {
2272 continue;
2273 }
2274 if (mbuf[4] == 0x00) {
2275 continue;
2276 }
2277 if (mbuf[3] > 0x64) {
2278 continue;
2279 }
b922a449 2280 if (is885(dev) || is880(dev)) {
460da918
OZ		 2281 if (mbuf[4] > 0x0e) {
2282 mbuf[4] = 0x0e;
2283 }
2284 } else {
2285 if (mbuf[4] > 0x0c) {
2286 mbuf[4] = 0x0c;
2287 }
1da177e4
LT		 2288 }
2289 dev->id[c][i].devsp = mbuf[4];
b922a449 2290 if (is885(dev) || is880(dev))
460da918
OZ		 2291 if (mbuf[3] < 0x0c) {
2292 j = 0xb0;
2293 goto set_syn_ok;
2294 }
1da177e4
LT		 2295 if ((mbuf[3] < 0x0d) && (rmb == 0)) {
2296 j = 0xa0;
2297 goto set_syn_ok;
2298 }
2299 if (mbuf[3] < 0x1a) {
2300 j = 0x20;
2301 goto set_syn_ok;
2302 }
2303 if (mbuf[3] < 0x33) {
2304 j = 0x40;
2305 goto set_syn_ok;
2306 }
2307 if (mbuf[3] < 0x4c) {
2308 j = 0x50;
2309 goto set_syn_ok;
2310 }
2311 j = 0x60;
80b52a7f 2312set_syn_ok:
1da177e4 2313 dev->id[c][i].devsp = (dev->id[c][i].devsp & 0x0f) | j;
80b52a7f 2314#ifdef ED_DBGP
1da177e4
LT		 2315 printk("dev->id[%2d][%2d].devsp = %2x\n",c,i,dev->id[c][i].devsp);
2316#endif
2317 }
1da177e4 2318}
ubuntu-zesty-kernel mirror