]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/scsi/hisi_sas/hisi_sas_main.c
scsi: hisi_sas: do link reset for some CHL_INT2 ints
[mirror_ubuntu-bionic-kernel.git] / drivers / scsi / hisi_sas / hisi_sas_main.c
CommitLineData
e8899fad
JG
1/*
2 * Copyright (c) 2015 Linaro Ltd.
3 * Copyright (c) 2015 Hisilicon Limited.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 */
11
12#include "hisi_sas.h"
13#define DRV_NAME "hisi_sas"
14
42e7a693
JG
15#define DEV_IS_GONE(dev) \
16 ((!dev) || (dev->dev_type == SAS_PHY_UNUSED))
17
cac9b2a2
JG
18static int hisi_sas_debug_issue_ssp_tmf(struct domain_device *device,
19 u8 *lun, struct hisi_sas_tmf_task *tmf);
441c2740
JG
20static int
21hisi_sas_internal_task_abort(struct hisi_hba *hisi_hba,
22 struct domain_device *device,
23 int abort_flag, int tag);
7c594f04 24static int hisi_sas_softreset_ata_disk(struct domain_device *device);
066312f6
XT
25static int hisi_sas_control_phy(struct asd_sas_phy *sas_phy, enum phy_func func,
26 void *funcdata);
cac9b2a2 27
6c7bb8a1
XC
28u8 hisi_sas_get_ata_protocol(u8 cmd, int direction)
29{
30 switch (cmd) {
31 case ATA_CMD_FPDMA_WRITE:
32 case ATA_CMD_FPDMA_READ:
33 case ATA_CMD_FPDMA_RECV:
34 case ATA_CMD_FPDMA_SEND:
35 case ATA_CMD_NCQ_NON_DATA:
36 return HISI_SAS_SATA_PROTOCOL_FPDMA;
37
38 case ATA_CMD_DOWNLOAD_MICRO:
39 case ATA_CMD_ID_ATA:
40 case ATA_CMD_PMP_READ:
41 case ATA_CMD_READ_LOG_EXT:
42 case ATA_CMD_PIO_READ:
43 case ATA_CMD_PIO_READ_EXT:
44 case ATA_CMD_PMP_WRITE:
45 case ATA_CMD_WRITE_LOG_EXT:
46 case ATA_CMD_PIO_WRITE:
47 case ATA_CMD_PIO_WRITE_EXT:
48 return HISI_SAS_SATA_PROTOCOL_PIO;
49
50 case ATA_CMD_DSM:
51 case ATA_CMD_DOWNLOAD_MICRO_DMA:
52 case ATA_CMD_PMP_READ_DMA:
53 case ATA_CMD_PMP_WRITE_DMA:
54 case ATA_CMD_READ:
55 case ATA_CMD_READ_EXT:
56 case ATA_CMD_READ_LOG_DMA_EXT:
57 case ATA_CMD_READ_STREAM_DMA_EXT:
58 case ATA_CMD_TRUSTED_RCV_DMA:
59 case ATA_CMD_TRUSTED_SND_DMA:
60 case ATA_CMD_WRITE:
61 case ATA_CMD_WRITE_EXT:
62 case ATA_CMD_WRITE_FUA_EXT:
63 case ATA_CMD_WRITE_QUEUED:
64 case ATA_CMD_WRITE_LOG_DMA_EXT:
65 case ATA_CMD_WRITE_STREAM_DMA_EXT:
c3fe8a2b 66 case ATA_CMD_ZAC_MGMT_IN:
6c7bb8a1
XC
67 return HISI_SAS_SATA_PROTOCOL_DMA;
68
69 case ATA_CMD_CHK_POWER:
70 case ATA_CMD_DEV_RESET:
71 case ATA_CMD_EDD:
72 case ATA_CMD_FLUSH:
73 case ATA_CMD_FLUSH_EXT:
74 case ATA_CMD_VERIFY:
75 case ATA_CMD_VERIFY_EXT:
76 case ATA_CMD_SET_FEATURES:
77 case ATA_CMD_STANDBY:
78 case ATA_CMD_STANDBYNOW1:
c3fe8a2b 79 case ATA_CMD_ZAC_MGMT_OUT:
6c7bb8a1
XC
80 return HISI_SAS_SATA_PROTOCOL_NONDATA;
81 default:
82 if (direction == DMA_NONE)
83 return HISI_SAS_SATA_PROTOCOL_NONDATA;
84 return HISI_SAS_SATA_PROTOCOL_PIO;
85 }
86}
87EXPORT_SYMBOL_GPL(hisi_sas_get_ata_protocol);
88
75904077
XC
89void hisi_sas_sata_done(struct sas_task *task,
90 struct hisi_sas_slot *slot)
91{
92 struct task_status_struct *ts = &task->task_status;
93 struct ata_task_resp *resp = (struct ata_task_resp *)ts->buf;
f557e32c
XT
94 struct hisi_sas_status_buffer *status_buf =
95 hisi_sas_status_buf_addr_mem(slot);
96 u8 *iu = &status_buf->iu[0];
97 struct dev_to_host_fis *d2h = (struct dev_to_host_fis *)iu;
75904077
XC
98
99 resp->frame_len = sizeof(struct dev_to_host_fis);
100 memcpy(&resp->ending_fis[0], d2h, sizeof(struct dev_to_host_fis));
101
102 ts->buf_valid_size = sizeof(*resp);
103}
104EXPORT_SYMBOL_GPL(hisi_sas_sata_done);
105
318913c6
XC
106int hisi_sas_get_ncq_tag(struct sas_task *task, u32 *tag)
107{
108 struct ata_queued_cmd *qc = task->uldd_task;
109
110 if (qc) {
111 if (qc->tf.command == ATA_CMD_FPDMA_WRITE ||
112 qc->tf.command == ATA_CMD_FPDMA_READ) {
113 *tag = qc->tag;
114 return 1;
115 }
116 }
117 return 0;
118}
119EXPORT_SYMBOL_GPL(hisi_sas_get_ncq_tag);
120
42e7a693
JG
121static struct hisi_hba *dev_to_hisi_hba(struct domain_device *device)
122{
123 return device->port->ha->lldd_ha;
124}
125
2e244f0f
JG
126struct hisi_sas_port *to_hisi_sas_port(struct asd_sas_port *sas_port)
127{
128 return container_of(sas_port, struct hisi_sas_port, sas_port);
129}
130EXPORT_SYMBOL_GPL(to_hisi_sas_port);
131
a25d0d3d
XC
132void hisi_sas_stop_phys(struct hisi_hba *hisi_hba)
133{
134 int phy_no;
135
136 for (phy_no = 0; phy_no < hisi_hba->n_phy; phy_no++)
137 hisi_hba->hw->phy_disable(hisi_hba, phy_no);
138}
139EXPORT_SYMBOL_GPL(hisi_sas_stop_phys);
140
257efd1f
JG
141static void hisi_sas_slot_index_clear(struct hisi_hba *hisi_hba, int slot_idx)
142{
143 void *bitmap = hisi_hba->slot_index_tags;
144
145 clear_bit(slot_idx, bitmap);
146}
147
42e7a693
JG
148static void hisi_sas_slot_index_free(struct hisi_hba *hisi_hba, int slot_idx)
149{
150 hisi_sas_slot_index_clear(hisi_hba, slot_idx);
151}
152
153static void hisi_sas_slot_index_set(struct hisi_hba *hisi_hba, int slot_idx)
154{
155 void *bitmap = hisi_hba->slot_index_tags;
156
157 set_bit(slot_idx, bitmap);
158}
159
160static int hisi_sas_slot_index_alloc(struct hisi_hba *hisi_hba, int *slot_idx)
161{
162 unsigned int index;
163 void *bitmap = hisi_hba->slot_index_tags;
164
165 index = find_first_zero_bit(bitmap, hisi_hba->slot_index_count);
166 if (index >= hisi_hba->slot_index_count)
167 return -SAS_QUEUE_FULL;
168 hisi_sas_slot_index_set(hisi_hba, index);
169 *slot_idx = index;
170 return 0;
171}
172
257efd1f
JG
173static void hisi_sas_slot_index_init(struct hisi_hba *hisi_hba)
174{
175 int i;
176
177 for (i = 0; i < hisi_hba->slot_index_count; ++i)
178 hisi_sas_slot_index_clear(hisi_hba, i);
179}
27a3f229
JG
180
181void hisi_sas_slot_task_free(struct hisi_hba *hisi_hba, struct sas_task *task,
182 struct hisi_sas_slot *slot)
183{
27a3f229 184
d3c4dd4e 185 if (task) {
11b75249 186 struct device *dev = hisi_hba->dev;
d3c4dd4e
JG
187 struct domain_device *device = task->dev;
188 struct hisi_sas_device *sas_dev = device->lldd_dev;
27a3f229 189
6ba0fbc3
XT
190 if (!task->lldd_task)
191 return;
192
193 task->lldd_task = NULL;
194
d3c4dd4e
JG
195 if (!sas_protocol_ata(task->task_proto))
196 if (slot->n_elem)
35d339f1
XC
197 dma_unmap_sg(dev, task->scatter,
198 task->num_scatter,
d3c4dd4e
JG
199 task->data_dir);
200
d3c4dd4e
JG
201 if (sas_dev)
202 atomic64_dec(&sas_dev->running_req);
203 }
27a3f229 204
f557e32c
XT
205 if (slot->buf)
206 dma_pool_free(hisi_hba->buffer_pool, slot->buf, slot->buf_dma);
27a3f229 207
27a3f229 208 list_del_init(&slot->entry);
6ba0fbc3 209 slot->buf = NULL;
27a3f229
JG
210 slot->task = NULL;
211 slot->port = NULL;
212 hisi_sas_slot_index_free(hisi_hba, slot->idx);
d3c4dd4e 213
59ba49f9 214 /* slot memory is fully zeroed when it is reused */
27a3f229
JG
215}
216EXPORT_SYMBOL_GPL(hisi_sas_slot_task_free);
217
66ee999b
JG
218static int hisi_sas_task_prep_smp(struct hisi_hba *hisi_hba,
219 struct hisi_sas_slot *slot)
220{
221 return hisi_hba->hw->prep_smp(hisi_hba, slot);
222}
223
42e7a693
JG
224static int hisi_sas_task_prep_ssp(struct hisi_hba *hisi_hba,
225 struct hisi_sas_slot *slot, int is_tmf,
226 struct hisi_sas_tmf_task *tmf)
227{
228 return hisi_hba->hw->prep_ssp(hisi_hba, slot, is_tmf, tmf);
229}
230
6f2ff1a1
JG
231static int hisi_sas_task_prep_ata(struct hisi_hba *hisi_hba,
232 struct hisi_sas_slot *slot)
233{
234 return hisi_hba->hw->prep_stp(hisi_hba, slot);
235}
236
441c2740
JG
237static int hisi_sas_task_prep_abort(struct hisi_hba *hisi_hba,
238 struct hisi_sas_slot *slot,
239 int device_id, int abort_flag, int tag_to_abort)
240{
241 return hisi_hba->hw->prep_abort(hisi_hba, slot,
242 device_id, abort_flag, tag_to_abort);
243}
244
cac9b2a2
JG
245/*
246 * This function will issue an abort TMF regardless of whether the
247 * task is in the sdev or not. Then it will do the task complete
248 * cleanup and callbacks.
249 */
250static void hisi_sas_slot_abort(struct work_struct *work)
251{
252 struct hisi_sas_slot *abort_slot =
253 container_of(work, struct hisi_sas_slot, abort_slot);
254 struct sas_task *task = abort_slot->task;
255 struct hisi_hba *hisi_hba = dev_to_hisi_hba(task->dev);
256 struct scsi_cmnd *cmnd = task->uldd_task;
257 struct hisi_sas_tmf_task tmf_task;
cac9b2a2 258 struct scsi_lun lun;
11b75249 259 struct device *dev = hisi_hba->dev;
cac9b2a2 260 int tag = abort_slot->idx;
da7b66e7 261 unsigned long flags;
cac9b2a2
JG
262
263 if (!(task->task_proto & SAS_PROTOCOL_SSP)) {
264 dev_err(dev, "cannot abort slot for non-ssp task\n");
265 goto out;
266 }
267
268 int_to_scsilun(cmnd->device->lun, &lun);
269 tmf_task.tmf = TMF_ABORT_TASK;
270 tmf_task.tag_of_task_to_be_managed = cpu_to_le16(tag);
271
272 hisi_sas_debug_issue_ssp_tmf(task->dev, lun.scsi_lun, &tmf_task);
273out:
274 /* Do cleanup for this task */
da7b66e7 275 spin_lock_irqsave(&hisi_hba->lock, flags);
cac9b2a2 276 hisi_sas_slot_task_free(hisi_hba, task, abort_slot);
da7b66e7 277 spin_unlock_irqrestore(&hisi_hba->lock, flags);
cac9b2a2
JG
278 if (task->task_done)
279 task->task_done(task);
cac9b2a2
JG
280}
281
b1a49412
XC
282static int hisi_sas_task_prep(struct sas_task *task, struct hisi_sas_dq
283 *dq, int is_tmf, struct hisi_sas_tmf_task *tmf,
284 int *pass)
42e7a693 285{
b1a49412 286 struct hisi_hba *hisi_hba = dq->hisi_hba;
42e7a693
JG
287 struct domain_device *device = task->dev;
288 struct hisi_sas_device *sas_dev = device->lldd_dev;
289 struct hisi_sas_port *port;
290 struct hisi_sas_slot *slot;
291 struct hisi_sas_cmd_hdr *cmd_hdr_base;
2e244f0f 292 struct asd_sas_port *sas_port = device->port;
11b75249 293 struct device *dev = hisi_hba->dev;
42e7a693 294 int dlvry_queue_slot, dlvry_queue, n_elem = 0, rc, slot_idx;
54c9dd2d 295 unsigned long flags;
42e7a693 296
2e244f0f 297 if (!sas_port) {
42e7a693
JG
298 struct task_status_struct *ts = &task->task_status;
299
300 ts->resp = SAS_TASK_UNDELIVERED;
301 ts->stat = SAS_PHY_DOWN;
302 /*
303 * libsas will use dev->port, should
304 * not call task_done for sata
305 */
306 if (device->dev_type != SAS_SATA_DEV)
307 task->task_done(task);
ddabca21 308 return SAS_PHY_DOWN;
42e7a693
JG
309 }
310
311 if (DEV_IS_GONE(sas_dev)) {
312 if (sas_dev)
ad604832 313 dev_info(dev, "task prep: device %d not ready\n",
42e7a693
JG
314 sas_dev->device_id);
315 else
316 dev_info(dev, "task prep: device %016llx not ready\n",
317 SAS_ADDR(device->sas_addr));
318
ddabca21 319 return SAS_PHY_DOWN;
42e7a693 320 }
2e244f0f
JG
321
322 port = to_hisi_sas_port(sas_port);
9859f24e 323 if (port && !port->port_attached) {
09fe9ecb 324 dev_info(dev, "task prep: %s port%d not attach device\n",
6073b771 325 (dev_is_sata(device)) ?
09fe9ecb
JG
326 "SATA/STP" : "SAS",
327 device->port->id);
328
329 return SAS_PHY_DOWN;
42e7a693
JG
330 }
331
332 if (!sas_protocol_ata(task->task_proto)) {
333 if (task->num_scatter) {
334 n_elem = dma_map_sg(dev, task->scatter,
335 task->num_scatter, task->data_dir);
336 if (!n_elem) {
337 rc = -ENOMEM;
338 goto prep_out;
339 }
340 }
341 } else
342 n_elem = task->num_scatter;
343
b1a49412 344 spin_lock_irqsave(&hisi_hba->lock, flags);
685b6d6e
JG
345 if (hisi_hba->hw->slot_index_alloc)
346 rc = hisi_hba->hw->slot_index_alloc(hisi_hba, &slot_idx,
347 device);
348 else
349 rc = hisi_sas_slot_index_alloc(hisi_hba, &slot_idx);
b1a49412
XC
350 if (rc) {
351 spin_unlock_irqrestore(&hisi_hba->lock, flags);
42e7a693 352 goto err_out;
b1a49412
XC
353 }
354 spin_unlock_irqrestore(&hisi_hba->lock, flags);
355
356 rc = hisi_hba->hw->get_free_slot(hisi_hba, dq);
42e7a693
JG
357 if (rc)
358 goto err_out_tag;
359
b1a49412
XC
360 dlvry_queue = dq->id;
361 dlvry_queue_slot = dq->wr_point;
42e7a693
JG
362 slot = &hisi_hba->slot_info[slot_idx];
363 memset(slot, 0, sizeof(struct hisi_sas_slot));
364
365 slot->idx = slot_idx;
366 slot->n_elem = n_elem;
367 slot->dlvry_queue = dlvry_queue;
368 slot->dlvry_queue_slot = dlvry_queue_slot;
369 cmd_hdr_base = hisi_hba->cmd_hdr[dlvry_queue];
370 slot->cmd_hdr = &cmd_hdr_base[dlvry_queue_slot];
371 slot->task = task;
372 slot->port = port;
373 task->lldd_task = slot;
cac9b2a2 374 INIT_WORK(&slot->abort_slot, hisi_sas_slot_abort);
42e7a693 375
f557e32c
XT
376 slot->buf = dma_pool_alloc(hisi_hba->buffer_pool,
377 GFP_ATOMIC, &slot->buf_dma);
378 if (!slot->buf) {
9c9d18e7 379 rc = -ENOMEM;
42e7a693 380 goto err_out_slot_buf;
9c9d18e7 381 }
42e7a693 382 memset(slot->cmd_hdr, 0, sizeof(struct hisi_sas_cmd_hdr));
f557e32c
XT
383 memset(hisi_sas_cmd_hdr_addr_mem(slot), 0, HISI_SAS_COMMAND_TABLE_SZ);
384 memset(hisi_sas_status_buf_addr_mem(slot), 0, HISI_SAS_STATUS_BUF_SZ);
42e7a693
JG
385
386 switch (task->task_proto) {
66ee999b
JG
387 case SAS_PROTOCOL_SMP:
388 rc = hisi_sas_task_prep_smp(hisi_hba, slot);
389 break;
42e7a693
JG
390 case SAS_PROTOCOL_SSP:
391 rc = hisi_sas_task_prep_ssp(hisi_hba, slot, is_tmf, tmf);
392 break;
393 case SAS_PROTOCOL_SATA:
394 case SAS_PROTOCOL_STP:
395 case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
6f2ff1a1
JG
396 rc = hisi_sas_task_prep_ata(hisi_hba, slot);
397 break;
42e7a693
JG
398 default:
399 dev_err(dev, "task prep: unknown/unsupported proto (0x%x)\n",
400 task->task_proto);
401 rc = -EINVAL;
402 break;
403 }
404
405 if (rc) {
406 dev_err(dev, "task prep: rc = 0x%x\n", rc);
f557e32c 407 goto err_out_buf;
42e7a693
JG
408 }
409
9feaf909 410 spin_lock_irqsave(&hisi_hba->lock, flags);
405314df 411 list_add_tail(&slot->entry, &sas_dev->list);
9feaf909 412 spin_unlock_irqrestore(&hisi_hba->lock, flags);
54c9dd2d 413 spin_lock_irqsave(&task->task_state_lock, flags);
42e7a693 414 task->task_state_flags |= SAS_TASK_AT_INITIATOR;
54c9dd2d 415 spin_unlock_irqrestore(&task->task_state_lock, flags);
42e7a693 416
b1a49412 417 dq->slot_prep = slot;
42e7a693 418
f696cc32 419 atomic64_inc(&sas_dev->running_req);
42e7a693
JG
420 ++(*pass);
421
9c9d18e7 422 return 0;
42e7a693 423
f557e32c
XT
424err_out_buf:
425 dma_pool_free(hisi_hba->buffer_pool, slot->buf,
426 slot->buf_dma);
42e7a693
JG
427err_out_slot_buf:
428 /* Nothing to be done */
429err_out_tag:
b1a49412 430 spin_lock_irqsave(&hisi_hba->lock, flags);
42e7a693 431 hisi_sas_slot_index_free(hisi_hba, slot_idx);
b1a49412 432 spin_unlock_irqrestore(&hisi_hba->lock, flags);
42e7a693
JG
433err_out:
434 dev_err(dev, "task prep: failed[%d]!\n", rc);
435 if (!sas_protocol_ata(task->task_proto))
436 if (n_elem)
35d339f1
XC
437 dma_unmap_sg(dev, task->scatter,
438 task->num_scatter,
42e7a693
JG
439 task->data_dir);
440prep_out:
441 return rc;
442}
443
444static int hisi_sas_task_exec(struct sas_task *task, gfp_t gfp_flags,
445 int is_tmf, struct hisi_sas_tmf_task *tmf)
446{
447 u32 rc;
448 u32 pass = 0;
449 unsigned long flags;
450 struct hisi_hba *hisi_hba = dev_to_hisi_hba(task->dev);
11b75249 451 struct device *dev = hisi_hba->dev;
b1a49412
XC
452 struct domain_device *device = task->dev;
453 struct hisi_sas_device *sas_dev = device->lldd_dev;
454 struct hisi_sas_dq *dq = sas_dev->dq;
42e7a693 455
917d3bda 456 if (unlikely(test_bit(HISI_SAS_REJECT_CMD_BIT, &hisi_hba->flags)))
06ec0fb9
XC
457 return -EINVAL;
458
42e7a693 459 /* protect task_prep and start_delivery sequence */
b1a49412
XC
460 spin_lock_irqsave(&dq->lock, flags);
461 rc = hisi_sas_task_prep(task, dq, is_tmf, tmf, &pass);
42e7a693
JG
462 if (rc)
463 dev_err(dev, "task exec: failed[%d]!\n", rc);
464
465 if (likely(pass))
b1a49412
XC
466 hisi_hba->hw->start_delivery(dq);
467 spin_unlock_irqrestore(&dq->lock, flags);
42e7a693
JG
468
469 return rc;
470}
257efd1f 471
66139921
JG
472static void hisi_sas_bytes_dmaed(struct hisi_hba *hisi_hba, int phy_no)
473{
474 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
475 struct asd_sas_phy *sas_phy = &phy->sas_phy;
476 struct sas_ha_struct *sas_ha;
477
478 if (!phy->phy_attached)
479 return;
480
481 sas_ha = &hisi_hba->sha;
482 sas_ha->notify_phy_event(sas_phy, PHYE_OOB_DONE);
483
484 if (sas_phy->phy) {
485 struct sas_phy *sphy = sas_phy->phy;
486
487 sphy->negotiated_linkrate = sas_phy->linkrate;
66139921 488 sphy->minimum_linkrate_hw = SAS_LINK_RATE_1_5_GBPS;
2ae75787
XC
489 sphy->maximum_linkrate_hw =
490 hisi_hba->hw->phy_get_max_linkrate();
491 if (sphy->minimum_linkrate == SAS_LINK_RATE_UNKNOWN)
492 sphy->minimum_linkrate = phy->minimum_linkrate;
493
494 if (sphy->maximum_linkrate == SAS_LINK_RATE_UNKNOWN)
495 sphy->maximum_linkrate = phy->maximum_linkrate;
66139921
JG
496 }
497
498 if (phy->phy_type & PORT_TYPE_SAS) {
499 struct sas_identify_frame *id;
500
501 id = (struct sas_identify_frame *)phy->frame_rcvd;
502 id->dev_type = phy->identify.device_type;
503 id->initiator_bits = SAS_PROTOCOL_ALL;
504 id->target_bits = phy->identify.target_port_protocols;
505 } else if (phy->phy_type & PORT_TYPE_SATA) {
506 /*Nothing*/
507 }
508
509 sas_phy->frame_rcvd_size = phy->frame_rcvd_size;
510 sas_ha->notify_port_event(sas_phy, PORTE_BYTES_DMAED);
511}
512
abda97c2
JG
513static struct hisi_sas_device *hisi_sas_alloc_dev(struct domain_device *device)
514{
515 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
516 struct hisi_sas_device *sas_dev = NULL;
302e0901 517 unsigned long flags;
abda97c2
JG
518 int i;
519
302e0901 520 spin_lock_irqsave(&hisi_hba->lock, flags);
abda97c2
JG
521 for (i = 0; i < HISI_SAS_MAX_DEVICES; i++) {
522 if (hisi_hba->devices[i].dev_type == SAS_PHY_UNUSED) {
b1a49412
XC
523 int queue = i % hisi_hba->queue_count;
524 struct hisi_sas_dq *dq = &hisi_hba->dq[queue];
525
abda97c2
JG
526 hisi_hba->devices[i].device_id = i;
527 sas_dev = &hisi_hba->devices[i];
528 sas_dev->dev_status = HISI_SAS_DEV_NORMAL;
529 sas_dev->dev_type = device->dev_type;
530 sas_dev->hisi_hba = hisi_hba;
531 sas_dev->sas_device = device;
b1a49412 532 sas_dev->dq = dq;
405314df 533 INIT_LIST_HEAD(&hisi_hba->devices[i].list);
abda97c2
JG
534 break;
535 }
536 }
302e0901 537 spin_unlock_irqrestore(&hisi_hba->lock, flags);
abda97c2
JG
538
539 return sas_dev;
540}
541
542static int hisi_sas_dev_found(struct domain_device *device)
543{
544 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
545 struct domain_device *parent_dev = device->parent;
546 struct hisi_sas_device *sas_dev;
11b75249 547 struct device *dev = hisi_hba->dev;
abda97c2 548
685b6d6e
JG
549 if (hisi_hba->hw->alloc_dev)
550 sas_dev = hisi_hba->hw->alloc_dev(device);
551 else
552 sas_dev = hisi_sas_alloc_dev(device);
abda97c2
JG
553 if (!sas_dev) {
554 dev_err(dev, "fail alloc dev: max support %d devices\n",
555 HISI_SAS_MAX_DEVICES);
556 return -EINVAL;
557 }
558
559 device->lldd_dev = sas_dev;
560 hisi_hba->hw->setup_itct(hisi_hba, sas_dev);
561
562 if (parent_dev && DEV_IS_EXPANDER(parent_dev->dev_type)) {
563 int phy_no;
564 u8 phy_num = parent_dev->ex_dev.num_phys;
565 struct ex_phy *phy;
566
567 for (phy_no = 0; phy_no < phy_num; phy_no++) {
568 phy = &parent_dev->ex_dev.ex_phy[phy_no];
569 if (SAS_ADDR(phy->attached_sas_addr) ==
570 SAS_ADDR(device->sas_addr)) {
571 sas_dev->attached_phy = phy_no;
572 break;
573 }
574 }
575
576 if (phy_no == phy_num) {
577 dev_info(dev, "dev found: no attached "
578 "dev:%016llx at ex:%016llx\n",
579 SAS_ADDR(device->sas_addr),
580 SAS_ADDR(parent_dev->sas_addr));
581 return -EINVAL;
582 }
583 }
584
081a1608
XC
585 dev_info(dev, "dev[%d:%x] found\n",
586 sas_dev->device_id, sas_dev->dev_type);
587
abda97c2
JG
588 return 0;
589}
590
31eec8a6
JG
591static int hisi_sas_slave_configure(struct scsi_device *sdev)
592{
593 struct domain_device *dev = sdev_to_domain_dev(sdev);
594 int ret = sas_slave_configure(sdev);
595
596 if (ret)
597 return ret;
598 if (!dev_is_sata(dev))
599 sas_change_queue_depth(sdev, 64);
600
601 return 0;
602}
603
701f75ec
JG
604static void hisi_sas_scan_start(struct Scsi_Host *shost)
605{
606 struct hisi_hba *hisi_hba = shost_priv(shost);
701f75ec 607
396b8044 608 hisi_hba->hw->phys_init(hisi_hba);
701f75ec
JG
609}
610
611static int hisi_sas_scan_finished(struct Scsi_Host *shost, unsigned long time)
612{
613 struct hisi_hba *hisi_hba = shost_priv(shost);
614 struct sas_ha_struct *sha = &hisi_hba->sha;
615
396b8044
JG
616 /* Wait for PHY up interrupt to occur */
617 if (time < HZ)
701f75ec
JG
618 return 0;
619
620 sas_drain_work(sha);
621 return 1;
622}
623
66139921
JG
624static void hisi_sas_phyup_work(struct work_struct *work)
625{
626 struct hisi_sas_phy *phy =
320cd6f1 627 container_of(work, typeof(*phy), works[HISI_PHYE_PHY_UP]);
66139921
JG
628 struct hisi_hba *hisi_hba = phy->hisi_hba;
629 struct asd_sas_phy *sas_phy = &phy->sas_phy;
630 int phy_no = sas_phy->id;
631
632 hisi_hba->hw->sl_notify(hisi_hba, phy_no); /* This requires a sleep */
633 hisi_sas_bytes_dmaed(hisi_hba, phy_no);
634}
976867e6 635
066312f6
XT
636static void hisi_sas_linkreset_work(struct work_struct *work)
637{
638 struct hisi_sas_phy *phy =
639 container_of(work, typeof(*phy), works[HISI_PHYE_LINK_RESET]);
640 struct asd_sas_phy *sas_phy = &phy->sas_phy;
641
642 hisi_sas_control_phy(sas_phy, PHY_FUNC_LINK_RESET, NULL);
643}
644
320cd6f1
XT
645static const work_func_t hisi_sas_phye_fns[HISI_PHYES_NUM] = {
646 [HISI_PHYE_PHY_UP] = hisi_sas_phyup_work,
066312f6 647 [HISI_PHYE_LINK_RESET] = hisi_sas_linkreset_work,
320cd6f1
XT
648};
649
650bool hisi_sas_notify_phy_event(struct hisi_sas_phy *phy,
651 enum hisi_sas_phy_event event)
652{
653 struct hisi_hba *hisi_hba = phy->hisi_hba;
654
655 if (WARN_ON(event >= HISI_PHYES_NUM))
656 return false;
657
658 return queue_work(hisi_hba->wq, &phy->works[event]);
659}
660EXPORT_SYMBOL_GPL(hisi_sas_notify_phy_event);
661
976867e6
JG
662static void hisi_sas_phy_init(struct hisi_hba *hisi_hba, int phy_no)
663{
664 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
665 struct asd_sas_phy *sas_phy = &phy->sas_phy;
320cd6f1 666 int i;
976867e6
JG
667
668 phy->hisi_hba = hisi_hba;
669 phy->port = NULL;
976867e6
JG
670 sas_phy->enabled = (phy_no < hisi_hba->n_phy) ? 1 : 0;
671 sas_phy->class = SAS;
672 sas_phy->iproto = SAS_PROTOCOL_ALL;
673 sas_phy->tproto = 0;
674 sas_phy->type = PHY_TYPE_PHYSICAL;
675 sas_phy->role = PHY_ROLE_INITIATOR;
676 sas_phy->oob_mode = OOB_NOT_CONNECTED;
677 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
678 sas_phy->id = phy_no;
679 sas_phy->sas_addr = &hisi_hba->sas_addr[0];
680 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
681 sas_phy->ha = (struct sas_ha_struct *)hisi_hba->shost->hostdata;
682 sas_phy->lldd_phy = phy;
66139921 683
320cd6f1
XT
684 for (i = 0; i < HISI_PHYES_NUM; i++)
685 INIT_WORK(&phy->works[i], hisi_sas_phye_fns[i]);
976867e6
JG
686}
687
184a4635
JG
688static void hisi_sas_port_notify_formed(struct asd_sas_phy *sas_phy)
689{
690 struct sas_ha_struct *sas_ha = sas_phy->ha;
691 struct hisi_hba *hisi_hba = sas_ha->lldd_ha;
692 struct hisi_sas_phy *phy = sas_phy->lldd_phy;
693 struct asd_sas_port *sas_port = sas_phy->port;
2e244f0f 694 struct hisi_sas_port *port = to_hisi_sas_port(sas_port);
184a4635
JG
695 unsigned long flags;
696
697 if (!sas_port)
698 return;
699
700 spin_lock_irqsave(&hisi_hba->lock, flags);
701 port->port_attached = 1;
702 port->id = phy->port_id;
703 phy->port = port;
704 sas_port->lldd_port = port;
705 spin_unlock_irqrestore(&hisi_hba->lock, flags);
706}
707
d3c4dd4e 708static void hisi_sas_do_release_task(struct hisi_hba *hisi_hba, struct sas_task *task,
405314df 709 struct hisi_sas_slot *slot)
184a4635 710{
d3c4dd4e
JG
711 if (task) {
712 unsigned long flags;
713 struct task_status_struct *ts;
184a4635 714
d3c4dd4e 715 ts = &task->task_status;
184a4635 716
d3c4dd4e
JG
717 ts->resp = SAS_TASK_COMPLETE;
718 ts->stat = SAS_ABORTED_TASK;
719 spin_lock_irqsave(&task->task_state_lock, flags);
720 task->task_state_flags &=
721 ~(SAS_TASK_STATE_PENDING | SAS_TASK_AT_INITIATOR);
722 task->task_state_flags |= SAS_TASK_STATE_DONE;
723 spin_unlock_irqrestore(&task->task_state_lock, flags);
724 }
184a4635 725
405314df 726 hisi_sas_slot_task_free(hisi_hba, task, slot);
184a4635
JG
727}
728
405314df 729/* hisi_hba.lock should be locked */
184a4635
JG
730static void hisi_sas_release_task(struct hisi_hba *hisi_hba,
731 struct domain_device *device)
732{
405314df
JG
733 struct hisi_sas_slot *slot, *slot2;
734 struct hisi_sas_device *sas_dev = device->lldd_dev;
184a4635 735
405314df
JG
736 list_for_each_entry_safe(slot, slot2, &sas_dev->list, entry)
737 hisi_sas_do_release_task(hisi_hba, slot->task, slot);
184a4635
JG
738}
739
06ec0fb9
XC
740static void hisi_sas_release_tasks(struct hisi_hba *hisi_hba)
741{
405314df
JG
742 struct hisi_sas_device *sas_dev;
743 struct domain_device *device;
06ec0fb9
XC
744 int i;
745
405314df
JG
746 for (i = 0; i < HISI_SAS_MAX_DEVICES; i++) {
747 sas_dev = &hisi_hba->devices[i];
748 device = sas_dev->sas_device;
06ec0fb9 749
405314df
JG
750 if ((sas_dev->dev_type == SAS_PHY_UNUSED) ||
751 !device)
06ec0fb9 752 continue;
405314df
JG
753
754 hisi_sas_release_task(hisi_hba, device);
06ec0fb9
XC
755 }
756}
757
d30ff263
XC
758static void hisi_sas_dereg_device(struct hisi_hba *hisi_hba,
759 struct domain_device *device)
760{
761 if (hisi_hba->hw->dereg_device)
762 hisi_hba->hw->dereg_device(hisi_hba, device);
763}
764
abda97c2
JG
765static void hisi_sas_dev_gone(struct domain_device *device)
766{
767 struct hisi_sas_device *sas_dev = device->lldd_dev;
768 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
11b75249 769 struct device *dev = hisi_hba->dev;
abda97c2 770
081a1608 771 dev_info(dev, "dev[%d:%x] is gone\n",
abda97c2
JG
772 sas_dev->device_id, sas_dev->dev_type);
773
1028b853
XC
774 if (!test_bit(HISI_SAS_RESET_BIT, &hisi_hba->flags)) {
775 hisi_sas_internal_task_abort(hisi_hba, device,
40f2702b
JG
776 HISI_SAS_INT_ABT_DEV, 0);
777
1028b853
XC
778 hisi_sas_dereg_device(hisi_hba, device);
779
780 hisi_hba->hw->clear_itct(hisi_hba, sas_dev);
781 device->lldd_dev = NULL;
782 memset(sas_dev, 0, sizeof(*sas_dev));
783 }
d30ff263 784
f39943ee
XT
785 if (hisi_hba->hw->free_device)
786 hisi_hba->hw->free_device(sas_dev);
abda97c2 787 sas_dev->dev_type = SAS_PHY_UNUSED;
abda97c2 788}
42e7a693
JG
789
790static int hisi_sas_queue_command(struct sas_task *task, gfp_t gfp_flags)
791{
792 return hisi_sas_task_exec(task, gfp_flags, 0, NULL);
793}
794
e4189d53
JG
795static int hisi_sas_control_phy(struct asd_sas_phy *sas_phy, enum phy_func func,
796 void *funcdata)
797{
798 struct sas_ha_struct *sas_ha = sas_phy->ha;
799 struct hisi_hba *hisi_hba = sas_ha->lldd_ha;
800 int phy_no = sas_phy->id;
801
802 switch (func) {
803 case PHY_FUNC_HARD_RESET:
804 hisi_hba->hw->phy_hard_reset(hisi_hba, phy_no);
805 break;
806
807 case PHY_FUNC_LINK_RESET:
b4c67a6c
JG
808 hisi_hba->hw->phy_disable(hisi_hba, phy_no);
809 msleep(100);
1eb8eeac 810 hisi_hba->hw->phy_start(hisi_hba, phy_no);
e4189d53
JG
811 break;
812
813 case PHY_FUNC_DISABLE:
814 hisi_hba->hw->phy_disable(hisi_hba, phy_no);
815 break;
816
817 case PHY_FUNC_SET_LINK_RATE:
2ae75787
XC
818 hisi_hba->hw->phy_set_linkrate(hisi_hba, phy_no, funcdata);
819 break;
c52108c6
XT
820 case PHY_FUNC_GET_EVENTS:
821 if (hisi_hba->hw->get_events) {
822 hisi_hba->hw->get_events(hisi_hba, phy_no);
823 break;
824 }
825 /* fallthru */
e4189d53
JG
826 case PHY_FUNC_RELEASE_SPINUP_HOLD:
827 default:
828 return -EOPNOTSUPP;
829 }
830 return 0;
831}
184a4635 832
0efff300
JG
833static void hisi_sas_task_done(struct sas_task *task)
834{
835 if (!del_timer(&task->slow_task->timer))
836 return;
837 complete(&task->slow_task->completion);
838}
839
77570eed 840static void hisi_sas_tmf_timedout(struct timer_list *t)
0efff300 841{
77570eed
KC
842 struct sas_task_slow *slow = from_timer(slow, t, timer);
843 struct sas_task *task = slow->task;
f64a6988
XC
844 unsigned long flags;
845
846 spin_lock_irqsave(&task->task_state_lock, flags);
847 if (!(task->task_state_flags & SAS_TASK_STATE_DONE))
848 task->task_state_flags |= SAS_TASK_STATE_ABORTED;
849 spin_unlock_irqrestore(&task->task_state_lock, flags);
0efff300 850
0efff300
JG
851 complete(&task->slow_task->completion);
852}
853
854#define TASK_TIMEOUT 20
855#define TASK_RETRY 3
856static int hisi_sas_exec_internal_tmf_task(struct domain_device *device,
857 void *parameter, u32 para_len,
858 struct hisi_sas_tmf_task *tmf)
859{
860 struct hisi_sas_device *sas_dev = device->lldd_dev;
861 struct hisi_hba *hisi_hba = sas_dev->hisi_hba;
11b75249 862 struct device *dev = hisi_hba->dev;
0efff300
JG
863 struct sas_task *task;
864 int res, retry;
865
866 for (retry = 0; retry < TASK_RETRY; retry++) {
867 task = sas_alloc_slow_task(GFP_KERNEL);
868 if (!task)
869 return -ENOMEM;
870
871 task->dev = device;
872 task->task_proto = device->tproto;
873
7c594f04
XC
874 if (dev_is_sata(device)) {
875 task->ata_task.device_control_reg_update = 1;
876 memcpy(&task->ata_task.fis, parameter, para_len);
877 } else {
878 memcpy(&task->ssp_task, parameter, para_len);
879 }
0efff300
JG
880 task->task_done = hisi_sas_task_done;
881
841b86f3 882 task->slow_task->timer.function = hisi_sas_tmf_timedout;
0efff300
JG
883 task->slow_task->timer.expires = jiffies + TASK_TIMEOUT*HZ;
884 add_timer(&task->slow_task->timer);
885
886 res = hisi_sas_task_exec(task, GFP_KERNEL, 1, tmf);
887
888 if (res) {
889 del_timer(&task->slow_task->timer);
890 dev_err(dev, "abort tmf: executing internal task failed: %d\n",
891 res);
892 goto ex_err;
893 }
894
895 wait_for_completion(&task->slow_task->completion);
896 res = TMF_RESP_FUNC_FAILED;
897 /* Even TMF timed out, return direct. */
898 if ((task->task_state_flags & SAS_TASK_STATE_ABORTED)) {
899 if (!(task->task_state_flags & SAS_TASK_STATE_DONE)) {
d3c4dd4e
JG
900 struct hisi_sas_slot *slot = task->lldd_task;
901
081a1608 902 dev_err(dev, "abort tmf: TMF task timeout and not done\n");
d3c4dd4e
JG
903 if (slot)
904 slot->task = NULL;
905
0efff300 906 goto ex_err;
081a1608
XC
907 } else
908 dev_err(dev, "abort tmf: TMF task timeout\n");
0efff300
JG
909 }
910
911 if (task->task_status.resp == SAS_TASK_COMPLETE &&
1af1b808 912 task->task_status.stat == TMF_RESP_FUNC_COMPLETE) {
0efff300
JG
913 res = TMF_RESP_FUNC_COMPLETE;
914 break;
915 }
916
4ffde482
JG
917 if (task->task_status.resp == SAS_TASK_COMPLETE &&
918 task->task_status.stat == TMF_RESP_FUNC_SUCC) {
919 res = TMF_RESP_FUNC_SUCC;
920 break;
921 }
922
0efff300
JG
923 if (task->task_status.resp == SAS_TASK_COMPLETE &&
924 task->task_status.stat == SAS_DATA_UNDERRUN) {
925 /* no error, but return the number of bytes of
926 * underrun
927 */
928 dev_warn(dev, "abort tmf: task to dev %016llx "
929 "resp: 0x%x sts 0x%x underrun\n",
930 SAS_ADDR(device->sas_addr),
931 task->task_status.resp,
932 task->task_status.stat);
933 res = task->task_status.residual;
934 break;
935 }
936
937 if (task->task_status.resp == SAS_TASK_COMPLETE &&
938 task->task_status.stat == SAS_DATA_OVERRUN) {
939 dev_warn(dev, "abort tmf: blocked task error\n");
940 res = -EMSGSIZE;
941 break;
942 }
943
944 dev_warn(dev, "abort tmf: task to dev "
945 "%016llx resp: 0x%x status 0x%x\n",
946 SAS_ADDR(device->sas_addr), task->task_status.resp,
947 task->task_status.stat);
948 sas_free_task(task);
949 task = NULL;
950 }
951ex_err:
d2d7e7a0
XC
952 if (retry == TASK_RETRY)
953 dev_warn(dev, "abort tmf: executing internal task failed!\n");
0efff300
JG
954 sas_free_task(task);
955 return res;
956}
957
7c594f04
XC
958static void hisi_sas_fill_ata_reset_cmd(struct ata_device *dev,
959 bool reset, int pmp, u8 *fis)
960{
961 struct ata_taskfile tf;
962
963 ata_tf_init(dev, &tf);
964 if (reset)
965 tf.ctl |= ATA_SRST;
966 else
967 tf.ctl &= ~ATA_SRST;
968 tf.command = ATA_CMD_DEV_RESET;
969 ata_tf_to_fis(&tf, pmp, 0, fis);
970}
971
972static int hisi_sas_softreset_ata_disk(struct domain_device *device)
973{
974 u8 fis[20] = {0};
975 struct ata_port *ap = device->sata_dev.ap;
976 struct ata_link *link;
977 int rc = TMF_RESP_FUNC_FAILED;
978 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
11b75249 979 struct device *dev = hisi_hba->dev;
7c594f04
XC
980 int s = sizeof(struct host_to_dev_fis);
981 unsigned long flags;
982
983 ata_for_each_link(link, ap, EDGE) {
984 int pmp = sata_srst_pmp(link);
985
986 hisi_sas_fill_ata_reset_cmd(link->device, 1, pmp, fis);
987 rc = hisi_sas_exec_internal_tmf_task(device, fis, s, NULL);
988 if (rc != TMF_RESP_FUNC_COMPLETE)
989 break;
990 }
991
992 if (rc == TMF_RESP_FUNC_COMPLETE) {
993 ata_for_each_link(link, ap, EDGE) {
994 int pmp = sata_srst_pmp(link);
995
996 hisi_sas_fill_ata_reset_cmd(link->device, 0, pmp, fis);
997 rc = hisi_sas_exec_internal_tmf_task(device, fis,
998 s, NULL);
999 if (rc != TMF_RESP_FUNC_COMPLETE)
1000 dev_err(dev, "ata disk de-reset failed\n");
1001 }
1002 } else {
1003 dev_err(dev, "ata disk reset failed\n");
1004 }
1005
1006 if (rc == TMF_RESP_FUNC_COMPLETE) {
1007 spin_lock_irqsave(&hisi_hba->lock, flags);
1008 hisi_sas_release_task(hisi_hba, device);
1009 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1010 }
1011
1012 return rc;
1013}
1014
0efff300
JG
1015static int hisi_sas_debug_issue_ssp_tmf(struct domain_device *device,
1016 u8 *lun, struct hisi_sas_tmf_task *tmf)
1017{
1018 struct sas_ssp_task ssp_task;
1019
1020 if (!(device->tproto & SAS_PROTOCOL_SSP))
1021 return TMF_RESP_FUNC_ESUPP;
1022
1023 memcpy(ssp_task.LUN, lun, 8);
1024
1025 return hisi_sas_exec_internal_tmf_task(device, &ssp_task,
1026 sizeof(ssp_task), tmf);
1027}
1028
0b881a24 1029static void hisi_sas_refresh_port_id(struct hisi_hba *hisi_hba)
917d3bda 1030{
0b881a24 1031 u32 state = hisi_hba->hw->get_phys_state(hisi_hba);
917d3bda
XT
1032 int i;
1033
1034 for (i = 0; i < HISI_SAS_MAX_DEVICES; i++) {
0b881a24
XT
1035 struct hisi_sas_device *sas_dev = &hisi_hba->devices[i];
1036 struct domain_device *device = sas_dev->sas_device;
1037 struct asd_sas_port *sas_port;
1038 struct hisi_sas_port *port;
1039 struct hisi_sas_phy *phy = NULL;
1040 struct asd_sas_phy *sas_phy;
1041
917d3bda 1042 if ((sas_dev->dev_type == SAS_PHY_UNUSED)
0b881a24 1043 || !device || !device->port)
917d3bda
XT
1044 continue;
1045
0b881a24
XT
1046 sas_port = device->port;
1047 port = to_hisi_sas_port(sas_port);
1048
1049 list_for_each_entry(sas_phy, &sas_port->phy_list, port_phy_el)
1050 if (state & BIT(sas_phy->id)) {
1051 phy = sas_phy->lldd_phy;
1052 break;
1053 }
1054
1055 if (phy) {
1056 port->id = phy->port_id;
917d3bda 1057
0b881a24
XT
1058 /* Update linkrate of directly attached device. */
1059 if (!device->parent)
1060 device->linkrate = phy->sas_phy.linkrate;
917d3bda 1061
0b881a24
XT
1062 hisi_hba->hw->setup_itct(hisi_hba, sas_dev);
1063 } else
1064 port->id = 0xff;
917d3bda
XT
1065 }
1066}
1067
1068static void hisi_sas_rescan_topology(struct hisi_hba *hisi_hba, u32 old_state,
1069 u32 state)
1070{
1071 struct sas_ha_struct *sas_ha = &hisi_hba->sha;
1072 struct asd_sas_port *_sas_port = NULL;
1073 int phy_no;
1074
1075 for (phy_no = 0; phy_no < hisi_hba->n_phy; phy_no++) {
1076 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
1077 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1078 struct asd_sas_port *sas_port = sas_phy->port;
917d3bda
XT
1079 bool do_port_check = !!(_sas_port != sas_port);
1080
1081 if (!sas_phy->phy->enabled)
1082 continue;
1083
1084 /* Report PHY state change to libsas */
0b881a24
XT
1085 if (state & BIT(phy_no)) {
1086 if (do_port_check && sas_port && sas_port->port_dev) {
917d3bda
XT
1087 struct domain_device *dev = sas_port->port_dev;
1088
1089 _sas_port = sas_port;
917d3bda
XT
1090
1091 if (DEV_IS_EXPANDER(dev->dev_type))
1092 sas_ha->notify_port_event(sas_phy,
1093 PORTE_BROADCAST_RCVD);
1094 }
1095 } else if (old_state & (1 << phy_no))
1096 /* PHY down but was up before */
1097 hisi_sas_phy_down(hisi_hba, phy_no, 0);
1098
1099 }
917d3bda
XT
1100}
1101
06ec0fb9
XC
1102static int hisi_sas_controller_reset(struct hisi_hba *hisi_hba)
1103{
917d3bda
XT
1104 struct device *dev = hisi_hba->dev;
1105 struct Scsi_Host *shost = hisi_hba->shost;
1106 u32 old_state, state;
1107 unsigned long flags;
06ec0fb9
XC
1108 int rc;
1109
1110 if (!hisi_hba->hw->soft_reset)
1111 return -1;
1112
917d3bda
XT
1113 if (test_and_set_bit(HISI_SAS_RESET_BIT, &hisi_hba->flags))
1114 return -1;
06ec0fb9 1115
cf878054 1116 dev_info(dev, "controller resetting...\n");
917d3bda 1117 old_state = hisi_hba->hw->get_phys_state(hisi_hba);
06ec0fb9 1118
917d3bda
XT
1119 scsi_block_requests(shost);
1120 set_bit(HISI_SAS_REJECT_CMD_BIT, &hisi_hba->flags);
1121 rc = hisi_hba->hw->soft_reset(hisi_hba);
1122 if (rc) {
1123 dev_warn(dev, "controller reset failed (%d)\n", rc);
1124 clear_bit(HISI_SAS_REJECT_CMD_BIT, &hisi_hba->flags);
cf878054 1125 scsi_unblock_requests(shost);
917d3bda
XT
1126 goto out;
1127 }
1128 spin_lock_irqsave(&hisi_hba->lock, flags);
1129 hisi_sas_release_tasks(hisi_hba);
1130 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1131
917d3bda
XT
1132 clear_bit(HISI_SAS_REJECT_CMD_BIT, &hisi_hba->flags);
1133
1134 /* Init and wait for PHYs to come up and all libsas event finished. */
1135 hisi_hba->hw->phys_init(hisi_hba);
1136 msleep(1000);
0b881a24 1137 hisi_sas_refresh_port_id(hisi_hba);
cf878054 1138 scsi_unblock_requests(shost);
917d3bda
XT
1139
1140 state = hisi_hba->hw->get_phys_state(hisi_hba);
1141 hisi_sas_rescan_topology(hisi_hba, old_state, state);
cf878054 1142 dev_info(dev, "controller reset complete\n");
06ec0fb9
XC
1143
1144out:
06ec0fb9 1145 clear_bit(HISI_SAS_RESET_BIT, &hisi_hba->flags);
917d3bda 1146
06ec0fb9
XC
1147 return rc;
1148}
1149
0efff300
JG
1150static int hisi_sas_abort_task(struct sas_task *task)
1151{
1152 struct scsi_lun lun;
1153 struct hisi_sas_tmf_task tmf_task;
1154 struct domain_device *device = task->dev;
1155 struct hisi_sas_device *sas_dev = device->lldd_dev;
1156 struct hisi_hba *hisi_hba = dev_to_hisi_hba(task->dev);
11b75249 1157 struct device *dev = hisi_hba->dev;
0efff300
JG
1158 int rc = TMF_RESP_FUNC_FAILED;
1159 unsigned long flags;
1160
1161 if (!sas_dev) {
1162 dev_warn(dev, "Device has been removed\n");
1163 return TMF_RESP_FUNC_FAILED;
1164 }
1165
0efff300 1166 if (task->task_state_flags & SAS_TASK_STATE_DONE) {
0efff300
JG
1167 rc = TMF_RESP_FUNC_COMPLETE;
1168 goto out;
1169 }
1170
0efff300
JG
1171 sas_dev->dev_status = HISI_SAS_DEV_EH;
1172 if (task->lldd_task && task->task_proto & SAS_PROTOCOL_SSP) {
1173 struct scsi_cmnd *cmnd = task->uldd_task;
1174 struct hisi_sas_slot *slot = task->lldd_task;
1175 u32 tag = slot->idx;
c35279f2 1176 int rc2;
0efff300
JG
1177
1178 int_to_scsilun(cmnd->device->lun, &lun);
1179 tmf_task.tmf = TMF_ABORT_TASK;
1180 tmf_task.tag_of_task_to_be_managed = cpu_to_le16(tag);
1181
1182 rc = hisi_sas_debug_issue_ssp_tmf(task->dev, lun.scsi_lun,
1183 &tmf_task);
1184
c35279f2
JG
1185 rc2 = hisi_sas_internal_task_abort(hisi_hba, device,
1186 HISI_SAS_INT_ABT_CMD, tag);
1187 /*
1188 * If the TMF finds that the IO is not in the device and also
1189 * the internal abort does not succeed, then it is safe to
1190 * free the slot.
1191 * Note: if the internal abort succeeds then the slot
1192 * will have already been completed
1193 */
1194 if (rc == TMF_RESP_FUNC_COMPLETE && rc2 != TMF_RESP_FUNC_SUCC) {
0efff300 1195 if (task->lldd_task) {
0efff300 1196 spin_lock_irqsave(&hisi_hba->lock, flags);
c35279f2 1197 hisi_sas_do_release_task(hisi_hba, task, slot);
0efff300
JG
1198 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1199 }
1200 }
0efff300
JG
1201 } else if (task->task_proto & SAS_PROTOCOL_SATA ||
1202 task->task_proto & SAS_PROTOCOL_STP) {
1203 if (task->dev->dev_type == SAS_SATA_DEV) {
dc8a49ca
JG
1204 hisi_sas_internal_task_abort(hisi_hba, device,
1205 HISI_SAS_INT_ABT_DEV, 0);
d30ff263 1206 hisi_sas_dereg_device(hisi_hba, device);
7c594f04 1207 rc = hisi_sas_softreset_ata_disk(device);
0efff300 1208 }
eb045e04 1209 } else if (task->lldd_task && task->task_proto & SAS_PROTOCOL_SMP) {
dc8a49ca
JG
1210 /* SMP */
1211 struct hisi_sas_slot *slot = task->lldd_task;
1212 u32 tag = slot->idx;
0efff300 1213
ccbfe5a0
XC
1214 rc = hisi_sas_internal_task_abort(hisi_hba, device,
1215 HISI_SAS_INT_ABT_CMD, tag);
378c233b 1216 if (rc == TMF_RESP_FUNC_FAILED && task->lldd_task) {
ccbfe5a0
XC
1217 spin_lock_irqsave(&hisi_hba->lock, flags);
1218 hisi_sas_do_release_task(hisi_hba, task, slot);
1219 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1220 }
0efff300
JG
1221 }
1222
1223out:
1224 if (rc != TMF_RESP_FUNC_COMPLETE)
1225 dev_notice(dev, "abort task: rc=%d\n", rc);
1226 return rc;
1227}
1228
1229static int hisi_sas_abort_task_set(struct domain_device *device, u8 *lun)
1230{
1231 struct hisi_sas_tmf_task tmf_task;
1232 int rc = TMF_RESP_FUNC_FAILED;
1233
1234 tmf_task.tmf = TMF_ABORT_TASK_SET;
1235 rc = hisi_sas_debug_issue_ssp_tmf(device, lun, &tmf_task);
1236
1237 return rc;
1238}
1239
1240static int hisi_sas_clear_aca(struct domain_device *device, u8 *lun)
1241{
1242 int rc = TMF_RESP_FUNC_FAILED;
1243 struct hisi_sas_tmf_task tmf_task;
1244
1245 tmf_task.tmf = TMF_CLEAR_ACA;
1246 rc = hisi_sas_debug_issue_ssp_tmf(device, lun, &tmf_task);
1247
1248 return rc;
1249}
1250
1251static int hisi_sas_debug_I_T_nexus_reset(struct domain_device *device)
1252{
1253 struct sas_phy *phy = sas_get_local_phy(device);
1254 int rc, reset_type = (device->dev_type == SAS_SATA_DEV ||
1255 (device->tproto & SAS_PROTOCOL_STP)) ? 0 : 1;
1256 rc = sas_phy_reset(phy, reset_type);
1257 sas_put_local_phy(phy);
1258 msleep(2000);
1259 return rc;
1260}
1261
1262static int hisi_sas_I_T_nexus_reset(struct domain_device *device)
1263{
1264 struct hisi_sas_device *sas_dev = device->lldd_dev;
1265 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
1266 unsigned long flags;
1267 int rc = TMF_RESP_FUNC_FAILED;
1268
1269 if (sas_dev->dev_status != HISI_SAS_DEV_EH)
1270 return TMF_RESP_FUNC_FAILED;
1271 sas_dev->dev_status = HISI_SAS_DEV_NORMAL;
1272
d30ff263
XC
1273 hisi_sas_internal_task_abort(hisi_hba, device,
1274 HISI_SAS_INT_ABT_DEV, 0);
1275 hisi_sas_dereg_device(hisi_hba, device);
1276
0efff300
JG
1277 rc = hisi_sas_debug_I_T_nexus_reset(device);
1278
6131243a
XC
1279 if (rc == TMF_RESP_FUNC_COMPLETE) {
1280 spin_lock_irqsave(&hisi_hba->lock, flags);
1281 hisi_sas_release_task(hisi_hba, device);
1282 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1283 }
1284 return rc;
0efff300
JG
1285}
1286
1287static int hisi_sas_lu_reset(struct domain_device *device, u8 *lun)
1288{
0efff300
JG
1289 struct hisi_sas_device *sas_dev = device->lldd_dev;
1290 struct hisi_hba *hisi_hba = dev_to_hisi_hba(device);
11b75249 1291 struct device *dev = hisi_hba->dev;
0efff300
JG
1292 unsigned long flags;
1293 int rc = TMF_RESP_FUNC_FAILED;
1294
0efff300 1295 sas_dev->dev_status = HISI_SAS_DEV_EH;
055945df
JG
1296 if (dev_is_sata(device)) {
1297 struct sas_phy *phy;
1298
1299 /* Clear internal IO and then hardreset */
1300 rc = hisi_sas_internal_task_abort(hisi_hba, device,
1301 HISI_SAS_INT_ABT_DEV, 0);
1302 if (rc == TMF_RESP_FUNC_FAILED)
1303 goto out;
d30ff263 1304 hisi_sas_dereg_device(hisi_hba, device);
0efff300 1305
055945df
JG
1306 phy = sas_get_local_phy(device);
1307
1308 rc = sas_phy_reset(phy, 1);
1309
1310 if (rc == 0) {
1311 spin_lock_irqsave(&hisi_hba->lock, flags);
1312 hisi_sas_release_task(hisi_hba, device);
1313 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1314 }
1315 sas_put_local_phy(phy);
1316 } else {
1317 struct hisi_sas_tmf_task tmf_task = { .tmf = TMF_LU_RESET };
1318
1319 rc = hisi_sas_debug_issue_ssp_tmf(device, lun, &tmf_task);
1320 if (rc == TMF_RESP_FUNC_COMPLETE) {
1321 spin_lock_irqsave(&hisi_hba->lock, flags);
1322 hisi_sas_release_task(hisi_hba, device);
1323 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1324 }
1325 }
1326out:
14d3f397 1327 if (rc != TMF_RESP_FUNC_COMPLETE)
ad604832 1328 dev_err(dev, "lu_reset: for device[%d]:rc= %d\n",
14d3f397 1329 sas_dev->device_id, rc);
0efff300
JG
1330 return rc;
1331}
1332
8b05ad6a
JG
1333static int hisi_sas_clear_nexus_ha(struct sas_ha_struct *sas_ha)
1334{
1335 struct hisi_hba *hisi_hba = sas_ha->lldd_ha;
2b1658ec 1336 HISI_SAS_DECLARE_RST_WORK_ON_STACK(r);
8b05ad6a 1337
2b1658ec
XT
1338 queue_work(hisi_hba->wq, &r.work);
1339 wait_for_completion(r.completion);
1340 if (r.done)
1341 return TMF_RESP_FUNC_COMPLETE;
1342
1343 return TMF_RESP_FUNC_FAILED;
8b05ad6a
JG
1344}
1345
0efff300
JG
1346static int hisi_sas_query_task(struct sas_task *task)
1347{
1348 struct scsi_lun lun;
1349 struct hisi_sas_tmf_task tmf_task;
1350 int rc = TMF_RESP_FUNC_FAILED;
1351
1352 if (task->lldd_task && task->task_proto & SAS_PROTOCOL_SSP) {
1353 struct scsi_cmnd *cmnd = task->uldd_task;
1354 struct domain_device *device = task->dev;
1355 struct hisi_sas_slot *slot = task->lldd_task;
1356 u32 tag = slot->idx;
1357
1358 int_to_scsilun(cmnd->device->lun, &lun);
1359 tmf_task.tmf = TMF_QUERY_TASK;
1360 tmf_task.tag_of_task_to_be_managed = cpu_to_le16(tag);
1361
1362 rc = hisi_sas_debug_issue_ssp_tmf(device,
1363 lun.scsi_lun,
1364 &tmf_task);
1365 switch (rc) {
1366 /* The task is still in Lun, release it then */
1367 case TMF_RESP_FUNC_SUCC:
1368 /* The task is not in Lun or failed, reset the phy */
1369 case TMF_RESP_FUNC_FAILED:
1370 case TMF_RESP_FUNC_COMPLETE:
1371 break;
997ee43c
XC
1372 default:
1373 rc = TMF_RESP_FUNC_FAILED;
1374 break;
0efff300
JG
1375 }
1376 }
1377 return rc;
1378}
1379
441c2740 1380static int
ad604832 1381hisi_sas_internal_abort_task_exec(struct hisi_hba *hisi_hba, int device_id,
441c2740
JG
1382 struct sas_task *task, int abort_flag,
1383 int task_tag)
1384{
1385 struct domain_device *device = task->dev;
1386 struct hisi_sas_device *sas_dev = device->lldd_dev;
11b75249 1387 struct device *dev = hisi_hba->dev;
441c2740
JG
1388 struct hisi_sas_port *port;
1389 struct hisi_sas_slot *slot;
2e244f0f 1390 struct asd_sas_port *sas_port = device->port;
441c2740 1391 struct hisi_sas_cmd_hdr *cmd_hdr_base;
b1a49412 1392 struct hisi_sas_dq *dq = sas_dev->dq;
441c2740 1393 int dlvry_queue_slot, dlvry_queue, n_elem = 0, rc, slot_idx;
b1a49412 1394 unsigned long flags, flags_dq;
441c2740 1395
917d3bda 1396 if (unlikely(test_bit(HISI_SAS_REJECT_CMD_BIT, &hisi_hba->flags)))
06ec0fb9
XC
1397 return -EINVAL;
1398
441c2740
JG
1399 if (!device->port)
1400 return -1;
1401
2e244f0f 1402 port = to_hisi_sas_port(sas_port);
441c2740
JG
1403
1404 /* simply get a slot and send abort command */
b1a49412 1405 spin_lock_irqsave(&hisi_hba->lock, flags);
441c2740 1406 rc = hisi_sas_slot_index_alloc(hisi_hba, &slot_idx);
b1a49412
XC
1407 if (rc) {
1408 spin_unlock_irqrestore(&hisi_hba->lock, flags);
441c2740 1409 goto err_out;
b1a49412
XC
1410 }
1411 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1412
1413 spin_lock_irqsave(&dq->lock, flags_dq);
1414 rc = hisi_hba->hw->get_free_slot(hisi_hba, dq);
441c2740
JG
1415 if (rc)
1416 goto err_out_tag;
1417
b1a49412
XC
1418 dlvry_queue = dq->id;
1419 dlvry_queue_slot = dq->wr_point;
1420
441c2740
JG
1421 slot = &hisi_hba->slot_info[slot_idx];
1422 memset(slot, 0, sizeof(struct hisi_sas_slot));
1423
1424 slot->idx = slot_idx;
1425 slot->n_elem = n_elem;
1426 slot->dlvry_queue = dlvry_queue;
1427 slot->dlvry_queue_slot = dlvry_queue_slot;
1428 cmd_hdr_base = hisi_hba->cmd_hdr[dlvry_queue];
1429 slot->cmd_hdr = &cmd_hdr_base[dlvry_queue_slot];
1430 slot->task = task;
1431 slot->port = port;
1432 task->lldd_task = slot;
1433
031da09c
XC
1434 slot->buf = dma_pool_alloc(hisi_hba->buffer_pool,
1435 GFP_ATOMIC, &slot->buf_dma);
1436 if (!slot->buf) {
1437 rc = -ENOMEM;
1438 goto err_out_tag;
1439 }
1440
441c2740 1441 memset(slot->cmd_hdr, 0, sizeof(struct hisi_sas_cmd_hdr));
031da09c
XC
1442 memset(hisi_sas_cmd_hdr_addr_mem(slot), 0, HISI_SAS_COMMAND_TABLE_SZ);
1443 memset(hisi_sas_status_buf_addr_mem(slot), 0, HISI_SAS_STATUS_BUF_SZ);
441c2740
JG
1444
1445 rc = hisi_sas_task_prep_abort(hisi_hba, slot, device_id,
1446 abort_flag, task_tag);
1447 if (rc)
031da09c 1448 goto err_out_buf;
441c2740 1449
9feaf909 1450 spin_lock_irqsave(&hisi_hba->lock, flags);
405314df 1451 list_add_tail(&slot->entry, &sas_dev->list);
9feaf909 1452 spin_unlock_irqrestore(&hisi_hba->lock, flags);
54c9dd2d 1453 spin_lock_irqsave(&task->task_state_lock, flags);
441c2740 1454 task->task_state_flags |= SAS_TASK_AT_INITIATOR;
54c9dd2d 1455 spin_unlock_irqrestore(&task->task_state_lock, flags);
441c2740 1456
b1a49412 1457 dq->slot_prep = slot;
441c2740 1458
f696cc32
JG
1459 atomic64_inc(&sas_dev->running_req);
1460
b1a49412
XC
1461 /* send abort command to the chip */
1462 hisi_hba->hw->start_delivery(dq);
1463 spin_unlock_irqrestore(&dq->lock, flags_dq);
441c2740
JG
1464
1465 return 0;
1466
031da09c
XC
1467err_out_buf:
1468 dma_pool_free(hisi_hba->buffer_pool, slot->buf,
1469 slot->buf_dma);
441c2740 1470err_out_tag:
b1a49412 1471 spin_lock_irqsave(&hisi_hba->lock, flags);
441c2740 1472 hisi_sas_slot_index_free(hisi_hba, slot_idx);
b1a49412
XC
1473 spin_unlock_irqrestore(&hisi_hba->lock, flags);
1474 spin_unlock_irqrestore(&dq->lock, flags_dq);
441c2740
JG
1475err_out:
1476 dev_err(dev, "internal abort task prep: failed[%d]!\n", rc);
1477
1478 return rc;
1479}
1480
1481/**
1482 * hisi_sas_internal_task_abort -- execute an internal
1483 * abort command for single IO command or a device
1484 * @hisi_hba: host controller struct
1485 * @device: domain device
1486 * @abort_flag: mode of operation, device or single IO
1487 * @tag: tag of IO to be aborted (only relevant to single
1488 * IO mode)
1489 */
1490static int
1491hisi_sas_internal_task_abort(struct hisi_hba *hisi_hba,
1492 struct domain_device *device,
1493 int abort_flag, int tag)
1494{
1495 struct sas_task *task;
1496 struct hisi_sas_device *sas_dev = device->lldd_dev;
11b75249 1497 struct device *dev = hisi_hba->dev;
441c2740 1498 int res;
441c2740
JG
1499
1500 if (!hisi_hba->hw->prep_abort)
1501 return -EOPNOTSUPP;
1502
1503 task = sas_alloc_slow_task(GFP_KERNEL);
1504 if (!task)
1505 return -ENOMEM;
1506
1507 task->dev = device;
1508 task->task_proto = device->tproto;
1509 task->task_done = hisi_sas_task_done;
841b86f3 1510 task->slow_task->timer.function = hisi_sas_tmf_timedout;
0844a3ff 1511 task->slow_task->timer.expires = jiffies + msecs_to_jiffies(110);
441c2740
JG
1512 add_timer(&task->slow_task->timer);
1513
441c2740
JG
1514 res = hisi_sas_internal_abort_task_exec(hisi_hba, sas_dev->device_id,
1515 task, abort_flag, tag);
441c2740
JG
1516 if (res) {
1517 del_timer(&task->slow_task->timer);
1518 dev_err(dev, "internal task abort: executing internal task failed: %d\n",
1519 res);
1520 goto exit;
1521 }
1522 wait_for_completion(&task->slow_task->completion);
1523 res = TMF_RESP_FUNC_FAILED;
1524
f64a6988
XC
1525 /* Internal abort timed out */
1526 if ((task->task_state_flags & SAS_TASK_STATE_ABORTED)) {
1527 if (!(task->task_state_flags & SAS_TASK_STATE_DONE)) {
1528 struct hisi_sas_slot *slot = task->lldd_task;
1529
1530 if (slot)
1531 slot->task = NULL;
081a1608 1532 dev_err(dev, "internal task abort: timeout and not done.\n");
f692a677 1533 goto exit;
081a1608
XC
1534 } else
1535 dev_err(dev, "internal task abort: timeout.\n");
f64a6988
XC
1536 }
1537
441c2740
JG
1538 if (task->task_status.resp == SAS_TASK_COMPLETE &&
1539 task->task_status.stat == TMF_RESP_FUNC_COMPLETE) {
1540 res = TMF_RESP_FUNC_COMPLETE;
1541 goto exit;
1542 }
1543
c35279f2
JG
1544 if (task->task_status.resp == SAS_TASK_COMPLETE &&
1545 task->task_status.stat == TMF_RESP_FUNC_SUCC) {
1546 res = TMF_RESP_FUNC_SUCC;
1547 goto exit;
1548 }
1549
441c2740 1550exit:
297d7302 1551 dev_dbg(dev, "internal task abort: task to dev %016llx task=%p "
441c2740
JG
1552 "resp: 0x%x sts 0x%x\n",
1553 SAS_ADDR(device->sas_addr),
1554 task,
1555 task->task_status.resp, /* 0 is complete, -1 is undelivered */
1556 task->task_status.stat);
1557 sas_free_task(task);
1558
1559 return res;
1560}
1561
184a4635
JG
1562static void hisi_sas_port_formed(struct asd_sas_phy *sas_phy)
1563{
1564 hisi_sas_port_notify_formed(sas_phy);
1565}
1566
02615ec8
XT
1567static int hisi_sas_write_gpio(struct sas_ha_struct *sha, u8 reg_type,
1568 u8 reg_index, u8 reg_count, u8 *write_data)
1569{
1570 struct hisi_hba *hisi_hba = sha->lldd_ha;
1571
1572 if (!hisi_hba->hw->write_gpio)
1573 return -EOPNOTSUPP;
1574
1575 return hisi_hba->hw->write_gpio(hisi_hba, reg_type,
1576 reg_index, reg_count, write_data);
1577}
1578
184a4635
JG
1579static void hisi_sas_phy_disconnected(struct hisi_sas_phy *phy)
1580{
1581 phy->phy_attached = 0;
1582 phy->phy_type = 0;
1583 phy->port = NULL;
1584}
1585
1586void hisi_sas_phy_down(struct hisi_hba *hisi_hba, int phy_no, int rdy)
1587{
1588 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
1589 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1590 struct sas_ha_struct *sas_ha = &hisi_hba->sha;
1591
1592 if (rdy) {
1593 /* Phy down but ready */
1594 hisi_sas_bytes_dmaed(hisi_hba, phy_no);
1595 hisi_sas_port_notify_formed(sas_phy);
1596 } else {
1597 struct hisi_sas_port *port = phy->port;
1598
1599 /* Phy down and not ready */
1600 sas_ha->notify_phy_event(sas_phy, PHYE_LOSS_OF_SIGNAL);
1601 sas_phy_disconnected(sas_phy);
1602
1603 if (port) {
1604 if (phy->phy_type & PORT_TYPE_SAS) {
1605 int port_id = port->id;
1606
1607 if (!hisi_hba->hw->get_wideport_bitmap(hisi_hba,
1608 port_id))
1609 port->port_attached = 0;
1610 } else if (phy->phy_type & PORT_TYPE_SATA)
1611 port->port_attached = 0;
1612 }
1613 hisi_sas_phy_disconnected(phy);
1614 }
1615}
1616EXPORT_SYMBOL_GPL(hisi_sas_phy_down);
1617
571295f8
XT
1618void hisi_sas_kill_tasklets(struct hisi_hba *hisi_hba)
1619{
1620 int i;
1621
1622 for (i = 0; i < hisi_hba->queue_count; i++) {
1623 struct hisi_sas_cq *cq = &hisi_hba->cq[i];
1624
1625 tasklet_kill(&cq->tasklet);
1626 }
1627}
1628EXPORT_SYMBOL_GPL(hisi_sas_kill_tasklets);
06ec0fb9 1629
e21fe3a5
JG
1630struct scsi_transport_template *hisi_sas_stt;
1631EXPORT_SYMBOL_GPL(hisi_sas_stt);
e8899fad 1632
3a878c41
JY
1633struct device_attribute *host_attrs[] = {
1634 &dev_attr_phy_event_threshold,
1635 NULL,
1636};
1637
e21fe3a5 1638static struct scsi_host_template _hisi_sas_sht = {
7eb7869f
JG
1639 .module = THIS_MODULE,
1640 .name = DRV_NAME,
1641 .queuecommand = sas_queuecommand,
1642 .target_alloc = sas_target_alloc,
31eec8a6 1643 .slave_configure = hisi_sas_slave_configure,
701f75ec
JG
1644 .scan_finished = hisi_sas_scan_finished,
1645 .scan_start = hisi_sas_scan_start,
7eb7869f
JG
1646 .change_queue_depth = sas_change_queue_depth,
1647 .bios_param = sas_bios_param,
1648 .can_queue = 1,
1649 .this_id = -1,
1650 .sg_tablesize = SG_ALL,
1651 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
1652 .use_clustering = ENABLE_CLUSTERING,
1653 .eh_device_reset_handler = sas_eh_device_reset_handler,
cc199e78 1654 .eh_target_reset_handler = sas_eh_target_reset_handler,
7eb7869f
JG
1655 .target_destroy = sas_target_destroy,
1656 .ioctl = sas_ioctl,
3a878c41 1657 .shost_attrs = host_attrs,
7eb7869f 1658};
e21fe3a5
JG
1659struct scsi_host_template *hisi_sas_sht = &_hisi_sas_sht;
1660EXPORT_SYMBOL_GPL(hisi_sas_sht);
7eb7869f 1661
e8899fad 1662static struct sas_domain_function_template hisi_sas_transport_ops = {
abda97c2
JG
1663 .lldd_dev_found = hisi_sas_dev_found,
1664 .lldd_dev_gone = hisi_sas_dev_gone,
42e7a693 1665 .lldd_execute_task = hisi_sas_queue_command,
e4189d53 1666 .lldd_control_phy = hisi_sas_control_phy,
0efff300
JG
1667 .lldd_abort_task = hisi_sas_abort_task,
1668 .lldd_abort_task_set = hisi_sas_abort_task_set,
1669 .lldd_clear_aca = hisi_sas_clear_aca,
1670 .lldd_I_T_nexus_reset = hisi_sas_I_T_nexus_reset,
1671 .lldd_lu_reset = hisi_sas_lu_reset,
1672 .lldd_query_task = hisi_sas_query_task,
8b05ad6a 1673 .lldd_clear_nexus_ha = hisi_sas_clear_nexus_ha,
184a4635 1674 .lldd_port_formed = hisi_sas_port_formed,
02615ec8 1675 .lldd_write_gpio = hisi_sas_write_gpio,
e8899fad
JG
1676};
1677
06ec0fb9
XC
1678void hisi_sas_init_mem(struct hisi_hba *hisi_hba)
1679{
1680 int i, s, max_command_entries = hisi_hba->hw->max_command_entries;
1681
1682 for (i = 0; i < hisi_hba->queue_count; i++) {
1683 struct hisi_sas_cq *cq = &hisi_hba->cq[i];
1684 struct hisi_sas_dq *dq = &hisi_hba->dq[i];
1685
1686 s = sizeof(struct hisi_sas_cmd_hdr) * HISI_SAS_QUEUE_SLOTS;
1687 memset(hisi_hba->cmd_hdr[i], 0, s);
1688 dq->wr_point = 0;
1689
1690 s = hisi_hba->hw->complete_hdr_size * HISI_SAS_QUEUE_SLOTS;
1691 memset(hisi_hba->complete_hdr[i], 0, s);
1692 cq->rd_point = 0;
1693 }
1694
1695 s = sizeof(struct hisi_sas_initial_fis) * hisi_hba->n_phy;
1696 memset(hisi_hba->initial_fis, 0, s);
1697
1698 s = max_command_entries * sizeof(struct hisi_sas_iost);
1699 memset(hisi_hba->iost, 0, s);
1700
1701 s = max_command_entries * sizeof(struct hisi_sas_breakpoint);
1702 memset(hisi_hba->breakpoint, 0, s);
1703
3297ded1 1704 s = HISI_SAS_MAX_ITCT_ENTRIES * sizeof(struct hisi_sas_sata_breakpoint);
06ec0fb9
XC
1705 memset(hisi_hba->sata_breakpoint, 0, s);
1706}
1707EXPORT_SYMBOL_GPL(hisi_sas_init_mem);
1708
e21fe3a5 1709int hisi_sas_alloc(struct hisi_hba *hisi_hba, struct Scsi_Host *shost)
6be6de18 1710{
11b75249 1711 struct device *dev = hisi_hba->dev;
a8d547bd 1712 int i, s, max_command_entries = hisi_hba->hw->max_command_entries;
6be6de18 1713
fa42d80d 1714 spin_lock_init(&hisi_hba->lock);
976867e6
JG
1715 for (i = 0; i < hisi_hba->n_phy; i++) {
1716 hisi_sas_phy_init(hisi_hba, i);
1717 hisi_hba->port[i].port_attached = 0;
1718 hisi_hba->port[i].id = -1;
976867e6
JG
1719 }
1720
af740dbe
JG
1721 for (i = 0; i < HISI_SAS_MAX_DEVICES; i++) {
1722 hisi_hba->devices[i].dev_type = SAS_PHY_UNUSED;
1723 hisi_hba->devices[i].device_id = i;
1724 hisi_hba->devices[i].dev_status = HISI_SAS_DEV_NORMAL;
1725 }
1726
6be6de18 1727 for (i = 0; i < hisi_hba->queue_count; i++) {
9101a079 1728 struct hisi_sas_cq *cq = &hisi_hba->cq[i];
4fde02ad 1729 struct hisi_sas_dq *dq = &hisi_hba->dq[i];
9101a079
JG
1730
1731 /* Completion queue structure */
1732 cq->id = i;
1733 cq->hisi_hba = hisi_hba;
1734
4fde02ad
JG
1735 /* Delivery queue structure */
1736 dq->id = i;
1737 dq->hisi_hba = hisi_hba;
1738
6be6de18
JG
1739 /* Delivery queue */
1740 s = sizeof(struct hisi_sas_cmd_hdr) * HISI_SAS_QUEUE_SLOTS;
1741 hisi_hba->cmd_hdr[i] = dma_alloc_coherent(dev, s,
1742 &hisi_hba->cmd_hdr_dma[i], GFP_KERNEL);
1743 if (!hisi_hba->cmd_hdr[i])
1744 goto err_out;
6be6de18
JG
1745
1746 /* Completion queue */
1747 s = hisi_hba->hw->complete_hdr_size * HISI_SAS_QUEUE_SLOTS;
1748 hisi_hba->complete_hdr[i] = dma_alloc_coherent(dev, s,
1749 &hisi_hba->complete_hdr_dma[i], GFP_KERNEL);
1750 if (!hisi_hba->complete_hdr[i])
1751 goto err_out;
6be6de18
JG
1752 }
1753
f557e32c
XT
1754 s = sizeof(struct hisi_sas_slot_buf_table);
1755 hisi_hba->buffer_pool = dma_pool_create("dma_buffer", dev, s, 16, 0);
1756 if (!hisi_hba->buffer_pool)
6be6de18
JG
1757 goto err_out;
1758
1759 s = HISI_SAS_MAX_ITCT_ENTRIES * sizeof(struct hisi_sas_itct);
1760 hisi_hba->itct = dma_alloc_coherent(dev, s, &hisi_hba->itct_dma,
1761 GFP_KERNEL);
1762 if (!hisi_hba->itct)
1763 goto err_out;
1764
1765 memset(hisi_hba->itct, 0, s);
1766
a8d547bd 1767 hisi_hba->slot_info = devm_kcalloc(dev, max_command_entries,
6be6de18
JG
1768 sizeof(struct hisi_sas_slot),
1769 GFP_KERNEL);
1770 if (!hisi_hba->slot_info)
1771 goto err_out;
1772
a8d547bd 1773 s = max_command_entries * sizeof(struct hisi_sas_iost);
6be6de18
JG
1774 hisi_hba->iost = dma_alloc_coherent(dev, s, &hisi_hba->iost_dma,
1775 GFP_KERNEL);
1776 if (!hisi_hba->iost)
1777 goto err_out;
1778
a8d547bd 1779 s = max_command_entries * sizeof(struct hisi_sas_breakpoint);
6be6de18
JG
1780 hisi_hba->breakpoint = dma_alloc_coherent(dev, s,
1781 &hisi_hba->breakpoint_dma, GFP_KERNEL);
1782 if (!hisi_hba->breakpoint)
1783 goto err_out;
1784
a8d547bd 1785 hisi_hba->slot_index_count = max_command_entries;
433f5696 1786 s = hisi_hba->slot_index_count / BITS_PER_BYTE;
257efd1f
JG
1787 hisi_hba->slot_index_tags = devm_kzalloc(dev, s, GFP_KERNEL);
1788 if (!hisi_hba->slot_index_tags)
1789 goto err_out;
1790
6be6de18
JG
1791 s = sizeof(struct hisi_sas_initial_fis) * HISI_SAS_MAX_PHYS;
1792 hisi_hba->initial_fis = dma_alloc_coherent(dev, s,
1793 &hisi_hba->initial_fis_dma, GFP_KERNEL);
1794 if (!hisi_hba->initial_fis)
1795 goto err_out;
6be6de18 1796
3297ded1 1797 s = HISI_SAS_MAX_ITCT_ENTRIES * sizeof(struct hisi_sas_sata_breakpoint);
6be6de18
JG
1798 hisi_hba->sata_breakpoint = dma_alloc_coherent(dev, s,
1799 &hisi_hba->sata_breakpoint_dma, GFP_KERNEL);
1800 if (!hisi_hba->sata_breakpoint)
1801 goto err_out;
06ec0fb9 1802 hisi_sas_init_mem(hisi_hba);
6be6de18 1803
257efd1f
JG
1804 hisi_sas_slot_index_init(hisi_hba);
1805
7e9080e1
JG
1806 hisi_hba->wq = create_singlethread_workqueue(dev_name(dev));
1807 if (!hisi_hba->wq) {
1808 dev_err(dev, "sas_alloc: failed to create workqueue\n");
1809 goto err_out;
1810 }
1811
6be6de18
JG
1812 return 0;
1813err_out:
1814 return -ENOMEM;
1815}
e21fe3a5 1816EXPORT_SYMBOL_GPL(hisi_sas_alloc);
6be6de18 1817
e21fe3a5 1818void hisi_sas_free(struct hisi_hba *hisi_hba)
89d53322 1819{
11b75249 1820 struct device *dev = hisi_hba->dev;
a8d547bd 1821 int i, s, max_command_entries = hisi_hba->hw->max_command_entries;
89d53322
JG
1822
1823 for (i = 0; i < hisi_hba->queue_count; i++) {
1824 s = sizeof(struct hisi_sas_cmd_hdr) * HISI_SAS_QUEUE_SLOTS;
1825 if (hisi_hba->cmd_hdr[i])
1826 dma_free_coherent(dev, s,
1827 hisi_hba->cmd_hdr[i],
1828 hisi_hba->cmd_hdr_dma[i]);
1829
1830 s = hisi_hba->hw->complete_hdr_size * HISI_SAS_QUEUE_SLOTS;
1831 if (hisi_hba->complete_hdr[i])
1832 dma_free_coherent(dev, s,
1833 hisi_hba->complete_hdr[i],
1834 hisi_hba->complete_hdr_dma[i]);
1835 }
1836
f557e32c 1837 dma_pool_destroy(hisi_hba->buffer_pool);
89d53322
JG
1838
1839 s = HISI_SAS_MAX_ITCT_ENTRIES * sizeof(struct hisi_sas_itct);
1840 if (hisi_hba->itct)
1841 dma_free_coherent(dev, s,
1842 hisi_hba->itct, hisi_hba->itct_dma);
1843
a8d547bd 1844 s = max_command_entries * sizeof(struct hisi_sas_iost);
89d53322
JG
1845 if (hisi_hba->iost)
1846 dma_free_coherent(dev, s,
1847 hisi_hba->iost, hisi_hba->iost_dma);
1848
a8d547bd 1849 s = max_command_entries * sizeof(struct hisi_sas_breakpoint);
89d53322
JG
1850 if (hisi_hba->breakpoint)
1851 dma_free_coherent(dev, s,
1852 hisi_hba->breakpoint,
1853 hisi_hba->breakpoint_dma);
1854
1855
1856 s = sizeof(struct hisi_sas_initial_fis) * HISI_SAS_MAX_PHYS;
1857 if (hisi_hba->initial_fis)
1858 dma_free_coherent(dev, s,
1859 hisi_hba->initial_fis,
1860 hisi_hba->initial_fis_dma);
1861
3297ded1 1862 s = HISI_SAS_MAX_ITCT_ENTRIES * sizeof(struct hisi_sas_sata_breakpoint);
89d53322
JG
1863 if (hisi_hba->sata_breakpoint)
1864 dma_free_coherent(dev, s,
1865 hisi_hba->sata_breakpoint,
1866 hisi_hba->sata_breakpoint_dma);
1867
7e9080e1
JG
1868 if (hisi_hba->wq)
1869 destroy_workqueue(hisi_hba->wq);
89d53322 1870}
e21fe3a5 1871EXPORT_SYMBOL_GPL(hisi_sas_free);
6be6de18 1872
b4241f0f 1873void hisi_sas_rst_work_handler(struct work_struct *work)
06ec0fb9
XC
1874{
1875 struct hisi_hba *hisi_hba =
1876 container_of(work, struct hisi_hba, rst_work);
1877
1878 hisi_sas_controller_reset(hisi_hba);
1879}
b4241f0f 1880EXPORT_SYMBOL_GPL(hisi_sas_rst_work_handler);
06ec0fb9 1881
2b1658ec
XT
1882void hisi_sas_sync_rst_work_handler(struct work_struct *work)
1883{
1884 struct hisi_sas_rst *rst =
1885 container_of(work, struct hisi_sas_rst, work);
1886
1887 if (!hisi_sas_controller_reset(rst->hisi_hba))
1888 rst->done = true;
1889 complete(rst->completion);
1890}
1891EXPORT_SYMBOL_GPL(hisi_sas_sync_rst_work_handler);
1892
0fa24c19 1893int hisi_sas_get_fw_info(struct hisi_hba *hisi_hba)
7eb7869f 1894{
0fa24c19
JG
1895 struct device *dev = hisi_hba->dev;
1896 struct platform_device *pdev = hisi_hba->platform_dev;
1897 struct device_node *np = pdev ? pdev->dev.of_node : NULL;
3bc45af8 1898 struct clk *refclk;
7eb7869f 1899
4d558c77 1900 if (device_property_read_u8_array(dev, "sas-addr", hisi_hba->sas_addr,
0fa24c19
JG
1901 SAS_ADDR_SIZE)) {
1902 dev_err(dev, "could not get property sas-addr\n");
1903 return -ENOENT;
1904 }
e26b2f40 1905
4d558c77 1906 if (np) {
0fa24c19
JG
1907 /*
1908 * These properties are only required for platform device-based
1909 * controller with DT firmware.
1910 */
4d558c77
JG
1911 hisi_hba->ctrl = syscon_regmap_lookup_by_phandle(np,
1912 "hisilicon,sas-syscon");
0fa24c19
JG
1913 if (IS_ERR(hisi_hba->ctrl)) {
1914 dev_err(dev, "could not get syscon\n");
1915 return -ENOENT;
1916 }
e26b2f40 1917
4d558c77 1918 if (device_property_read_u32(dev, "ctrl-reset-reg",
0fa24c19
JG
1919 &hisi_hba->ctrl_reset_reg)) {
1920 dev_err(dev,
1921 "could not get property ctrl-reset-reg\n");
1922 return -ENOENT;
1923 }
e26b2f40 1924
4d558c77 1925 if (device_property_read_u32(dev, "ctrl-reset-sts-reg",
0fa24c19
JG
1926 &hisi_hba->ctrl_reset_sts_reg)) {
1927 dev_err(dev,
1928 "could not get property ctrl-reset-sts-reg\n");
1929 return -ENOENT;
1930 }
e26b2f40 1931
4d558c77 1932 if (device_property_read_u32(dev, "ctrl-clock-ena-reg",
0fa24c19
JG
1933 &hisi_hba->ctrl_clock_ena_reg)) {
1934 dev_err(dev,
1935 "could not get property ctrl-clock-ena-reg\n");
1936 return -ENOENT;
1937 }
4d558c77
JG
1938 }
1939
0fa24c19 1940 refclk = devm_clk_get(dev, NULL);
3bc45af8 1941 if (IS_ERR(refclk))
87e287c1 1942 dev_dbg(dev, "no ref clk property\n");
3bc45af8
JG
1943 else
1944 hisi_hba->refclk_frequency_mhz = clk_get_rate(refclk) / 1000000;
1945
0fa24c19
JG
1946 if (device_property_read_u32(dev, "phy-count", &hisi_hba->n_phy)) {
1947 dev_err(dev, "could not get property phy-count\n");
1948 return -ENOENT;
1949 }
e26b2f40 1950
4d558c77 1951 if (device_property_read_u32(dev, "queue-count",
0fa24c19
JG
1952 &hisi_hba->queue_count)) {
1953 dev_err(dev, "could not get property queue-count\n");
1954 return -ENOENT;
1955 }
1956
1957 return 0;
1958}
1959EXPORT_SYMBOL_GPL(hisi_sas_get_fw_info);
1960
1961static struct Scsi_Host *hisi_sas_shost_alloc(struct platform_device *pdev,
1962 const struct hisi_sas_hw *hw)
1963{
1964 struct resource *res;
1965 struct Scsi_Host *shost;
1966 struct hisi_hba *hisi_hba;
1967 struct device *dev = &pdev->dev;
1968
e21fe3a5 1969 shost = scsi_host_alloc(hisi_sas_sht, sizeof(*hisi_hba));
0fa24c19
JG
1970 if (!shost) {
1971 dev_err(dev, "scsi host alloc failed\n");
1972 return NULL;
1973 }
1974 hisi_hba = shost_priv(shost);
1975
1976 INIT_WORK(&hisi_hba->rst_work, hisi_sas_rst_work_handler);
1977 hisi_hba->hw = hw;
1978 hisi_hba->dev = dev;
1979 hisi_hba->platform_dev = pdev;
1980 hisi_hba->shost = shost;
1981 SHOST_TO_SAS_HA(shost) = &hisi_hba->sha;
1982
77570eed 1983 timer_setup(&hisi_hba->timer, NULL, 0);
0fa24c19
JG
1984
1985 if (hisi_sas_get_fw_info(hisi_hba) < 0)
e26b2f40
JG
1986 goto err_out;
1987
a6f2c7ff
JG
1988 if (dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64)) &&
1989 dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32))) {
1990 dev_err(dev, "No usable DMA addressing method\n");
1991 goto err_out;
1992 }
1993
e26b2f40
JG
1994 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1995 hisi_hba->regs = devm_ioremap_resource(dev, res);
1996 if (IS_ERR(hisi_hba->regs))
1997 goto err_out;
1998
02615ec8
XT
1999 res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
2000 if (res) {
2001 hisi_hba->sgpio_regs = devm_ioremap_resource(dev, res);
2002 if (IS_ERR(hisi_hba->sgpio_regs))
2003 goto err_out;
2004 }
2005
89d53322
JG
2006 if (hisi_sas_alloc(hisi_hba, shost)) {
2007 hisi_sas_free(hisi_hba);
6be6de18 2008 goto err_out;
89d53322 2009 }
6be6de18 2010
7eb7869f
JG
2011 return shost;
2012err_out:
76aae5f6 2013 scsi_host_put(shost);
7eb7869f
JG
2014 dev_err(dev, "shost alloc failed\n");
2015 return NULL;
2016}
2017
e21fe3a5 2018void hisi_sas_init_add(struct hisi_hba *hisi_hba)
5d74242e
JG
2019{
2020 int i;
2021
2022 for (i = 0; i < hisi_hba->n_phy; i++)
2023 memcpy(&hisi_hba->phy[i].dev_sas_addr,
2024 hisi_hba->sas_addr,
2025 SAS_ADDR_SIZE);
2026}
e21fe3a5 2027EXPORT_SYMBOL_GPL(hisi_sas_init_add);
5d74242e 2028
7eb7869f
JG
2029int hisi_sas_probe(struct platform_device *pdev,
2030 const struct hisi_sas_hw *hw)
2031{
2032 struct Scsi_Host *shost;
2033 struct hisi_hba *hisi_hba;
2034 struct device *dev = &pdev->dev;
2035 struct asd_sas_phy **arr_phy;
2036 struct asd_sas_port **arr_port;
2037 struct sas_ha_struct *sha;
2038 int rc, phy_nr, port_nr, i;
2039
2040 shost = hisi_sas_shost_alloc(pdev, hw);
d37a0082
XT
2041 if (!shost)
2042 return -ENOMEM;
7eb7869f
JG
2043
2044 sha = SHOST_TO_SAS_HA(shost);
2045 hisi_hba = shost_priv(shost);
2046 platform_set_drvdata(pdev, sha);
50cb916f 2047
7eb7869f
JG
2048 phy_nr = port_nr = hisi_hba->n_phy;
2049
2050 arr_phy = devm_kcalloc(dev, phy_nr, sizeof(void *), GFP_KERNEL);
2051 arr_port = devm_kcalloc(dev, port_nr, sizeof(void *), GFP_KERNEL);
d37a0082
XT
2052 if (!arr_phy || !arr_port) {
2053 rc = -ENOMEM;
2054 goto err_out_ha;
2055 }
7eb7869f
JG
2056
2057 sha->sas_phy = arr_phy;
2058 sha->sas_port = arr_port;
7eb7869f
JG
2059 sha->lldd_ha = hisi_hba;
2060
2061 shost->transportt = hisi_sas_stt;
2062 shost->max_id = HISI_SAS_MAX_DEVICES;
2063 shost->max_lun = ~0;
2064 shost->max_channel = 1;
2065 shost->max_cmd_len = 16;
2066 shost->sg_tablesize = min_t(u16, SG_ALL, HISI_SAS_SGE_PAGE_CNT);
a8d547bd
JG
2067 shost->can_queue = hisi_hba->hw->max_command_entries;
2068 shost->cmd_per_lun = hisi_hba->hw->max_command_entries;
7eb7869f
JG
2069
2070 sha->sas_ha_name = DRV_NAME;
11b75249 2071 sha->dev = hisi_hba->dev;
7eb7869f
JG
2072 sha->lldd_module = THIS_MODULE;
2073 sha->sas_addr = &hisi_hba->sas_addr[0];
2074 sha->num_phys = hisi_hba->n_phy;
2075 sha->core.shost = hisi_hba->shost;
2076
2077 for (i = 0; i < hisi_hba->n_phy; i++) {
2078 sha->sas_phy[i] = &hisi_hba->phy[i].sas_phy;
2079 sha->sas_port[i] = &hisi_hba->port[i].sas_port;
2080 }
2081
5d74242e
JG
2082 hisi_sas_init_add(hisi_hba);
2083
7eb7869f
JG
2084 rc = scsi_add_host(shost, &pdev->dev);
2085 if (rc)
2086 goto err_out_ha;
2087
2088 rc = sas_register_ha(sha);
2089 if (rc)
2090 goto err_out_register_ha;
2091
0757f041
XC
2092 rc = hisi_hba->hw->hw_init(hisi_hba);
2093 if (rc)
2094 goto err_out_register_ha;
2095
7eb7869f
JG
2096 scsi_scan_host(shost);
2097
2098 return 0;
2099
2100err_out_register_ha:
2101 scsi_remove_host(shost);
2102err_out_ha:
d37a0082 2103 hisi_sas_free(hisi_hba);
76aae5f6 2104 scsi_host_put(shost);
7eb7869f
JG
2105 return rc;
2106}
2107EXPORT_SYMBOL_GPL(hisi_sas_probe);
2108
89d53322
JG
2109int hisi_sas_remove(struct platform_device *pdev)
2110{
2111 struct sas_ha_struct *sha = platform_get_drvdata(pdev);
2112 struct hisi_hba *hisi_hba = sha->lldd_ha;
d37a0082 2113 struct Scsi_Host *shost = sha->core.shost;
89d53322 2114
89d53322
JG
2115 sas_unregister_ha(sha);
2116 sas_remove_host(sha->core.shost);
2117
2118 hisi_sas_free(hisi_hba);
76aae5f6 2119 scsi_host_put(shost);
89d53322
JG
2120 return 0;
2121}
2122EXPORT_SYMBOL_GPL(hisi_sas_remove);
2123
e8899fad
JG
2124static __init int hisi_sas_init(void)
2125{
e8899fad
JG
2126 hisi_sas_stt = sas_domain_attach_transport(&hisi_sas_transport_ops);
2127 if (!hisi_sas_stt)
2128 return -ENOMEM;
2129
2130 return 0;
2131}
2132
2133static __exit void hisi_sas_exit(void)
2134{
2135 sas_release_transport(hisi_sas_stt);
2136}
2137
2138module_init(hisi_sas_init);
2139module_exit(hisi_sas_exit);
2140
e8899fad
JG
2141MODULE_LICENSE("GPL");
2142MODULE_AUTHOR("John Garry <john.garry@huawei.com>");
2143MODULE_DESCRIPTION("HISILICON SAS controller driver");
2144MODULE_ALIAS("platform:" DRV_NAME);