]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - drivers/scsi/lpfc/lpfc_hw.h
projects / mirror_ubuntu-eoan-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[SCSI] lpfc 8.3.3 : Fix various SLI-3 vs SLI-4 differences
[mirror_ubuntu-eoan-kernel.git] / drivers / scsi / lpfc / lpfc_hw.h
CommitLineData
dea3101e
JB		 1/*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
c44ce173 3 * Fibre Channel Host Bus Adapters. *
d8e93df1 4 * Copyright (C) 2004-2009 Emulex. All rights reserved. *
c44ce173 5 * EMULEX and SLI are trademarks of Emulex. *
dea3101e
JB		 6 * www.emulex.com *
7 * *
8 * This program is free software; you can redistribute it and/or *
c44ce173
JSEC		 9 * modify it under the terms of version 2 of the GNU General *
10 * Public License as published by the Free Software Foundation. *
11 * This program is distributed in the hope that it will be useful. *
12 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
13 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
14 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
15 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
16 * TO BE LEGALLY INVALID. See the GNU General Public License for *
17 * more details, a copy of which can be found in the file COPYING *
18 * included with this package. *
dea3101e
JB		 19 *******************************************************************/
20
dea3101e
JB		 21#define FDMI_DID 0xfffffaU
22#define NameServer_DID 0xfffffcU
23#define SCR_DID 0xfffffdU
24#define Fabric_DID 0xfffffeU
25#define Bcast_DID 0xffffffU
26#define Mask_DID 0xffffffU
27#define CT_DID_MASK 0xffff00U
28#define Fabric_DID_MASK 0xfff000U
29#define WELL_KNOWN_DID_MASK 0xfffff0U
30
31#define PT2PT_LocalID 1
32#define PT2PT_RemoteID 2
33
34#define FF_DEF_EDTOV 2000 /* Default E_D_TOV (2000ms) */
35#define FF_DEF_ALTOV 15 /* Default AL_TIME (15ms) */
36#define FF_DEF_RATOV 2 /* Default RA_TOV (2s) */
37#define FF_DEF_ARBTOV 1900 /* Default ARB_TOV (1900ms) */
38
39#define LPFC_BUF_RING0 64 /* Number of buffers to post to RING
40 0 */
41
42#define FCELSSIZE 1024 /* maximum ELS transfer size */
43
44#define LPFC_FCP_RING 0 /* ring 0 for FCP initiator commands */
a4bc3379 45#define LPFC_EXTRA_RING 1 /* ring 1 for other protocols */
dea3101e
JB		 46#define LPFC_ELS_RING 2 /* ring 2 for ELS commands */
47#define LPFC_FCP_NEXT_RING 3
48
49#define SLI2_IOCB_CMD_R0_ENTRIES 172 /* SLI-2 FCP command ring entries */
50#define SLI2_IOCB_RSP_R0_ENTRIES 134 /* SLI-2 FCP response ring entries */
a4bc3379
JS		 51#define SLI2_IOCB_CMD_R1_ENTRIES 4 /* SLI-2 extra command ring entries */
52#define SLI2_IOCB_RSP_R1_ENTRIES 4 /* SLI-2 extra response ring entries */
dea3101e
JB		 53#define SLI2_IOCB_CMD_R1XTRA_ENTRIES 36 /* SLI-2 extra FCP cmd ring entries */
54#define SLI2_IOCB_RSP_R1XTRA_ENTRIES 52 /* SLI-2 extra FCP rsp ring entries */
55#define SLI2_IOCB_CMD_R2_ENTRIES 20 /* SLI-2 ELS command ring entries */
56#define SLI2_IOCB_RSP_R2_ENTRIES 20 /* SLI-2 ELS response ring entries */
57#define SLI2_IOCB_CMD_R3_ENTRIES 0
58#define SLI2_IOCB_RSP_R3_ENTRIES 0
59#define SLI2_IOCB_CMD_R3XTRA_ENTRIES 24
60#define SLI2_IOCB_RSP_R3XTRA_ENTRIES 32
61
ed957684
JS		 62#define SLI2_IOCB_CMD_SIZE 32
63#define SLI2_IOCB_RSP_SIZE 32
64#define SLI3_IOCB_CMD_SIZE 128
65#define SLI3_IOCB_RSP_SIZE 64
66
92d7f7b0 67
ddcc50f0
JS		 68/* vendor ID used in SCSI netlink calls */
69#define LPFC_NL_VENDOR_ID (SCSI_NL_VID_TYPE_PCI | PCI_VENDOR_ID_EMULEX)
70
dea3101e
JB		 71/* Common Transport structures and definitions */
72
73union CtRevisionId {
74 /* Structure is in Big Endian format */
75 struct {
76 uint32_t Revision:8;
77 uint32_t InId:24;
78 } bits;
79 uint32_t word;
80};
81
82union CtCommandResponse {
83 /* Structure is in Big Endian format */
84 struct {
85 uint32_t CmdRsp:16;
86 uint32_t Size:16;
87 } bits;
88 uint32_t word;
89};
90
92d7f7b0
JS		 91#define FC4_FEATURE_INIT 0x2
92#define FC4_FEATURE_TARGET 0x1
93
dea3101e
JB		 94struct lpfc_sli_ct_request {
95 /* Structure is in Big Endian format */
96 union CtRevisionId RevisionId;
97 uint8_t FsType;
98 uint8_t FsSubType;
99 uint8_t Options;
100 uint8_t Rsrvd1;
101 union CtCommandResponse CommandResponse;
102 uint8_t Rsrvd2;
103 uint8_t ReasonCode;
104 uint8_t Explanation;
105 uint8_t VendorUnique;
106
107 union {
108 uint32_t PortID;
109 struct gid {
110 uint8_t PortType; /* for GID_PT requests */
111 uint8_t DomainScope;
112 uint8_t AreaScope;
113 uint8_t Fc4Type; /* for GID_FT requests */
114 } gid;
115 struct rft {
116 uint32_t PortId; /* For RFT_ID requests */
117
118#ifdef __BIG_ENDIAN_BITFIELD
119 uint32_t rsvd0:16;
120 uint32_t rsvd1:7;
121 uint32_t fcpReg:1; /* Type 8 */
122 uint32_t rsvd2:2;
123 uint32_t ipReg:1; /* Type 5 */
124 uint32_t rsvd3:5;
125#else /* __LITTLE_ENDIAN_BITFIELD */
126 uint32_t rsvd0:16;
127 uint32_t fcpReg:1; /* Type 8 */
128 uint32_t rsvd1:7;
129 uint32_t rsvd3:5;
130 uint32_t ipReg:1; /* Type 5 */
131 uint32_t rsvd2:2;
132#endif
133
134 uint32_t rsvd[7];
135 } rft;
136 struct rnn {
137 uint32_t PortId; /* For RNN_ID requests */
138 uint8_t wwnn[8];
139 } rnn;
140 struct rsnn { /* For RSNN_ID requests */
141 uint8_t wwnn[8];
142 uint8_t len;
143 uint8_t symbname[255];
144 } rsnn;
7ee5d43e
JS		 145 struct da_id { /* For DA_ID requests */
146 uint32_t port_id;
147 } da_id;
92d7f7b0
JS		 148 struct rspn { /* For RSPN_ID requests */
149 uint32_t PortId;
150 uint8_t len;
151 uint8_t symbname[255];
152 } rspn;
153 struct gff {
154 uint32_t PortId;
155 } gff;
156 struct gff_acc {
157 uint8_t fbits[128];
158 } gff_acc;
51ef4c26 159#define FCP_TYPE_FEATURE_OFFSET 7
92d7f7b0
JS		 160 struct rff {
161 uint32_t PortId;
162 uint8_t reserved[2];
163 uint8_t fbits;
164 uint8_t type_code; /* type=8 for FCP */
165 } rff;
dea3101e
JB		 166 } un;
167};
168
169#define SLI_CT_REVISION 1
92d7f7b0
JS		 170#define GID_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
171 sizeof(struct gid))
172#define GFF_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
173 sizeof(struct gff))
174#define RFT_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
175 sizeof(struct rft))
176#define RFF_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
177 sizeof(struct rff))
178#define RNN_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
179 sizeof(struct rnn))
180#define RSNN_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
181 sizeof(struct rsnn))
7ee5d43e
JS		 182#define DA_ID_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
183 sizeof(struct da_id))
92d7f7b0
JS		 184#define RSPN_REQUEST_SZ (offsetof(struct lpfc_sli_ct_request, un) + \
185 sizeof(struct rspn))
dea3101e
JB		 186
187/*
188 * FsType Definitions
189 */
190
191#define SLI_CT_MANAGEMENT_SERVICE 0xFA
192#define SLI_CT_TIME_SERVICE 0xFB
193#define SLI_CT_DIRECTORY_SERVICE 0xFC
194#define SLI_CT_FABRIC_CONTROLLER_SERVICE 0xFD
195
196/*
197 * Directory Service Subtypes
198 */
199
200#define SLI_CT_DIRECTORY_NAME_SERVER 0x02
201
202/*
203 * Response Codes
204 */
205
206#define SLI_CT_RESPONSE_FS_RJT 0x8001
207#define SLI_CT_RESPONSE_FS_ACC 0x8002
208
209/*
210 * Reason Codes
211 */
212
213#define SLI_CT_NO_ADDITIONAL_EXPL 0x0
214#define SLI_CT_INVALID_COMMAND 0x01
215#define SLI_CT_INVALID_VERSION 0x02
216#define SLI_CT_LOGICAL_ERROR 0x03
217#define SLI_CT_INVALID_IU_SIZE 0x04
218#define SLI_CT_LOGICAL_BUSY 0x05
219#define SLI_CT_PROTOCOL_ERROR 0x07
220#define SLI_CT_UNABLE_TO_PERFORM_REQ 0x09
221#define SLI_CT_REQ_NOT_SUPPORTED 0x0b
222#define SLI_CT_HBA_INFO_NOT_REGISTERED 0x10
223#define SLI_CT_MULTIPLE_HBA_ATTR_OF_SAME_TYPE 0x11
224#define SLI_CT_INVALID_HBA_ATTR_BLOCK_LEN 0x12
225#define SLI_CT_HBA_ATTR_NOT_PRESENT 0x13
226#define SLI_CT_PORT_INFO_NOT_REGISTERED 0x20
227#define SLI_CT_MULTIPLE_PORT_ATTR_OF_SAME_TYPE 0x21
228#define SLI_CT_INVALID_PORT_ATTR_BLOCK_LEN 0x22
229#define SLI_CT_VENDOR_UNIQUE 0xff
230
231/*
232 * Name Server SLI_CT_UNABLE_TO_PERFORM_REQ Explanations
233 */
234
235#define SLI_CT_NO_PORT_ID 0x01
236#define SLI_CT_NO_PORT_NAME 0x02
237#define SLI_CT_NO_NODE_NAME 0x03
238#define SLI_CT_NO_CLASS_OF_SERVICE 0x04
239#define SLI_CT_NO_IP_ADDRESS 0x05
240#define SLI_CT_NO_IPA 0x06
241#define SLI_CT_NO_FC4_TYPES 0x07
242#define SLI_CT_NO_SYMBOLIC_PORT_NAME 0x08
243#define SLI_CT_NO_SYMBOLIC_NODE_NAME 0x09
244#define SLI_CT_NO_PORT_TYPE 0x0A
245#define SLI_CT_ACCESS_DENIED 0x10
246#define SLI_CT_INVALID_PORT_ID 0x11
247#define SLI_CT_DATABASE_EMPTY 0x12
248
249/*
250 * Name Server Command Codes
251 */
252
253#define SLI_CTNS_GA_NXT 0x0100
254#define SLI_CTNS_GPN_ID 0x0112
255#define SLI_CTNS_GNN_ID 0x0113
256#define SLI_CTNS_GCS_ID 0x0114
257#define SLI_CTNS_GFT_ID 0x0117
258#define SLI_CTNS_GSPN_ID 0x0118
259#define SLI_CTNS_GPT_ID 0x011A
92d7f7b0 260#define SLI_CTNS_GFF_ID 0x011F
dea3101e
JB		 261#define SLI_CTNS_GID_PN 0x0121
262#define SLI_CTNS_GID_NN 0x0131
263#define SLI_CTNS_GIP_NN 0x0135
264#define SLI_CTNS_GIPA_NN 0x0136
265#define SLI_CTNS_GSNN_NN 0x0139
266#define SLI_CTNS_GNN_IP 0x0153
267#define SLI_CTNS_GIPA_IP 0x0156
268#define SLI_CTNS_GID_FT 0x0171
269#define SLI_CTNS_GID_PT 0x01A1
270#define SLI_CTNS_RPN_ID 0x0212
271#define SLI_CTNS_RNN_ID 0x0213
272#define SLI_CTNS_RCS_ID 0x0214
273#define SLI_CTNS_RFT_ID 0x0217
274#define SLI_CTNS_RSPN_ID 0x0218
275#define SLI_CTNS_RPT_ID 0x021A
92d7f7b0 276#define SLI_CTNS_RFF_ID 0x021F
dea3101e
JB		 277#define SLI_CTNS_RIP_NN 0x0235
278#define SLI_CTNS_RIPA_NN 0x0236
279#define SLI_CTNS_RSNN_NN 0x0239
280#define SLI_CTNS_DA_ID 0x0300
281
282/*
283 * Port Types
284 */
285
286#define SLI_CTPT_N_PORT 0x01
287#define SLI_CTPT_NL_PORT 0x02
288#define SLI_CTPT_FNL_PORT 0x03
289#define SLI_CTPT_IP 0x04
290#define SLI_CTPT_FCP 0x08
291#define SLI_CTPT_NX_PORT 0x7F
292#define SLI_CTPT_F_PORT 0x81
293#define SLI_CTPT_FL_PORT 0x82
294#define SLI_CTPT_E_PORT 0x84
295
296#define SLI_CT_LAST_ENTRY 0x80000000
297
298/* Fibre Channel Service Parameter definitions */
299
300#define FC_PH_4_0 6 /* FC-PH version 4.0 */
301#define FC_PH_4_1 7 /* FC-PH version 4.1 */
302#define FC_PH_4_2 8 /* FC-PH version 4.2 */
303#define FC_PH_4_3 9 /* FC-PH version 4.3 */
304
305#define FC_PH_LOW 8 /* Lowest supported FC-PH version */
306#define FC_PH_HIGH 9 /* Highest supported FC-PH version */
307#define FC_PH3 0x20 /* FC-PH-3 version */
308
309#define FF_FRAME_SIZE 2048
310
311struct lpfc_name {
f631b4be
AV		 312 union {
313 struct {
dea3101e 314#ifdef __BIG_ENDIAN_BITFIELD
f631b4be 315 uint8_t nameType:4; /* FC Word 0, bit 28:31 */
1de933f3
JSEC		 316 uint8_t IEEEextMsn:4; /* FC Word 0, bit 24:27, bit
317 8:11 of IEEE ext */
dea3101e 318#else /* __LITTLE_ENDIAN_BITFIELD */
1de933f3
JSEC		 319 uint8_t IEEEextMsn:4; /* FC Word 0, bit 24:27, bit
320 8:11 of IEEE ext */
f631b4be 321 uint8_t nameType:4; /* FC Word 0, bit 28:31 */
dea3101e
JB		 322#endif
323
324#define NAME_IEEE 0x1 /* IEEE name - nameType */
325#define NAME_IEEE_EXT 0x2 /* IEEE extended name */
326#define NAME_FC_TYPE 0x3 /* FC native name type */
327#define NAME_IP_TYPE 0x4 /* IP address */
328#define NAME_CCITT_TYPE 0xC
329#define NAME_CCITT_GR_TYPE 0xE
1de933f3
JSEC		 330 uint8_t IEEEextLsb; /* FC Word 0, bit 16:23, IEEE
331 extended Lsb */
f631b4be 332 uint8_t IEEE[6]; /* FC IEEE address */
68ce1eb5 333 } s;
f631b4be 334 uint8_t wwn[8];
68ce1eb5 335 } u;
dea3101e
JB		 336};
337
338struct csp {
339 uint8_t fcphHigh; /* FC Word 0, byte 0 */
340 uint8_t fcphLow;
341 uint8_t bbCreditMsb;
342 uint8_t bbCreditlsb; /* FC Word 0, byte 3 */
343
344#ifdef __BIG_ENDIAN_BITFIELD
92d7f7b0
JS		 345 uint16_t request_multiple_Nport:1; /* FC Word 1, bit 31 */
346 uint16_t randomOffset:1; /* FC Word 1, bit 30 */
347 uint16_t response_multiple_NPort:1; /* FC Word 1, bit 29 */
dea3101e
JB		 348 uint16_t fPort:1; /* FC Word 1, bit 28 */
349 uint16_t altBbCredit:1; /* FC Word 1, bit 27 */
350 uint16_t edtovResolution:1; /* FC Word 1, bit 26 */
351 uint16_t multicast:1; /* FC Word 1, bit 25 */
352 uint16_t broadcast:1; /* FC Word 1, bit 24 */
353
354 uint16_t huntgroup:1; /* FC Word 1, bit 23 */
355 uint16_t simplex:1; /* FC Word 1, bit 22 */
356 uint16_t word1Reserved1:3; /* FC Word 1, bit 21:19 */
357 uint16_t dhd:1; /* FC Word 1, bit 18 */
358 uint16_t contIncSeqCnt:1; /* FC Word 1, bit 17 */
359 uint16_t payloadlength:1; /* FC Word 1, bit 16 */
360#else /* __LITTLE_ENDIAN_BITFIELD */
361 uint16_t broadcast:1; /* FC Word 1, bit 24 */
362 uint16_t multicast:1; /* FC Word 1, bit 25 */
363 uint16_t edtovResolution:1; /* FC Word 1, bit 26 */
364 uint16_t altBbCredit:1; /* FC Word 1, bit 27 */
365 uint16_t fPort:1; /* FC Word 1, bit 28 */
92d7f7b0 366 uint16_t response_multiple_NPort:1; /* FC Word 1, bit 29 */
dea3101e 367 uint16_t randomOffset:1; /* FC Word 1, bit 30 */
92d7f7b0 368 uint16_t request_multiple_Nport:1; /* FC Word 1, bit 31 */
dea3101e
JB		 369
370 uint16_t payloadlength:1; /* FC Word 1, bit 16 */
371 uint16_t contIncSeqCnt:1; /* FC Word 1, bit 17 */
372 uint16_t dhd:1; /* FC Word 1, bit 18 */
373 uint16_t word1Reserved1:3; /* FC Word 1, bit 21:19 */
374 uint16_t simplex:1; /* FC Word 1, bit 22 */
375 uint16_t huntgroup:1; /* FC Word 1, bit 23 */
376#endif
377
378 uint8_t bbRcvSizeMsb; /* Upper nibble is reserved */
379 uint8_t bbRcvSizeLsb; /* FC Word 1, byte 3 */
380 union {
381 struct {
382 uint8_t word2Reserved1; /* FC Word 2 byte 0 */
383
384 uint8_t totalConcurrSeq; /* FC Word 2 byte 1 */
385 uint8_t roByCategoryMsb; /* FC Word 2 byte 2 */
386
387 uint8_t roByCategoryLsb; /* FC Word 2 byte 3 */
388 } nPort;
389 uint32_t r_a_tov; /* R_A_TOV must be in B.E. format */
390 } w2;
391
392 uint32_t e_d_tov; /* E_D_TOV must be in B.E. format */
393};
394
395struct class_parms {
396#ifdef __BIG_ENDIAN_BITFIELD
397 uint8_t classValid:1; /* FC Word 0, bit 31 */
398 uint8_t intermix:1; /* FC Word 0, bit 30 */
399 uint8_t stackedXparent:1; /* FC Word 0, bit 29 */
400 uint8_t stackedLockDown:1; /* FC Word 0, bit 28 */
401 uint8_t seqDelivery:1; /* FC Word 0, bit 27 */
402 uint8_t word0Reserved1:3; /* FC Word 0, bit 24:26 */
403#else /* __LITTLE_ENDIAN_BITFIELD */
404 uint8_t word0Reserved1:3; /* FC Word 0, bit 24:26 */
405 uint8_t seqDelivery:1; /* FC Word 0, bit 27 */
406 uint8_t stackedLockDown:1; /* FC Word 0, bit 28 */
407 uint8_t stackedXparent:1; /* FC Word 0, bit 29 */
408 uint8_t intermix:1; /* FC Word 0, bit 30 */
409 uint8_t classValid:1; /* FC Word 0, bit 31 */
410
411#endif
412
413 uint8_t word0Reserved2; /* FC Word 0, bit 16:23 */
414
415#ifdef __BIG_ENDIAN_BITFIELD
416 uint8_t iCtlXidReAssgn:2; /* FC Word 0, Bit 14:15 */
417 uint8_t iCtlInitialPa:2; /* FC Word 0, bit 12:13 */
418 uint8_t iCtlAck0capable:1; /* FC Word 0, bit 11 */
419 uint8_t iCtlAckNcapable:1; /* FC Word 0, bit 10 */
420 uint8_t word0Reserved3:2; /* FC Word 0, bit 8: 9 */
421#else /* __LITTLE_ENDIAN_BITFIELD */
422 uint8_t word0Reserved3:2; /* FC Word 0, bit 8: 9 */
423 uint8_t iCtlAckNcapable:1; /* FC Word 0, bit 10 */
424 uint8_t iCtlAck0capable:1; /* FC Word 0, bit 11 */
425 uint8_t iCtlInitialPa:2; /* FC Word 0, bit 12:13 */
426 uint8_t iCtlXidReAssgn:2; /* FC Word 0, Bit 14:15 */
427#endif
428
429 uint8_t word0Reserved4; /* FC Word 0, bit 0: 7 */
430
431#ifdef __BIG_ENDIAN_BITFIELD
432 uint8_t rCtlAck0capable:1; /* FC Word 1, bit 31 */
433 uint8_t rCtlAckNcapable:1; /* FC Word 1, bit 30 */
434 uint8_t rCtlXidInterlck:1; /* FC Word 1, bit 29 */
435 uint8_t rCtlErrorPolicy:2; /* FC Word 1, bit 27:28 */
436 uint8_t word1Reserved1:1; /* FC Word 1, bit 26 */
437 uint8_t rCtlCatPerSeq:2; /* FC Word 1, bit 24:25 */
438#else /* __LITTLE_ENDIAN_BITFIELD */
439 uint8_t rCtlCatPerSeq:2; /* FC Word 1, bit 24:25 */
440 uint8_t word1Reserved1:1; /* FC Word 1, bit 26 */
441 uint8_t rCtlErrorPolicy:2; /* FC Word 1, bit 27:28 */
442 uint8_t rCtlXidInterlck:1; /* FC Word 1, bit 29 */
443 uint8_t rCtlAckNcapable:1; /* FC Word 1, bit 30 */
444 uint8_t rCtlAck0capable:1; /* FC Word 1, bit 31 */
445#endif
446
447 uint8_t word1Reserved2; /* FC Word 1, bit 16:23 */
448 uint8_t rcvDataSizeMsb; /* FC Word 1, bit 8:15 */
449 uint8_t rcvDataSizeLsb; /* FC Word 1, bit 0: 7 */
450
451 uint8_t concurrentSeqMsb; /* FC Word 2, bit 24:31 */
452 uint8_t concurrentSeqLsb; /* FC Word 2, bit 16:23 */
453 uint8_t EeCreditSeqMsb; /* FC Word 2, bit 8:15 */
454 uint8_t EeCreditSeqLsb; /* FC Word 2, bit 0: 7 */
455
456 uint8_t openSeqPerXchgMsb; /* FC Word 3, bit 24:31 */
457 uint8_t openSeqPerXchgLsb; /* FC Word 3, bit 16:23 */
458 uint8_t word3Reserved1; /* Fc Word 3, bit 8:15 */
459 uint8_t word3Reserved2; /* Fc Word 3, bit 0: 7 */
460};
461
462struct serv_parm { /* Structure is in Big Endian format */
463 struct csp cmn;
464 struct lpfc_name portName;
465 struct lpfc_name nodeName;
466 struct class_parms cls1;
467 struct class_parms cls2;
468 struct class_parms cls3;
469 struct class_parms cls4;
470 uint8_t vendorVersion[16];
471};
472
da0436e9
JS		 473/*
474 * Virtual Fabric Tagging Header
475 */
476struct fc_vft_header {
477 uint32_t word0;
478#define fc_vft_hdr_r_ctl_SHIFT 24
479#define fc_vft_hdr_r_ctl_MASK 0xFF
480#define fc_vft_hdr_r_ctl_WORD word0
481#define fc_vft_hdr_ver_SHIFT 22
482#define fc_vft_hdr_ver_MASK 0x3
483#define fc_vft_hdr_ver_WORD word0
484#define fc_vft_hdr_type_SHIFT 18
485#define fc_vft_hdr_type_MASK 0xF
486#define fc_vft_hdr_type_WORD word0
487#define fc_vft_hdr_e_SHIFT 16
488#define fc_vft_hdr_e_MASK 0x1
489#define fc_vft_hdr_e_WORD word0
490#define fc_vft_hdr_priority_SHIFT 13
491#define fc_vft_hdr_priority_MASK 0x7
492#define fc_vft_hdr_priority_WORD word0
493#define fc_vft_hdr_vf_id_SHIFT 1
494#define fc_vft_hdr_vf_id_MASK 0xFFF
495#define fc_vft_hdr_vf_id_WORD word0
496 uint32_t word1;
497#define fc_vft_hdr_hopct_SHIFT 24
498#define fc_vft_hdr_hopct_MASK 0xFF
499#define fc_vft_hdr_hopct_WORD word1
500};
501
dea3101e
JB		 502/*
503 * Extended Link Service LS_COMMAND codes (Payload Word 0)
504 */
505#ifdef __BIG_ENDIAN_BITFIELD
506#define ELS_CMD_MASK 0xffff0000
507#define ELS_RSP_MASK 0xff000000
508#define ELS_CMD_LS_RJT 0x01000000
509#define ELS_CMD_ACC 0x02000000
510#define ELS_CMD_PLOGI 0x03000000
511#define ELS_CMD_FLOGI 0x04000000
512#define ELS_CMD_LOGO 0x05000000
513#define ELS_CMD_ABTX 0x06000000
514#define ELS_CMD_RCS 0x07000000
515#define ELS_CMD_RES 0x08000000
516#define ELS_CMD_RSS 0x09000000
517#define ELS_CMD_RSI 0x0A000000
518#define ELS_CMD_ESTS 0x0B000000
519#define ELS_CMD_ESTC 0x0C000000
520#define ELS_CMD_ADVC 0x0D000000
521#define ELS_CMD_RTV 0x0E000000
522#define ELS_CMD_RLS 0x0F000000
523#define ELS_CMD_ECHO 0x10000000
524#define ELS_CMD_TEST 0x11000000
525#define ELS_CMD_RRQ 0x12000000
526#define ELS_CMD_PRLI 0x20100014
527#define ELS_CMD_PRLO 0x21100014
82d9a2a2 528#define ELS_CMD_PRLO_ACC 0x02100014
dea3101e
JB		 529#define ELS_CMD_PDISC 0x50000000
530#define ELS_CMD_FDISC 0x51000000
531#define ELS_CMD_ADISC 0x52000000
532#define ELS_CMD_FARP 0x54000000
533#define ELS_CMD_FARPR 0x55000000
7bb3b137
JW		 534#define ELS_CMD_RPS 0x56000000
535#define ELS_CMD_RPL 0x57000000
dea3101e
JB		 536#define ELS_CMD_FAN 0x60000000
537#define ELS_CMD_RSCN 0x61040000
538#define ELS_CMD_SCR 0x62000000
539#define ELS_CMD_RNID 0x78000000
7bb3b137 540#define ELS_CMD_LIRR 0x7A000000
dea3101e
JB		 541#else /* __LITTLE_ENDIAN_BITFIELD */
542#define ELS_CMD_MASK 0xffff
543#define ELS_RSP_MASK 0xff
544#define ELS_CMD_LS_RJT 0x01
545#define ELS_CMD_ACC 0x02
546#define ELS_CMD_PLOGI 0x03
547#define ELS_CMD_FLOGI 0x04
548#define ELS_CMD_LOGO 0x05
549#define ELS_CMD_ABTX 0x06
550#define ELS_CMD_RCS 0x07
551#define ELS_CMD_RES 0x08
552#define ELS_CMD_RSS 0x09
553#define ELS_CMD_RSI 0x0A
554#define ELS_CMD_ESTS 0x0B
555#define ELS_CMD_ESTC 0x0C
556#define ELS_CMD_ADVC 0x0D
557#define ELS_CMD_RTV 0x0E
558#define ELS_CMD_RLS 0x0F
559#define ELS_CMD_ECHO 0x10
560#define ELS_CMD_TEST 0x11
561#define ELS_CMD_RRQ 0x12
562#define ELS_CMD_PRLI 0x14001020
563#define ELS_CMD_PRLO 0x14001021
82d9a2a2 564#define ELS_CMD_PRLO_ACC 0x14001002
dea3101e
JB		 565#define ELS_CMD_PDISC 0x50
566#define ELS_CMD_FDISC 0x51
567#define ELS_CMD_ADISC 0x52
568#define ELS_CMD_FARP 0x54
569#define ELS_CMD_FARPR 0x55
7bb3b137
JW		 570#define ELS_CMD_RPS 0x56
571#define ELS_CMD_RPL 0x57
dea3101e
JB		 572#define ELS_CMD_FAN 0x60
573#define ELS_CMD_RSCN 0x0461
574#define ELS_CMD_SCR 0x62
575#define ELS_CMD_RNID 0x78
7bb3b137 576#define ELS_CMD_LIRR 0x7A
dea3101e
JB		 577#endif
578
579/*
580 * LS_RJT Payload Definition
581 */
582
583struct ls_rjt { /* Structure is in Big Endian format */
584 union {
585 uint32_t lsRjtError;
586 struct {
587 uint8_t lsRjtRsvd0; /* FC Word 0, bit 24:31 */
588
589 uint8_t lsRjtRsnCode; /* FC Word 0, bit 16:23 */
590 /* LS_RJT reason codes */
591#define LSRJT_INVALID_CMD 0x01
592#define LSRJT_LOGICAL_ERR 0x03
593#define LSRJT_LOGICAL_BSY 0x05
594#define LSRJT_PROTOCOL_ERR 0x07
595#define LSRJT_UNABLE_TPC 0x09 /* Unable to perform command */
596#define LSRJT_CMD_UNSUPPORTED 0x0B
597#define LSRJT_VENDOR_UNIQUE 0xFF /* See Byte 3 */
598
599 uint8_t lsRjtRsnCodeExp; /* FC Word 0, bit 8:15 */
600 /* LS_RJT reason explanation */
601#define LSEXP_NOTHING_MORE 0x00
602#define LSEXP_SPARM_OPTIONS 0x01
603#define LSEXP_SPARM_ICTL 0x03
604#define LSEXP_SPARM_RCTL 0x05
605#define LSEXP_SPARM_RCV_SIZE 0x07
606#define LSEXP_SPARM_CONCUR_SEQ 0x09
607#define LSEXP_SPARM_CREDIT 0x0B
608#define LSEXP_INVALID_PNAME 0x0D
609#define LSEXP_INVALID_NNAME 0x0E
610#define LSEXP_INVALID_CSP 0x0F
611#define LSEXP_INVALID_ASSOC_HDR 0x11
612#define LSEXP_ASSOC_HDR_REQ 0x13
613#define LSEXP_INVALID_O_SID 0x15
614#define LSEXP_INVALID_OX_RX 0x17
615#define LSEXP_CMD_IN_PROGRESS 0x19
7f5f3d0d 616#define LSEXP_PORT_LOGIN_REQ 0x1E
dea3101e
JB		 617#define LSEXP_INVALID_NPORT_ID 0x1F
618#define LSEXP_INVALID_SEQ_ID 0x21
619#define LSEXP_INVALID_XCHG 0x23
620#define LSEXP_INACTIVE_XCHG 0x25
621#define LSEXP_RQ_REQUIRED 0x27
622#define LSEXP_OUT_OF_RESOURCE 0x29
623#define LSEXP_CANT_GIVE_DATA 0x2A
624#define LSEXP_REQ_UNSUPPORTED 0x2C
625 uint8_t vendorUnique; /* FC Word 0, bit 0: 7 */
626 } b;
627 } un;
628};
629
630/*
631 * N_Port Login (FLOGO/PLOGO Request) Payload Definition
632 */
633
634typedef struct _LOGO { /* Structure is in Big Endian format */
635 union {
636 uint32_t nPortId32; /* Access nPortId as a word */
637 struct {
638 uint8_t word1Reserved1; /* FC Word 1, bit 31:24 */
639 uint8_t nPortIdByte0; /* N_port ID bit 16:23 */
640 uint8_t nPortIdByte1; /* N_port ID bit 8:15 */
641 uint8_t nPortIdByte2; /* N_port ID bit 0: 7 */
642 } b;
643 } un;
644 struct lpfc_name portName; /* N_port name field */
645} LOGO;
646
647/*
648 * FCP Login (PRLI Request / ACC) Payload Definition
649 */
650
651#define PRLX_PAGE_LEN 0x10
652#define TPRLO_PAGE_LEN 0x14
653
654typedef struct _PRLI { /* Structure is in Big Endian format */
655 uint8_t prliType; /* FC Parm Word 0, bit 24:31 */
656
657#define PRLI_FCP_TYPE 0x08
658 uint8_t word0Reserved1; /* FC Parm Word 0, bit 16:23 */
659
660#ifdef __BIG_ENDIAN_BITFIELD
661 uint8_t origProcAssocV:1; /* FC Parm Word 0, bit 15 */
662 uint8_t respProcAssocV:1; /* FC Parm Word 0, bit 14 */
663 uint8_t estabImagePair:1; /* FC Parm Word 0, bit 13 */
664
665 /* ACC = imagePairEstablished */
666 uint8_t word0Reserved2:1; /* FC Parm Word 0, bit 12 */
667 uint8_t acceptRspCode:4; /* FC Parm Word 0, bit 8:11, ACC ONLY */
668#else /* __LITTLE_ENDIAN_BITFIELD */
669 uint8_t acceptRspCode:4; /* FC Parm Word 0, bit 8:11, ACC ONLY */
670 uint8_t word0Reserved2:1; /* FC Parm Word 0, bit 12 */
671 uint8_t estabImagePair:1; /* FC Parm Word 0, bit 13 */
672 uint8_t respProcAssocV:1; /* FC Parm Word 0, bit 14 */
673 uint8_t origProcAssocV:1; /* FC Parm Word 0, bit 15 */
674 /* ACC = imagePairEstablished */
675#endif
676
677#define PRLI_REQ_EXECUTED 0x1 /* acceptRspCode */
678#define PRLI_NO_RESOURCES 0x2
679#define PRLI_INIT_INCOMPLETE 0x3
680#define PRLI_NO_SUCH_PA 0x4
681#define PRLI_PREDEF_CONFIG 0x5
682#define PRLI_PARTIAL_SUCCESS 0x6
683#define PRLI_INVALID_PAGE_CNT 0x7
684 uint8_t word0Reserved3; /* FC Parm Word 0, bit 0:7 */
685
686 uint32_t origProcAssoc; /* FC Parm Word 1, bit 0:31 */
687
688 uint32_t respProcAssoc; /* FC Parm Word 2, bit 0:31 */
689
690 uint8_t word3Reserved1; /* FC Parm Word 3, bit 24:31 */
691 uint8_t word3Reserved2; /* FC Parm Word 3, bit 16:23 */
692
693#ifdef __BIG_ENDIAN_BITFIELD
694 uint16_t Word3bit15Resved:1; /* FC Parm Word 3, bit 15 */
695 uint16_t Word3bit14Resved:1; /* FC Parm Word 3, bit 14 */
696 uint16_t Word3bit13Resved:1; /* FC Parm Word 3, bit 13 */
697 uint16_t Word3bit12Resved:1; /* FC Parm Word 3, bit 12 */
698 uint16_t Word3bit11Resved:1; /* FC Parm Word 3, bit 11 */
699 uint16_t Word3bit10Resved:1; /* FC Parm Word 3, bit 10 */
700 uint16_t TaskRetryIdReq:1; /* FC Parm Word 3, bit 9 */
701 uint16_t Retry:1; /* FC Parm Word 3, bit 8 */
702 uint16_t ConfmComplAllowed:1; /* FC Parm Word 3, bit 7 */
703 uint16_t dataOverLay:1; /* FC Parm Word 3, bit 6 */
704 uint16_t initiatorFunc:1; /* FC Parm Word 3, bit 5 */
705 uint16_t targetFunc:1; /* FC Parm Word 3, bit 4 */
706 uint16_t cmdDataMixEna:1; /* FC Parm Word 3, bit 3 */
707 uint16_t dataRspMixEna:1; /* FC Parm Word 3, bit 2 */
708 uint16_t readXferRdyDis:1; /* FC Parm Word 3, bit 1 */
709 uint16_t writeXferRdyDis:1; /* FC Parm Word 3, bit 0 */
710#else /* __LITTLE_ENDIAN_BITFIELD */
711 uint16_t Retry:1; /* FC Parm Word 3, bit 8 */
712 uint16_t TaskRetryIdReq:1; /* FC Parm Word 3, bit 9 */
713 uint16_t Word3bit10Resved:1; /* FC Parm Word 3, bit 10 */
714 uint16_t Word3bit11Resved:1; /* FC Parm Word 3, bit 11 */
715 uint16_t Word3bit12Resved:1; /* FC Parm Word 3, bit 12 */
716 uint16_t Word3bit13Resved:1; /* FC Parm Word 3, bit 13 */
717 uint16_t Word3bit14Resved:1; /* FC Parm Word 3, bit 14 */
718 uint16_t Word3bit15Resved:1; /* FC Parm Word 3, bit 15 */
719 uint16_t writeXferRdyDis:1; /* FC Parm Word 3, bit 0 */
720 uint16_t readXferRdyDis:1; /* FC Parm Word 3, bit 1 */
721 uint16_t dataRspMixEna:1; /* FC Parm Word 3, bit 2 */
722 uint16_t cmdDataMixEna:1; /* FC Parm Word 3, bit 3 */
723 uint16_t targetFunc:1; /* FC Parm Word 3, bit 4 */
724 uint16_t initiatorFunc:1; /* FC Parm Word 3, bit 5 */
725 uint16_t dataOverLay:1; /* FC Parm Word 3, bit 6 */
726 uint16_t ConfmComplAllowed:1; /* FC Parm Word 3, bit 7 */
727#endif
728} PRLI;
729
730/*
731 * FCP Logout (PRLO Request / ACC) Payload Definition
732 */
733
734typedef struct _PRLO { /* Structure is in Big Endian format */
735 uint8_t prloType; /* FC Parm Word 0, bit 24:31 */
736
737#define PRLO_FCP_TYPE 0x08
738 uint8_t word0Reserved1; /* FC Parm Word 0, bit 16:23 */
739
740#ifdef __BIG_ENDIAN_BITFIELD
741 uint8_t origProcAssocV:1; /* FC Parm Word 0, bit 15 */
742 uint8_t respProcAssocV:1; /* FC Parm Word 0, bit 14 */
743 uint8_t word0Reserved2:2; /* FC Parm Word 0, bit 12:13 */
744 uint8_t acceptRspCode:4; /* FC Parm Word 0, bit 8:11, ACC ONLY */
745#else /* __LITTLE_ENDIAN_BITFIELD */
746 uint8_t acceptRspCode:4; /* FC Parm Word 0, bit 8:11, ACC ONLY */
747 uint8_t word0Reserved2:2; /* FC Parm Word 0, bit 12:13 */
748 uint8_t respProcAssocV:1; /* FC Parm Word 0, bit 14 */
749 uint8_t origProcAssocV:1; /* FC Parm Word 0, bit 15 */
750#endif
751
752#define PRLO_REQ_EXECUTED 0x1 /* acceptRspCode */
753#define PRLO_NO_SUCH_IMAGE 0x4
754#define PRLO_INVALID_PAGE_CNT 0x7
755
756 uint8_t word0Reserved3; /* FC Parm Word 0, bit 0:7 */
757
758 uint32_t origProcAssoc; /* FC Parm Word 1, bit 0:31 */
759
760 uint32_t respProcAssoc; /* FC Parm Word 2, bit 0:31 */
761
762 uint32_t word3Reserved1; /* FC Parm Word 3, bit 0:31 */
763} PRLO;
764
765typedef struct _ADISC { /* Structure is in Big Endian format */
766 uint32_t hardAL_PA;
767 struct lpfc_name portName;
768 struct lpfc_name nodeName;
769 uint32_t DID;
770} ADISC;
771
772typedef struct _FARP { /* Structure is in Big Endian format */
773 uint32_t Mflags:8;
774 uint32_t Odid:24;
775#define FARP_NO_ACTION 0 /* FARP information enclosed, no
776 action */
777#define FARP_MATCH_PORT 0x1 /* Match on Responder Port Name */
778#define FARP_MATCH_NODE 0x2 /* Match on Responder Node Name */
779#define FARP_MATCH_IP 0x4 /* Match on IP address, not supported */
780#define FARP_MATCH_IPV4 0x5 /* Match on IPV4 address, not
781 supported */
782#define FARP_MATCH_IPV6 0x6 /* Match on IPV6 address, not
783 supported */
784 uint32_t Rflags:8;
785 uint32_t Rdid:24;
786#define FARP_REQUEST_PLOGI 0x1 /* Request for PLOGI */
787#define FARP_REQUEST_FARPR 0x2 /* Request for FARP Response */
788 struct lpfc_name OportName;
789 struct lpfc_name OnodeName;
790 struct lpfc_name RportName;
791 struct lpfc_name RnodeName;
792 uint8_t Oipaddr[16];
793 uint8_t Ripaddr[16];
794} FARP;
795
796typedef struct _FAN { /* Structure is in Big Endian format */
797 uint32_t Fdid;
798 struct lpfc_name FportName;
799 struct lpfc_name FnodeName;
800} FAN;
801
802typedef struct _SCR { /* Structure is in Big Endian format */
803 uint8_t resvd1;
804 uint8_t resvd2;
805 uint8_t resvd3;
806 uint8_t Function;
807#define SCR_FUNC_FABRIC 0x01
808#define SCR_FUNC_NPORT 0x02
809#define SCR_FUNC_FULL 0x03
810#define SCR_CLEAR 0xff
811} SCR;
812
813typedef struct _RNID_TOP_DISC {
814 struct lpfc_name portName;
815 uint8_t resvd[8];
816 uint32_t unitType;
817#define RNID_HBA 0x7
818#define RNID_HOST 0xa
819#define RNID_DRIVER 0xd
820 uint32_t physPort;
821 uint32_t attachedNodes;
822 uint16_t ipVersion;
823#define RNID_IPV4 0x1
824#define RNID_IPV6 0x2
825 uint16_t UDPport;
826 uint8_t ipAddr[16];
827 uint16_t resvd1;
828 uint16_t flags;
829#define RNID_TD_SUPPORT 0x1
830#define RNID_LP_VALID 0x2
831} RNID_TOP_DISC;
832
833typedef struct _RNID { /* Structure is in Big Endian format */
834 uint8_t Format;
835#define RNID_TOPOLOGY_DISC 0xdf
836 uint8_t CommonLen;
837 uint8_t resvd1;
838 uint8_t SpecificLen;
839 struct lpfc_name portName;
840 struct lpfc_name nodeName;
841 union {
842 RNID_TOP_DISC topologyDisc; /* topology disc (0xdf) */
843 } un;
844} RNID;
845
311464ec 846typedef struct _RPS { /* Structure is in Big Endian format */
7bb3b137
JW		 847 union {
848 uint32_t portNum;
849 struct lpfc_name portName;
850 } un;
851} RPS;
852
853typedef struct _RPS_RSP { /* Structure is in Big Endian format */
854 uint16_t rsvd1;
855 uint16_t portStatus;
856 uint32_t linkFailureCnt;
857 uint32_t lossSyncCnt;
858 uint32_t lossSignalCnt;
859 uint32_t primSeqErrCnt;
860 uint32_t invalidXmitWord;
861 uint32_t crcCnt;
862} RPS_RSP;
863
311464ec 864typedef struct _RPL { /* Structure is in Big Endian format */
7bb3b137
JW		 865 uint32_t maxsize;
866 uint32_t index;
867} RPL;
868
869typedef struct _PORT_NUM_BLK {
870 uint32_t portNum;
871 uint32_t portID;
872 struct lpfc_name portName;
873} PORT_NUM_BLK;
874
311464ec 875typedef struct _RPL_RSP { /* Structure is in Big Endian format */
7bb3b137
JW		 876 uint32_t listLen;
877 uint32_t index;
878 PORT_NUM_BLK port_num_blk;
879} RPL_RSP;
dea3101e
JB		 880
881/* This is used for RSCN command */
882typedef struct _D_ID { /* Structure is in Big Endian format */
883 union {
884 uint32_t word;
885 struct {
886#ifdef __BIG_ENDIAN_BITFIELD
887 uint8_t resv;
888 uint8_t domain;
889 uint8_t area;
890 uint8_t id;
891#else /* __LITTLE_ENDIAN_BITFIELD */
892 uint8_t id;
893 uint8_t area;
894 uint8_t domain;
895 uint8_t resv;
896#endif
897 } b;
898 } un;
899} D_ID;
900
eaf15d5b
JS		 901#define RSCN_ADDRESS_FORMAT_PORT 0x0
902#define RSCN_ADDRESS_FORMAT_AREA 0x1
903#define RSCN_ADDRESS_FORMAT_DOMAIN 0x2
904#define RSCN_ADDRESS_FORMAT_FABRIC 0x3
905#define RSCN_ADDRESS_FORMAT_MASK 0x3
906
dea3101e
JB		 907/*
908 * Structure to define all ELS Payload types
909 */
910
911typedef struct _ELS_PKT { /* Structure is in Big Endian format */
912 uint8_t elsCode; /* FC Word 0, bit 24:31 */
913 uint8_t elsByte1;
914 uint8_t elsByte2;
915 uint8_t elsByte3;
916 union {
917 struct ls_rjt lsRjt; /* Payload for LS_RJT ELS response */
918 struct serv_parm logi; /* Payload for PLOGI/FLOGI/PDISC/ACC */
919 LOGO logo; /* Payload for PLOGO/FLOGO/ACC */
920 PRLI prli; /* Payload for PRLI/ACC */
921 PRLO prlo; /* Payload for PRLO/ACC */
922 ADISC adisc; /* Payload for ADISC/ACC */
923 FARP farp; /* Payload for FARP/ACC */
924 FAN fan; /* Payload for FAN */
925 SCR scr; /* Payload for SCR/ACC */
dea3101e
JB		 926 RNID rnid; /* Payload for RNID */
927 uint8_t pad[128 - 4]; /* Pad out to payload of 128 bytes */
928 } un;
929} ELS_PKT;
930
931/*
932 * FDMI
933 * HBA MAnagement Operations Command Codes
934 */
935#define SLI_MGMT_GRHL 0x100 /* Get registered HBA list */
936#define SLI_MGMT_GHAT 0x101 /* Get HBA attributes */
937#define SLI_MGMT_GRPL 0x102 /* Get registered Port list */
938#define SLI_MGMT_GPAT 0x110 /* Get Port attributes */
939#define SLI_MGMT_RHBA 0x200 /* Register HBA */
940#define SLI_MGMT_RHAT 0x201 /* Register HBA atttributes */
941#define SLI_MGMT_RPRT 0x210 /* Register Port */
942#define SLI_MGMT_RPA 0x211 /* Register Port attributes */
943#define SLI_MGMT_DHBA 0x300 /* De-register HBA */
944#define SLI_MGMT_DPRT 0x310 /* De-register Port */
945
946/*
947 * Management Service Subtypes
948 */
949#define SLI_CT_FDMI_Subtypes 0x10
950
951/*
952 * HBA Management Service Reject Code
953 */
954#define REJECT_CODE 0x9 /* Unable to perform command request */
955
956/*
957 * HBA Management Service Reject Reason Code
958 * Please refer to the Reason Codes above
959 */
960
961/*
962 * HBA Attribute Types
963 */
964#define NODE_NAME 0x1
965#define MANUFACTURER 0x2
966#define SERIAL_NUMBER 0x3
967#define MODEL 0x4
968#define MODEL_DESCRIPTION 0x5
969#define HARDWARE_VERSION 0x6
970#define DRIVER_VERSION 0x7
971#define OPTION_ROM_VERSION 0x8
972#define FIRMWARE_VERSION 0x9
973#define OS_NAME_VERSION 0xa
974#define MAX_CT_PAYLOAD_LEN 0xb
975
976/*
977 * Port Attrubute Types
978 */
979#define SUPPORTED_FC4_TYPES 0x1
980#define SUPPORTED_SPEED 0x2
981#define PORT_SPEED 0x3
982#define MAX_FRAME_SIZE 0x4
983#define OS_DEVICE_NAME 0x5
984#define HOST_NAME 0x6
985
986union AttributesDef {
987 /* Structure is in Big Endian format */
988 struct {
989 uint32_t AttrType:16;
990 uint32_t AttrLen:16;
991 } bits;
992 uint32_t word;
993};
994
995
996/*
997 * HBA Attribute Entry (8 - 260 bytes)
998 */
999typedef struct {
1000 union AttributesDef ad;
1001 union {
1002 uint32_t VendorSpecific;
1003 uint8_t Manufacturer[64];
1004 uint8_t SerialNumber[64];
1005 uint8_t Model[256];
1006 uint8_t ModelDescription[256];
1007 uint8_t HardwareVersion[256];
1008 uint8_t DriverVersion[256];
1009 uint8_t OptionROMVersion[256];
1010 uint8_t FirmwareVersion[256];
1011 struct lpfc_name NodeName;
1012 uint8_t SupportFC4Types[32];
1013 uint32_t SupportSpeed;
1014 uint32_t PortSpeed;
1015 uint32_t MaxFrameSize;
1016 uint8_t OsDeviceName[256];
1017 uint8_t OsNameVersion[256];
1018 uint32_t MaxCTPayloadLen;
1019 uint8_t HostName[256];
1020 } un;
1021} ATTRIBUTE_ENTRY;
1022
1023/*
1024 * HBA Attribute Block
1025 */
1026typedef struct {
1027 uint32_t EntryCnt; /* Number of HBA attribute entries */
1028 ATTRIBUTE_ENTRY Entry; /* Variable-length array */
1029} ATTRIBUTE_BLOCK;
1030
1031/*
1032 * Port Entry
1033 */
1034typedef struct {
1035 struct lpfc_name PortName;
1036} PORT_ENTRY;
1037
1038/*
1039 * HBA Identifier
1040 */
1041typedef struct {
1042 struct lpfc_name PortName;
1043} HBA_IDENTIFIER;
1044
1045/*
1046 * Registered Port List Format
1047 */
1048typedef struct {
1049 uint32_t EntryCnt;
1050 PORT_ENTRY pe; /* Variable-length array */
1051} REG_PORT_LIST;
1052
1053/*
1054 * Register HBA(RHBA)
1055 */
1056typedef struct {
1057 HBA_IDENTIFIER hi;
1058 REG_PORT_LIST rpl; /* variable-length array */
1059/* ATTRIBUTE_BLOCK ab; */
1060} REG_HBA;
1061
1062/*
1063 * Register HBA Attributes (RHAT)
1064 */
1065typedef struct {
1066 struct lpfc_name HBA_PortName;
1067 ATTRIBUTE_BLOCK ab;
1068} REG_HBA_ATTRIBUTE;
1069
1070/*
1071 * Register Port Attributes (RPA)
1072 */
1073typedef struct {
1074 struct lpfc_name PortName;
1075 ATTRIBUTE_BLOCK ab;
1076} REG_PORT_ATTRIBUTE;
1077
1078/*
1079 * Get Registered HBA List (GRHL) Accept Payload Format
1080 */
1081typedef struct {
1082 uint32_t HBA__Entry_Cnt; /* Number of Registered HBA Identifiers */
1083 struct lpfc_name HBA_PortName; /* Variable-length array */
1084} GRHL_ACC_PAYLOAD;
1085
1086/*
1087 * Get Registered Port List (GRPL) Accept Payload Format
1088 */
1089typedef struct {
1090 uint32_t RPL_Entry_Cnt; /* Number of Registered Port Entries */
1091 PORT_ENTRY Reg_Port_Entry[1]; /* Variable-length array */
1092} GRPL_ACC_PAYLOAD;
1093
1094/*
1095 * Get Port Attributes (GPAT) Accept Payload Format
1096 */
1097
1098typedef struct {
1099 ATTRIBUTE_BLOCK pab;
1100} GPAT_ACC_PAYLOAD;
1101
1102
1103/*
1104 * Begin HBA configuration parameters.
1105 * The PCI configuration register BAR assignments are:
1106 * BAR0, offset 0x10 - SLIM base memory address
1107 * BAR1, offset 0x14 - SLIM base memory high address
1108 * BAR2, offset 0x18 - REGISTER base memory address
1109 * BAR3, offset 0x1c - REGISTER base memory high address
1110 * BAR4, offset 0x20 - BIU I/O registers
1111 * BAR5, offset 0x24 - REGISTER base io high address
1112 */
1113
1114/* Number of rings currently used and available. */
1115#define MAX_CONFIGURED_RINGS 3
1116#define MAX_RINGS 4
1117
1118/* IOCB / Mailbox is owned by FireFly */
1119#define OWN_CHIP 1
1120
1121/* IOCB / Mailbox is owned by Host */
1122#define OWN_HOST 0
1123
1124/* Number of 4-byte words in an IOCB. */
1125#define IOCB_WORD_SZ 8
1126
1127/* defines for type field in fc header */
1128#define FC_ELS_DATA 0x1
1129#define FC_LLC_SNAP 0x5
1130#define FC_FCP_DATA 0x8
1131#define FC_COMMON_TRANSPORT_ULP 0x20
1132
1133/* defines for rctl field in fc header */
1134#define FC_DEV_DATA 0x0
1135#define FC_UNSOL_CTL 0x2
1136#define FC_SOL_CTL 0x3
1137#define FC_UNSOL_DATA 0x4
1138#define FC_FCP_CMND 0x6
1139#define FC_ELS_REQ 0x22
1140#define FC_ELS_RSP 0x23
1141
1142/* network headers for Dfctl field */
1143#define FC_NET_HDR 0x20
1144
1145/* Start FireFly Register definitions */
1146#define PCI_VENDOR_ID_EMULEX 0x10df
1147#define PCI_DEVICE_ID_FIREFLY 0x1ae5
84774a4d
JS		 1148#define PCI_DEVICE_ID_PROTEUS_VF 0xe100
1149#define PCI_DEVICE_ID_PROTEUS_PF 0xe180
b87eab38
JS		 1150#define PCI_DEVICE_ID_SAT_SMB 0xf011
1151#define PCI_DEVICE_ID_SAT_MID 0xf015
dea3101e
JB		 1152#define PCI_DEVICE_ID_RFLY 0xf095
1153#define PCI_DEVICE_ID_PFLY 0xf098
e4adb204 1154#define PCI_DEVICE_ID_LP101 0xf0a1
dea3101e 1155#define PCI_DEVICE_ID_TFLY 0xf0a5
e4adb204
JSEC		 1156#define PCI_DEVICE_ID_BSMB 0xf0d1
1157#define PCI_DEVICE_ID_BMID 0xf0d5
1158#define PCI_DEVICE_ID_ZSMB 0xf0e1
1159#define PCI_DEVICE_ID_ZMID 0xf0e5
1160#define PCI_DEVICE_ID_NEPTUNE 0xf0f5
1161#define PCI_DEVICE_ID_NEPTUNE_SCSP 0xf0f6
1162#define PCI_DEVICE_ID_NEPTUNE_DCSP 0xf0f7
b87eab38
JS		 1163#define PCI_DEVICE_ID_SAT 0xf100
1164#define PCI_DEVICE_ID_SAT_SCSP 0xf111
1165#define PCI_DEVICE_ID_SAT_DCSP 0xf112
e4adb204
JSEC		 1166#define PCI_DEVICE_ID_SUPERFLY 0xf700
1167#define PCI_DEVICE_ID_DRAGONFLY 0xf800
dea3101e
JB		 1168#define PCI_DEVICE_ID_CENTAUR 0xf900
1169#define PCI_DEVICE_ID_PEGASUS 0xf980
1170#define PCI_DEVICE_ID_THOR 0xfa00
1171#define PCI_DEVICE_ID_VIPER 0xfb00
e4adb204
JSEC		 1172#define PCI_DEVICE_ID_LP10000S 0xfc00
1173#define PCI_DEVICE_ID_LP11000S 0xfc10
1174#define PCI_DEVICE_ID_LPE11000S 0xfc20
b87eab38 1175#define PCI_DEVICE_ID_SAT_S 0xfc40
84774a4d 1176#define PCI_DEVICE_ID_PROTEUS_S 0xfc50
dea3101e 1177#define PCI_DEVICE_ID_HELIOS 0xfd00
e4adb204
JSEC		 1178#define PCI_DEVICE_ID_HELIOS_SCSP 0xfd11
1179#define PCI_DEVICE_ID_HELIOS_DCSP 0xfd12
dea3101e 1180#define PCI_DEVICE_ID_ZEPHYR 0xfe00
84774a4d 1181#define PCI_DEVICE_ID_HORNET 0xfe05
e4adb204
JSEC		 1182#define PCI_DEVICE_ID_ZEPHYR_SCSP 0xfe11
1183#define PCI_DEVICE_ID_ZEPHYR_DCSP 0xfe12
da0436e9
JS		 1184#define PCI_VENDOR_ID_SERVERENGINE 0x19a2
1185#define PCI_DEVICE_ID_TIGERSHARK 0x0704
dea3101e
JB		 1186
1187#define JEDEC_ID_ADDRESS 0x0080001c
1188#define FIREFLY_JEDEC_ID 0x1ACC
1189#define SUPERFLY_JEDEC_ID 0x0020
1190#define DRAGONFLY_JEDEC_ID 0x0021
1191#define DRAGONFLY_V2_JEDEC_ID 0x0025
1192#define CENTAUR_2G_JEDEC_ID 0x0026
1193#define CENTAUR_1G_JEDEC_ID 0x0028
1194#define PEGASUS_ORION_JEDEC_ID 0x0036
1195#define PEGASUS_JEDEC_ID 0x0038
1196#define THOR_JEDEC_ID 0x0012
1197#define HELIOS_JEDEC_ID 0x0364
1198#define ZEPHYR_JEDEC_ID 0x0577
1199#define VIPER_JEDEC_ID 0x4838
b87eab38 1200#define SATURN_JEDEC_ID 0x1004
84774a4d 1201#define HORNET_JDEC_ID 0x2057706D
dea3101e
JB		 1202
1203#define JEDEC_ID_MASK 0x0FFFF000
1204#define JEDEC_ID_SHIFT 12
1205#define FC_JEDEC_ID(id) ((id & JEDEC_ID_MASK) >> JEDEC_ID_SHIFT)
1206
1207typedef struct { /* FireFly BIU registers */
1208 uint32_t hostAtt; /* See definitions for Host Attention
1209 register */
1210 uint32_t chipAtt; /* See definitions for Chip Attention
1211 register */
1212 uint32_t hostStatus; /* See definitions for Host Status register */
1213 uint32_t hostControl; /* See definitions for Host Control register */
1214 uint32_t buiConfig; /* See definitions for BIU configuration
1215 register */
1216} FF_REGS;
1217
1218/* IO Register size in bytes */
1219#define FF_REG_AREA_SIZE 256
1220
1221/* Host Attention Register */
1222
1223#define HA_REG_OFFSET 0 /* Byte offset from register base address */
1224
1225#define HA_R0RE_REQ 0x00000001 /* Bit 0 */
1226#define HA_R0CE_RSP 0x00000002 /* Bit 1 */
1227#define HA_R0ATT 0x00000008 /* Bit 3 */
1228#define HA_R1RE_REQ 0x00000010 /* Bit 4 */
1229#define HA_R1CE_RSP 0x00000020 /* Bit 5 */
1230#define HA_R1ATT 0x00000080 /* Bit 7 */
1231#define HA_R2RE_REQ 0x00000100 /* Bit 8 */
1232#define HA_R2CE_RSP 0x00000200 /* Bit 9 */
1233#define HA_R2ATT 0x00000800 /* Bit 11 */
1234#define HA_R3RE_REQ 0x00001000 /* Bit 12 */
1235#define HA_R3CE_RSP 0x00002000 /* Bit 13 */
1236#define HA_R3ATT 0x00008000 /* Bit 15 */
1237#define HA_LATT 0x20000000 /* Bit 29 */
1238#define HA_MBATT 0x40000000 /* Bit 30 */
1239#define HA_ERATT 0x80000000 /* Bit 31 */
1240
1241#define HA_RXRE_REQ 0x00000001 /* Bit 0 */
1242#define HA_RXCE_RSP 0x00000002 /* Bit 1 */
1243#define HA_RXATT 0x00000008 /* Bit 3 */
1244#define HA_RXMASK 0x0000000f
1245
9399627f
JS		 1246#define HA_R0_CLR_MSK (HA_R0RE_REQ | HA_R0CE_RSP | HA_R0ATT)
1247#define HA_R1_CLR_MSK (HA_R1RE_REQ | HA_R1CE_RSP | HA_R1ATT)
1248#define HA_R2_CLR_MSK (HA_R2RE_REQ | HA_R2CE_RSP | HA_R2ATT)
1249#define HA_R3_CLR_MSK (HA_R3RE_REQ | HA_R3CE_RSP | HA_R3ATT)
1250
1251#define HA_R0_POS 3
1252#define HA_R1_POS 7
1253#define HA_R2_POS 11
1254#define HA_R3_POS 15
1255#define HA_LE_POS 29
1256#define HA_MB_POS 30
1257#define HA_ER_POS 31
dea3101e
JB		 1258/* Chip Attention Register */
1259
1260#define CA_REG_OFFSET 4 /* Byte offset from register base address */
1261
1262#define CA_R0CE_REQ 0x00000001 /* Bit 0 */
1263#define CA_R0RE_RSP 0x00000002 /* Bit 1 */
1264#define CA_R0ATT 0x00000008 /* Bit 3 */
1265#define CA_R1CE_REQ 0x00000010 /* Bit 4 */
1266#define CA_R1RE_RSP 0x00000020 /* Bit 5 */
1267#define CA_R1ATT 0x00000080 /* Bit 7 */
1268#define CA_R2CE_REQ 0x00000100 /* Bit 8 */
1269#define CA_R2RE_RSP 0x00000200 /* Bit 9 */
1270#define CA_R2ATT 0x00000800 /* Bit 11 */
1271#define CA_R3CE_REQ 0x00001000 /* Bit 12 */
1272#define CA_R3RE_RSP 0x00002000 /* Bit 13 */
1273#define CA_R3ATT 0x00008000 /* Bit 15 */
1274#define CA_MBATT 0x40000000 /* Bit 30 */
1275
1276/* Host Status Register */
1277
1278#define HS_REG_OFFSET 8 /* Byte offset from register base address */
1279
1280#define HS_MBRDY 0x00400000 /* Bit 22 */
1281#define HS_FFRDY 0x00800000 /* Bit 23 */
1282#define HS_FFER8 0x01000000 /* Bit 24 */
1283#define HS_FFER7 0x02000000 /* Bit 25 */
1284#define HS_FFER6 0x04000000 /* Bit 26 */
1285#define HS_FFER5 0x08000000 /* Bit 27 */
1286#define HS_FFER4 0x10000000 /* Bit 28 */
1287#define HS_FFER3 0x20000000 /* Bit 29 */
1288#define HS_FFER2 0x40000000 /* Bit 30 */
1289#define HS_FFER1 0x80000000 /* Bit 31 */
57127f15
JS		 1290#define HS_CRIT_TEMP 0x00000100 /* Bit 8 */
1291#define HS_FFERM 0xFF000100 /* Mask for error bits 31:24 and 8 */
dea3101e
JB		 1292
1293/* Host Control Register */
1294
9399627f 1295#define HC_REG_OFFSET 12 /* Byte offset from register base address */
dea3101e
JB		 1296
1297#define HC_MBINT_ENA 0x00000001 /* Bit 0 */
1298#define HC_R0INT_ENA 0x00000002 /* Bit 1 */
1299#define HC_R1INT_ENA 0x00000004 /* Bit 2 */
1300#define HC_R2INT_ENA 0x00000008 /* Bit 3 */
1301#define HC_R3INT_ENA 0x00000010 /* Bit 4 */
1302#define HC_INITHBI 0x02000000 /* Bit 25 */
1303#define HC_INITMB 0x04000000 /* Bit 26 */
1304#define HC_INITFF 0x08000000 /* Bit 27 */
1305#define HC_LAINT_ENA 0x20000000 /* Bit 29 */
1306#define HC_ERINT_ENA 0x80000000 /* Bit 31 */
1307
9399627f
JS		 1308/* Message Signaled Interrupt eXtension (MSI-X) message identifiers */
1309#define MSIX_DFLT_ID 0
1310#define MSIX_RNG0_ID 0
1311#define MSIX_RNG1_ID 1
1312#define MSIX_RNG2_ID 2
1313#define MSIX_RNG3_ID 3
1314
1315#define MSIX_LINK_ID 4
1316#define MSIX_MBOX_ID 5
1317
1318#define MSIX_SPARE0_ID 6
1319#define MSIX_SPARE1_ID 7
1320
dea3101e
JB		 1321/* Mailbox Commands */
1322#define MBX_SHUTDOWN 0x00 /* terminate testing */
1323#define MBX_LOAD_SM 0x01
1324#define MBX_READ_NV 0x02
1325#define MBX_WRITE_NV 0x03
1326#define MBX_RUN_BIU_DIAG 0x04
1327#define MBX_INIT_LINK 0x05
1328#define MBX_DOWN_LINK 0x06
1329#define MBX_CONFIG_LINK 0x07
1330#define MBX_CONFIG_RING 0x09
1331#define MBX_RESET_RING 0x0A
1332#define MBX_READ_CONFIG 0x0B
1333#define MBX_READ_RCONFIG 0x0C
1334#define MBX_READ_SPARM 0x0D
1335#define MBX_READ_STATUS 0x0E
1336#define MBX_READ_RPI 0x0F
1337#define MBX_READ_XRI 0x10
1338#define MBX_READ_REV 0x11
1339#define MBX_READ_LNK_STAT 0x12
1340#define MBX_REG_LOGIN 0x13
1341#define MBX_UNREG_LOGIN 0x14
1342#define MBX_READ_LA 0x15
1343#define MBX_CLEAR_LA 0x16
1344#define MBX_DUMP_MEMORY 0x17
1345#define MBX_DUMP_CONTEXT 0x18
1346#define MBX_RUN_DIAGS 0x19
1347#define MBX_RESTART 0x1A
1348#define MBX_UPDATE_CFG 0x1B
1349#define MBX_DOWN_LOAD 0x1C
1350#define MBX_DEL_LD_ENTRY 0x1D
1351#define MBX_RUN_PROGRAM 0x1E
1352#define MBX_SET_MASK 0x20
09372820 1353#define MBX_SET_VARIABLE 0x21
dea3101e 1354#define MBX_UNREG_D_ID 0x23
41415862 1355#define MBX_KILL_BOARD 0x24
dea3101e 1356#define MBX_CONFIG_FARP 0x25
41415862 1357#define MBX_BEACON 0x2A
9399627f 1358#define MBX_CONFIG_MSI 0x30
858c9f6c 1359#define MBX_HEARTBEAT 0x31
a8adb832
JS		 1360#define MBX_WRITE_VPARMS 0x32
1361#define MBX_ASYNCEVT_ENABLE 0x33
dea3101e 1362
84774a4d
JS		 1363#define MBX_PORT_CAPABILITIES 0x3B
1364#define MBX_PORT_IOV_CONTROL 0x3C
1365
ed957684 1366#define MBX_CONFIG_HBQ 0x7C
dea3101e
JB		 1367#define MBX_LOAD_AREA 0x81
1368#define MBX_RUN_BIU_DIAG64 0x84
1369#define MBX_CONFIG_PORT 0x88
1370#define MBX_READ_SPARM64 0x8D
1371#define MBX_READ_RPI64 0x8F
1372#define MBX_REG_LOGIN64 0x93
1373#define MBX_READ_LA64 0x95
92d7f7b0
JS		 1374#define MBX_REG_VPI 0x96
1375#define MBX_UNREG_VPI 0x97
dea3101e 1376
09372820 1377#define MBX_WRITE_WWN 0x98
dea3101e
JB		 1378#define MBX_SET_DEBUG 0x99
1379#define MBX_LOAD_EXP_ROM 0x9C
da0436e9
JS		 1380#define MBX_SLI4_CONFIG 0x9B
1381#define MBX_SLI4_REQ_FTRS 0x9D
1382#define MBX_MAX_CMDS 0x9E
1383#define MBX_RESUME_RPI 0x9E
dea3101e 1384#define MBX_SLI2_CMD_MASK 0x80
da0436e9
JS		 1385#define MBX_REG_VFI 0x9F
1386#define MBX_REG_FCFI 0xA0
1387#define MBX_UNREG_VFI 0xA1
1388#define MBX_UNREG_FCFI 0xA2
1389#define MBX_INIT_VFI 0xA3
1390#define MBX_INIT_VPI 0xA4
dea3101e
JB		 1391
1392/* IOCB Commands */
1393
1394#define CMD_RCV_SEQUENCE_CX 0x01
1395#define CMD_XMIT_SEQUENCE_CR 0x02
1396#define CMD_XMIT_SEQUENCE_CX 0x03
1397#define CMD_XMIT_BCAST_CN 0x04
1398#define CMD_XMIT_BCAST_CX 0x05
1399#define CMD_QUE_RING_BUF_CN 0x06
1400#define CMD_QUE_XRI_BUF_CX 0x07
1401#define CMD_IOCB_CONTINUE_CN 0x08
1402#define CMD_RET_XRI_BUF_CX 0x09
1403#define CMD_ELS_REQUEST_CR 0x0A
1404#define CMD_ELS_REQUEST_CX 0x0B
1405#define CMD_RCV_ELS_REQ_CX 0x0D
1406#define CMD_ABORT_XRI_CN 0x0E
1407#define CMD_ABORT_XRI_CX 0x0F
1408#define CMD_CLOSE_XRI_CN 0x10
1409#define CMD_CLOSE_XRI_CX 0x11
1410#define CMD_CREATE_XRI_CR 0x12
1411#define CMD_CREATE_XRI_CX 0x13
1412#define CMD_GET_RPI_CN 0x14
1413#define CMD_XMIT_ELS_RSP_CX 0x15
1414#define CMD_GET_RPI_CR 0x16
1415#define CMD_XRI_ABORTED_CX 0x17
1416#define CMD_FCP_IWRITE_CR 0x18
1417#define CMD_FCP_IWRITE_CX 0x19
1418#define CMD_FCP_IREAD_CR 0x1A
1419#define CMD_FCP_IREAD_CX 0x1B
1420#define CMD_FCP_ICMND_CR 0x1C
1421#define CMD_FCP_ICMND_CX 0x1D
f5603511
JS		 1422#define CMD_FCP_TSEND_CX 0x1F
1423#define CMD_FCP_TRECEIVE_CX 0x21
1424#define CMD_FCP_TRSP_CX 0x23
1425#define CMD_FCP_AUTO_TRSP_CX 0x29
dea3101e
JB		 1426
1427#define CMD_ADAPTER_MSG 0x20
1428#define CMD_ADAPTER_DUMP 0x22
1429
1430/* SLI_2 IOCB Command Set */
1431
57127f15 1432#define CMD_ASYNC_STATUS 0x7C
dea3101e
JB		 1433#define CMD_RCV_SEQUENCE64_CX 0x81
1434#define CMD_XMIT_SEQUENCE64_CR 0x82
1435#define CMD_XMIT_SEQUENCE64_CX 0x83
1436#define CMD_XMIT_BCAST64_CN 0x84
1437#define CMD_XMIT_BCAST64_CX 0x85
1438#define CMD_QUE_RING_BUF64_CN 0x86
1439#define CMD_QUE_XRI_BUF64_CX 0x87
1440#define CMD_IOCB_CONTINUE64_CN 0x88
1441#define CMD_RET_XRI_BUF64_CX 0x89
1442#define CMD_ELS_REQUEST64_CR 0x8A
1443#define CMD_ELS_REQUEST64_CX 0x8B
1444#define CMD_ABORT_MXRI64_CN 0x8C
1445#define CMD_RCV_ELS_REQ64_CX 0x8D
1446#define CMD_XMIT_ELS_RSP64_CX 0x95
1447#define CMD_FCP_IWRITE64_CR 0x98
1448#define CMD_FCP_IWRITE64_CX 0x99
1449#define CMD_FCP_IREAD64_CR 0x9A
1450#define CMD_FCP_IREAD64_CX 0x9B
1451#define CMD_FCP_ICMND64_CR 0x9C
1452#define CMD_FCP_ICMND64_CX 0x9D
f5603511
JS		 1453#define CMD_FCP_TSEND64_CX 0x9F
1454#define CMD_FCP_TRECEIVE64_CX 0xA1
1455#define CMD_FCP_TRSP64_CX 0xA3
dea3101e 1456
76bb24ef 1457#define CMD_QUE_XRI64_CX 0xB3
ed957684
JS		 1458#define CMD_IOCB_RCV_SEQ64_CX 0xB5
1459#define CMD_IOCB_RCV_ELS64_CX 0xB7
3163f725 1460#define CMD_IOCB_RET_XRI64_CX 0xB9
ed957684
JS		 1461#define CMD_IOCB_RCV_CONT64_CX 0xBB
1462
dea3101e
JB		 1463#define CMD_GEN_REQUEST64_CR 0xC2
1464#define CMD_GEN_REQUEST64_CX 0xC3
1465
3163f725
JS		 1466/* Unhandled SLI-3 Commands */
1467#define CMD_IOCB_XMIT_MSEQ64_CR 0xB0
1468#define CMD_IOCB_XMIT_MSEQ64_CX 0xB1
1469#define CMD_IOCB_RCV_SEQ_LIST64_CX 0xC1
1470#define CMD_IOCB_RCV_ELS_LIST64_CX 0xCD
1471#define CMD_IOCB_CLOSE_EXTENDED_CN 0xB6
1472#define CMD_IOCB_ABORT_EXTENDED_CN 0xBA
1473#define CMD_IOCB_RET_HBQE64_CN 0xCA
1474#define CMD_IOCB_FCP_IBIDIR64_CR 0xAC
1475#define CMD_IOCB_FCP_IBIDIR64_CX 0xAD
1476#define CMD_IOCB_FCP_ITASKMGT64_CX 0xAF
1477#define CMD_IOCB_LOGENTRY_CN 0x94
1478#define CMD_IOCB_LOGENTRY_ASYNC_CN 0x96
1479
da0436e9
JS		 1480/* Unhandled Data Security SLI Commands */
1481#define DSSCMD_IWRITE64_CR 0xD8
1482#define DSSCMD_IWRITE64_CX 0xD9
1483#define DSSCMD_IREAD64_CR 0xDA
1484#define DSSCMD_IREAD64_CX 0xDB
1485#define DSSCMD_INVALIDATE_DEK 0xDC
1486#define DSSCMD_SET_KEK 0xDD
1487#define DSSCMD_GET_KEK_ID 0xDE
1488#define DSSCMD_GEN_XFER 0xDF
1489
dea3101e
JB		 1490#define CMD_MAX_IOCB_CMD 0xE6
1491#define CMD_IOCB_MASK 0xff
1492
1493#define MAX_MSG_DATA 28 /* max msg data in CMD_ADAPTER_MSG
1494 iocb */
1495#define LPFC_MAX_ADPTMSG 32 /* max msg data */
1496/*
1497 * Define Status
1498 */
1499#define MBX_SUCCESS 0
1500#define MBXERR_NUM_RINGS 1
1501#define MBXERR_NUM_IOCBS 2
1502#define MBXERR_IOCBS_EXCEEDED 3
1503#define MBXERR_BAD_RING_NUMBER 4
1504#define MBXERR_MASK_ENTRIES_RANGE 5
1505#define MBXERR_MASKS_EXCEEDED 6
1506#define MBXERR_BAD_PROFILE 7
1507#define MBXERR_BAD_DEF_CLASS 8
1508#define MBXERR_BAD_MAX_RESPONDER 9
1509#define MBXERR_BAD_MAX_ORIGINATOR 10
1510#define MBXERR_RPI_REGISTERED 11
1511#define MBXERR_RPI_FULL 12
1512#define MBXERR_NO_RESOURCES 13
1513#define MBXERR_BAD_RCV_LENGTH 14
1514#define MBXERR_DMA_ERROR 15
1515#define MBXERR_ERROR 16
da0436e9 1516#define MBXERR_LINK_DOWN 0x33
dea3101e
JB		 1517#define MBX_NOT_FINISHED 255
1518
1519#define MBX_BUSY 0xffffff /* Attempted cmd to busy Mailbox */
1520#define MBX_TIMEOUT 0xfffffe /* time-out expired waiting for */
1521
57127f15
JS		 1522#define TEMPERATURE_OFFSET 0xB0 /* Slim offset for critical temperature event */
1523
dea3101e
JB		 1524/*
1525 * Begin Structure Definitions for Mailbox Commands
1526 */
1527
1528typedef struct {
1529#ifdef __BIG_ENDIAN_BITFIELD
1530 uint8_t tval;
1531 uint8_t tmask;
1532 uint8_t rval;
1533 uint8_t rmask;
1534#else /* __LITTLE_ENDIAN_BITFIELD */
1535 uint8_t rmask;
1536 uint8_t rval;
1537 uint8_t tmask;
1538 uint8_t tval;
1539#endif
1540} RR_REG;
1541
1542struct ulp_bde {
1543 uint32_t bdeAddress;
1544#ifdef __BIG_ENDIAN_BITFIELD
1545 uint32_t bdeReserved:4;
1546 uint32_t bdeAddrHigh:4;
1547 uint32_t bdeSize:24;
1548#else /* __LITTLE_ENDIAN_BITFIELD */
1549 uint32_t bdeSize:24;
1550 uint32_t bdeAddrHigh:4;
1551 uint32_t bdeReserved:4;
1552#endif
1553};
1554
dea3101e
JB		 1555typedef struct ULP_BDL { /* SLI-2 */
1556#ifdef __BIG_ENDIAN_BITFIELD
1557 uint32_t bdeFlags:8; /* BDL Flags */
1558 uint32_t bdeSize:24; /* Size of BDL array in host memory (bytes) */
1559#else /* __LITTLE_ENDIAN_BITFIELD */
1560 uint32_t bdeSize:24; /* Size of BDL array in host memory (bytes) */
1561 uint32_t bdeFlags:8; /* BDL Flags */
1562#endif
1563
1564 uint32_t addrLow; /* Address 0:31 */
1565 uint32_t addrHigh; /* Address 32:63 */
1566 uint32_t ulpIoTag32; /* Can be used for 32 bit I/O Tag */
1567} ULP_BDL;
1568
81301a9b
JS		 1569/*
1570 * BlockGuard Definitions
1571 */
1572
1573enum lpfc_protgrp_type {
1574 LPFC_PG_TYPE_INVALID = 0, /* used to indicate errors */
1575 LPFC_PG_TYPE_NO_DIF, /* no DIF data pointed to by prot grp */
1576 LPFC_PG_TYPE_EMBD_DIF, /* DIF is embedded (inline) with data */
1577 LPFC_PG_TYPE_DIF_BUF /* DIF has its own scatter/gather list */
1578};
1579
1580/* PDE Descriptors */
1581#define LPFC_PDE1_DESCRIPTOR 0x81
1582#define LPFC_PDE2_DESCRIPTOR 0x82
1583#define LPFC_PDE3_DESCRIPTOR 0x83
1584
1585/* BlockGuard Profiles */
1586enum lpfc_bg_prof_codes {
1587 LPFC_PROF_INVALID,
1588 LPFC_PROF_A1 = 128, /* Full Protection */
1589 LPFC_PROF_A2, /* Disabled Protection Checks:A2~A4 */
1590 LPFC_PROF_A3,
1591 LPFC_PROF_A4,
1592 LPFC_PROF_B1, /* Embedded DIFs: B1~B3 */
1593 LPFC_PROF_B2,
1594 LPFC_PROF_B3,
1595 LPFC_PROF_C1, /* Separate DIFs: C1~C3 */
1596 LPFC_PROF_C2,
1597 LPFC_PROF_C3,
1598 LPFC_PROF_D1, /* Full Protection */
1599 LPFC_PROF_D2, /* Partial Protection & Check Disabling */
1600 LPFC_PROF_D3,
1601 LPFC_PROF_E1, /* E1~E4:out - check-only, in - update apptag */
1602 LPFC_PROF_E2,
1603 LPFC_PROF_E3,
1604 LPFC_PROF_E4,
1605 LPFC_PROF_F1, /* Full Translation - F1 Prot Descriptor */
1606 /* F1 Translation BDE */
1607 LPFC_PROF_ANT1, /* TCP checksum, DIF inline with data buffers */
1608 LPFC_PROF_AST1, /* TCP checksum, DIF split from data buffer */
1609 LPFC_PROF_ANT2,
1610 LPFC_PROF_AST2
1611};
1612
1613/* BlockGuard error-control defines */
1614#define BG_EC_STOP_ERR 0x00
1615#define BG_EC_CONT_ERR 0x01
1616#define BG_EC_IGN_UNINIT_STOP_ERR 0x10
1617#define BG_EC_IGN_UNINIT_CONT_ERR 0x11
1618
1619/* PDE (Protection Descriptor Entry) word 0 bit masks and shifts */
1620#define PDE_DESC_TYPE_MASK 0xff000000
1621#define PDE_DESC_TYPE_SHIFT 24
1622#define PDE_BG_PROFILE_MASK 0x00ff0000
1623#define PDE_BG_PROFILE_SHIFT 16
1624#define PDE_BLOCK_LEN_MASK 0x0000fffc
1625#define PDE_BLOCK_LEN_SHIFT 2
1626#define PDE_ERR_CTRL_MASK 0x00000003
1627#define PDE_ERR_CTRL_SHIFT 0
1628/* PDE word 1 bit masks and shifts */
1629#define PDE_APPTAG_MASK_MASK 0xffff0000
1630#define PDE_APPTAG_MASK_SHIFT 16
1631#define PDE_APPTAG_VAL_MASK 0x0000ffff
1632#define PDE_APPTAG_VAL_SHIFT 0
1633struct lpfc_pde {
1634 uint32_t parms; /* bitfields of descriptor, prof, len, and ec */
1635 uint32_t apptag; /* bitfields of app tag maskand app tag value */
1636 uint32_t reftag; /* reference tag occupying all 32 bits */
1637};
1638
1639/* inline function to set fields in parms of PDE */
1640static inline void
1641lpfc_pde_set_bg_parms(struct lpfc_pde *p, u8 desc, u8 prof, u16 len, u8 ec)
1642{
1643 uint32_t *wp = &p->parms;
1644
1645 /* spec indicates that adapter appends two 0's to length field */
1646 len = len >> 2;
1647
1648 *wp &= 0;
1649 *wp |= ((desc << PDE_DESC_TYPE_SHIFT) & PDE_DESC_TYPE_MASK);
1650 *wp |= ((prof << PDE_BG_PROFILE_SHIFT) & PDE_BG_PROFILE_MASK);
1651 *wp |= ((len << PDE_BLOCK_LEN_SHIFT) & PDE_BLOCK_LEN_MASK);
1652 *wp |= ((ec << PDE_ERR_CTRL_SHIFT) & PDE_ERR_CTRL_MASK);
1653 *wp = le32_to_cpu(*wp);
1654}
1655
1656/* inline function to set apptag and reftag fields of PDE */
1657static inline void
1658lpfc_pde_set_dif_parms(struct lpfc_pde *p, u16 apptagmask, u16 apptagval,
1659 u32 reftag)
1660{
1661 uint32_t *wp = &p->apptag;
1662 *wp &= 0;
1663 *wp |= ((apptagmask << PDE_APPTAG_MASK_SHIFT) & PDE_APPTAG_MASK_MASK);
1664 *wp |= ((apptagval << PDE_APPTAG_VAL_SHIFT) & PDE_APPTAG_VAL_MASK);
1665 *wp = le32_to_cpu(*wp);
1666 wp = &p->reftag;
1667 *wp = le32_to_cpu(reftag);
1668}
1669
1670
dea3101e
JB		 1671/* Structure for MB Command LOAD_SM and DOWN_LOAD */
1672
1673typedef struct {
1674#ifdef __BIG_ENDIAN_BITFIELD
1675 uint32_t rsvd2:25;
1676 uint32_t acknowledgment:1;
1677 uint32_t version:1;
1678 uint32_t erase_or_prog:1;
1679 uint32_t update_flash:1;
1680 uint32_t update_ram:1;
1681 uint32_t method:1;
1682 uint32_t load_cmplt:1;
1683#else /* __LITTLE_ENDIAN_BITFIELD */
1684 uint32_t load_cmplt:1;
1685 uint32_t method:1;
1686 uint32_t update_ram:1;
1687 uint32_t update_flash:1;
1688 uint32_t erase_or_prog:1;
1689 uint32_t version:1;
1690 uint32_t acknowledgment:1;
1691 uint32_t rsvd2:25;
1692#endif
1693
1694 uint32_t dl_to_adr_low;
1695 uint32_t dl_to_adr_high;
1696 uint32_t dl_len;
1697 union {
1698 uint32_t dl_from_mbx_offset;
1699 struct ulp_bde dl_from_bde;
1700 struct ulp_bde64 dl_from_bde64;
1701 } un;
1702
1703} LOAD_SM_VAR;
1704
1705/* Structure for MB Command READ_NVPARM (02) */
1706
1707typedef struct {
1708 uint32_t rsvd1[3]; /* Read as all one's */
1709 uint32_t rsvd2; /* Read as all zero's */
1710 uint32_t portname[2]; /* N_PORT name */
1711 uint32_t nodename[2]; /* NODE name */
1712
1713#ifdef __BIG_ENDIAN_BITFIELD
1714 uint32_t pref_DID:24;
1715 uint32_t hardAL_PA:8;
1716#else /* __LITTLE_ENDIAN_BITFIELD */
1717 uint32_t hardAL_PA:8;
1718 uint32_t pref_DID:24;
1719#endif
1720
1721 uint32_t rsvd3[21]; /* Read as all one's */
1722} READ_NV_VAR;
1723
1724/* Structure for MB Command WRITE_NVPARMS (03) */
1725
1726typedef struct {
1727 uint32_t rsvd1[3]; /* Must be all one's */
1728 uint32_t rsvd2; /* Must be all zero's */
1729 uint32_t portname[2]; /* N_PORT name */
1730 uint32_t nodename[2]; /* NODE name */
1731
1732#ifdef __BIG_ENDIAN_BITFIELD
1733 uint32_t pref_DID:24;
1734 uint32_t hardAL_PA:8;
1735#else /* __LITTLE_ENDIAN_BITFIELD */
1736 uint32_t hardAL_PA:8;
1737 uint32_t pref_DID:24;
1738#endif
1739
1740 uint32_t rsvd3[21]; /* Must be all one's */
1741} WRITE_NV_VAR;
1742
1743/* Structure for MB Command RUN_BIU_DIAG (04) */
1744/* Structure for MB Command RUN_BIU_DIAG64 (0x84) */
1745
1746typedef struct {
1747 uint32_t rsvd1;
1748 union {
1749 struct {
1750 struct ulp_bde xmit_bde;
1751 struct ulp_bde rcv_bde;
1752 } s1;
1753 struct {
1754 struct ulp_bde64 xmit_bde64;
1755 struct ulp_bde64 rcv_bde64;
1756 } s2;
1757 } un;
1758} BIU_DIAG_VAR;
1759
1760/* Structure for MB Command INIT_LINK (05) */
1761
1762typedef struct {
1763#ifdef __BIG_ENDIAN_BITFIELD
1764 uint32_t rsvd1:24;
1765 uint32_t lipsr_AL_PA:8; /* AL_PA to issue Lip Selective Reset to */
1766#else /* __LITTLE_ENDIAN_BITFIELD */
1767 uint32_t lipsr_AL_PA:8; /* AL_PA to issue Lip Selective Reset to */
1768 uint32_t rsvd1:24;
1769#endif
1770
1771#ifdef __BIG_ENDIAN_BITFIELD
1772 uint8_t fabric_AL_PA; /* If using a Fabric Assigned AL_PA */
1773 uint8_t rsvd2;
1774 uint16_t link_flags;
1775#else /* __LITTLE_ENDIAN_BITFIELD */
1776 uint16_t link_flags;
1777 uint8_t rsvd2;
1778 uint8_t fabric_AL_PA; /* If using a Fabric Assigned AL_PA */
1779#endif
1780
1781#define FLAGS_LOCAL_LB 0x01 /* link_flags (=1) ENDEC loopback */
1782#define FLAGS_TOPOLOGY_MODE_LOOP_PT 0x00 /* Attempt loop then pt-pt */
1783#define FLAGS_TOPOLOGY_MODE_PT_PT 0x02 /* Attempt pt-pt only */
1784#define FLAGS_TOPOLOGY_MODE_LOOP 0x04 /* Attempt loop only */
1785#define FLAGS_TOPOLOGY_MODE_PT_LOOP 0x06 /* Attempt pt-pt then loop */
92d7f7b0 1786#define FLAGS_UNREG_LOGIN_ALL 0x08 /* UNREG_LOGIN all on link down */
dea3101e
JB		 1787#define FLAGS_LIRP_LILP 0x80 /* LIRP / LILP is disabled */
1788
1789#define FLAGS_TOPOLOGY_FAILOVER 0x0400 /* Bit 10 */
1790#define FLAGS_LINK_SPEED 0x0800 /* Bit 11 */
4b0b91d4 1791#define FLAGS_IMED_ABORT 0x04000 /* Bit 14 */
dea3101e
JB		 1792
1793 uint32_t link_speed;
1794#define LINK_SPEED_AUTO 0 /* Auto selection */
1795#define LINK_SPEED_1G 1 /* 1 Gigabaud */
1796#define LINK_SPEED_2G 2 /* 2 Gigabaud */
1797#define LINK_SPEED_4G 4 /* 4 Gigabaud */
b87eab38 1798#define LINK_SPEED_8G 8 /* 8 Gigabaud */
dea3101e
JB		 1799#define LINK_SPEED_10G 16 /* 10 Gigabaud */
1800
1801} INIT_LINK_VAR;
1802
1803/* Structure for MB Command DOWN_LINK (06) */
1804
1805typedef struct {
1806 uint32_t rsvd1;
1807} DOWN_LINK_VAR;
1808
1809/* Structure for MB Command CONFIG_LINK (07) */
1810
1811typedef struct {
1812#ifdef __BIG_ENDIAN_BITFIELD
1813 uint32_t cr:1;
1814 uint32_t ci:1;
1815 uint32_t cr_delay:6;
1816 uint32_t cr_count:8;
1817 uint32_t rsvd1:8;
1818 uint32_t MaxBBC:8;
1819#else /* __LITTLE_ENDIAN_BITFIELD */
1820 uint32_t MaxBBC:8;
1821 uint32_t rsvd1:8;
1822 uint32_t cr_count:8;
1823 uint32_t cr_delay:6;
1824 uint32_t ci:1;
1825 uint32_t cr:1;
1826#endif
1827
1828 uint32_t myId;
1829 uint32_t rsvd2;
1830 uint32_t edtov;
1831 uint32_t arbtov;
1832 uint32_t ratov;
1833 uint32_t rttov;
1834 uint32_t altov;
1835 uint32_t crtov;
1836 uint32_t citov;
1837#ifdef __BIG_ENDIAN_BITFIELD
1838 uint32_t rrq_enable:1;
1839 uint32_t rrq_immed:1;
1840 uint32_t rsvd4:29;
1841 uint32_t ack0_enable:1;
1842#else /* __LITTLE_ENDIAN_BITFIELD */
1843 uint32_t ack0_enable:1;
1844 uint32_t rsvd4:29;
1845 uint32_t rrq_immed:1;
1846 uint32_t rrq_enable:1;
1847#endif
1848} CONFIG_LINK;
1849
1850/* Structure for MB Command PART_SLIM (08)
1851 * will be removed since SLI1 is no longer supported!
1852 */
1853typedef struct {
1854#ifdef __BIG_ENDIAN_BITFIELD
1855 uint16_t offCiocb;
1856 uint16_t numCiocb;
1857 uint16_t offRiocb;
1858 uint16_t numRiocb;
1859#else /* __LITTLE_ENDIAN_BITFIELD */
1860 uint16_t numCiocb;
1861 uint16_t offCiocb;
1862 uint16_t numRiocb;
1863 uint16_t offRiocb;
1864#endif
1865} RING_DEF;
1866
1867typedef struct {
1868#ifdef __BIG_ENDIAN_BITFIELD
1869 uint32_t unused1:24;
1870 uint32_t numRing:8;
1871#else /* __LITTLE_ENDIAN_BITFIELD */
1872 uint32_t numRing:8;
1873 uint32_t unused1:24;
1874#endif
1875
1876 RING_DEF ringdef[4];
1877 uint32_t hbainit;
1878} PART_SLIM_VAR;
1879
1880/* Structure for MB Command CONFIG_RING (09) */
1881
1882typedef struct {
1883#ifdef __BIG_ENDIAN_BITFIELD
1884 uint32_t unused2:6;
1885 uint32_t recvSeq:1;
1886 uint32_t recvNotify:1;
1887 uint32_t numMask:8;
1888 uint32_t profile:8;
1889 uint32_t unused1:4;
1890 uint32_t ring:4;
1891#else /* __LITTLE_ENDIAN_BITFIELD */
1892 uint32_t ring:4;
1893 uint32_t unused1:4;
1894 uint32_t profile:8;
1895 uint32_t numMask:8;
1896 uint32_t recvNotify:1;
1897 uint32_t recvSeq:1;
1898 uint32_t unused2:6;
1899#endif
1900
1901#ifdef __BIG_ENDIAN_BITFIELD
1902 uint16_t maxRespXchg;
1903 uint16_t maxOrigXchg;
1904#else /* __LITTLE_ENDIAN_BITFIELD */
1905 uint16_t maxOrigXchg;
1906 uint16_t maxRespXchg;
1907#endif
1908
1909 RR_REG rrRegs[6];
1910} CONFIG_RING_VAR;
1911
1912/* Structure for MB Command RESET_RING (10) */
1913
1914typedef struct {
1915 uint32_t ring_no;
1916} RESET_RING_VAR;
1917
1918/* Structure for MB Command READ_CONFIG (11) */
1919
1920typedef struct {
1921#ifdef __BIG_ENDIAN_BITFIELD
1922 uint32_t cr:1;
1923 uint32_t ci:1;
1924 uint32_t cr_delay:6;
1925 uint32_t cr_count:8;
1926 uint32_t InitBBC:8;
1927 uint32_t MaxBBC:8;
1928#else /* __LITTLE_ENDIAN_BITFIELD */
1929 uint32_t MaxBBC:8;
1930 uint32_t InitBBC:8;
1931 uint32_t cr_count:8;
1932 uint32_t cr_delay:6;
1933 uint32_t ci:1;
1934 uint32_t cr:1;
1935#endif
1936
1937#ifdef __BIG_ENDIAN_BITFIELD
1938 uint32_t topology:8;
1939 uint32_t myDid:24;
1940#else /* __LITTLE_ENDIAN_BITFIELD */
1941 uint32_t myDid:24;
1942 uint32_t topology:8;
1943#endif
1944
1945 /* Defines for topology (defined previously) */
1946#ifdef __BIG_ENDIAN_BITFIELD
1947 uint32_t AR:1;
1948 uint32_t IR:1;
1949 uint32_t rsvd1:29;
1950 uint32_t ack0:1;
1951#else /* __LITTLE_ENDIAN_BITFIELD */
1952 uint32_t ack0:1;
1953 uint32_t rsvd1:29;
1954 uint32_t IR:1;
1955 uint32_t AR:1;
1956#endif
1957
1958 uint32_t edtov;
1959 uint32_t arbtov;
1960 uint32_t ratov;
1961 uint32_t rttov;
1962 uint32_t altov;
1963 uint32_t lmt;
74b72a59
JW		 1964#define LMT_RESERVED 0x000 /* Not used */
1965#define LMT_1Gb 0x004
1966#define LMT_2Gb 0x008
1967#define LMT_4Gb 0x040
1968#define LMT_8Gb 0x080
1969#define LMT_10Gb 0x100
dea3101e
JB		 1970 uint32_t rsvd2;
1971 uint32_t rsvd3;
1972 uint32_t max_xri;
1973 uint32_t max_iocb;
1974 uint32_t max_rpi;
1975 uint32_t avail_xri;
1976 uint32_t avail_iocb;
1977 uint32_t avail_rpi;
858c9f6c
JS		 1978 uint32_t max_vpi;
1979 uint32_t rsvd4;
1980 uint32_t rsvd5;
1981 uint32_t avail_vpi;
dea3101e
JB		 1982} READ_CONFIG_VAR;
1983
1984/* Structure for MB Command READ_RCONFIG (12) */
1985
1986typedef struct {
1987#ifdef __BIG_ENDIAN_BITFIELD
1988 uint32_t rsvd2:7;
1989 uint32_t recvNotify:1;
1990 uint32_t numMask:8;
1991 uint32_t profile:8;
1992 uint32_t rsvd1:4;
1993 uint32_t ring:4;
1994#else /* __LITTLE_ENDIAN_BITFIELD */
1995 uint32_t ring:4;
1996 uint32_t rsvd1:4;
1997 uint32_t profile:8;
1998 uint32_t numMask:8;
1999 uint32_t recvNotify:1;
2000 uint32_t rsvd2:7;
2001#endif
2002
2003#ifdef __BIG_ENDIAN_BITFIELD
2004 uint16_t maxResp;
2005 uint16_t maxOrig;
2006#else /* __LITTLE_ENDIAN_BITFIELD */
2007 uint16_t maxOrig;
2008 uint16_t maxResp;
2009#endif
2010
2011 RR_REG rrRegs[6];
2012
2013#ifdef __BIG_ENDIAN_BITFIELD
2014 uint16_t cmdRingOffset;
2015 uint16_t cmdEntryCnt;
2016 uint16_t rspRingOffset;
2017 uint16_t rspEntryCnt;
2018 uint16_t nextCmdOffset;
2019 uint16_t rsvd3;
2020 uint16_t nextRspOffset;
2021 uint16_t rsvd4;
2022#else /* __LITTLE_ENDIAN_BITFIELD */
2023 uint16_t cmdEntryCnt;
2024 uint16_t cmdRingOffset;
2025 uint16_t rspEntryCnt;
2026 uint16_t rspRingOffset;
2027 uint16_t rsvd3;
2028 uint16_t nextCmdOffset;
2029 uint16_t rsvd4;
2030 uint16_t nextRspOffset;
2031#endif
2032} READ_RCONF_VAR;
2033
2034/* Structure for MB Command READ_SPARM (13) */
2035/* Structure for MB Command READ_SPARM64 (0x8D) */
2036
2037typedef struct {
2038 uint32_t rsvd1;
2039 uint32_t rsvd2;
2040 union {
2041 struct ulp_bde sp; /* This BDE points to struct serv_parm
2042 structure */
2043 struct ulp_bde64 sp64;
2044 } un;
ed957684
JS		 2045#ifdef __BIG_ENDIAN_BITFIELD
2046 uint16_t rsvd3;
2047 uint16_t vpi;
2048#else /* __LITTLE_ENDIAN_BITFIELD */
2049 uint16_t vpi;
2050 uint16_t rsvd3;
2051#endif
dea3101e
JB		 2052} READ_SPARM_VAR;
2053
2054/* Structure for MB Command READ_STATUS (14) */
2055
2056typedef struct {
2057#ifdef __BIG_ENDIAN_BITFIELD
2058 uint32_t rsvd1:31;
2059 uint32_t clrCounters:1;
2060 uint16_t activeXriCnt;
2061 uint16_t activeRpiCnt;
2062#else /* __LITTLE_ENDIAN_BITFIELD */
2063 uint32_t clrCounters:1;
2064 uint32_t rsvd1:31;
2065 uint16_t activeRpiCnt;
2066 uint16_t activeXriCnt;
2067#endif
2068
2069 uint32_t xmitByteCnt;
2070 uint32_t rcvByteCnt;
2071 uint32_t xmitFrameCnt;
2072 uint32_t rcvFrameCnt;
2073 uint32_t xmitSeqCnt;
2074 uint32_t rcvSeqCnt;
2075 uint32_t totalOrigExchanges;
2076 uint32_t totalRespExchanges;
2077 uint32_t rcvPbsyCnt;
2078 uint32_t rcvFbsyCnt;
2079} READ_STATUS_VAR;
2080
2081/* Structure for MB Command READ_RPI (15) */
2082/* Structure for MB Command READ_RPI64 (0x8F) */
2083
2084typedef struct {
2085#ifdef __BIG_ENDIAN_BITFIELD
2086 uint16_t nextRpi;
2087 uint16_t reqRpi;
2088 uint32_t rsvd2:8;
2089 uint32_t DID:24;
2090#else /* __LITTLE_ENDIAN_BITFIELD */
2091 uint16_t reqRpi;
2092 uint16_t nextRpi;
2093 uint32_t DID:24;
2094 uint32_t rsvd2:8;
2095#endif
2096
2097 union {
2098 struct ulp_bde sp;
2099 struct ulp_bde64 sp64;
2100 } un;
2101
2102} READ_RPI_VAR;
2103
2104/* Structure for MB Command READ_XRI (16) */
2105
2106typedef struct {
2107#ifdef __BIG_ENDIAN_BITFIELD
2108 uint16_t nextXri;
2109 uint16_t reqXri;
2110 uint16_t rsvd1;
2111 uint16_t rpi;
2112 uint32_t rsvd2:8;
2113 uint32_t DID:24;
2114 uint32_t rsvd3:8;
2115 uint32_t SID:24;
2116 uint32_t rsvd4;
2117 uint8_t seqId;
2118 uint8_t rsvd5;
2119 uint16_t seqCount;
2120 uint16_t oxId;
2121 uint16_t rxId;
2122 uint32_t rsvd6:30;
2123 uint32_t si:1;
2124 uint32_t exchOrig:1;
2125#else /* __LITTLE_ENDIAN_BITFIELD */
2126 uint16_t reqXri;
2127 uint16_t nextXri;
2128 uint16_t rpi;
2129 uint16_t rsvd1;
2130 uint32_t DID:24;
2131 uint32_t rsvd2:8;
2132 uint32_t SID:24;
2133 uint32_t rsvd3:8;
2134 uint32_t rsvd4;
2135 uint16_t seqCount;
2136 uint8_t rsvd5;
2137 uint8_t seqId;
2138 uint16_t rxId;
2139 uint16_t oxId;
2140 uint32_t exchOrig:1;
2141 uint32_t si:1;
2142 uint32_t rsvd6:30;
2143#endif
2144} READ_XRI_VAR;
2145
2146/* Structure for MB Command READ_REV (17) */
2147
2148typedef struct {
2149#ifdef __BIG_ENDIAN_BITFIELD
2150 uint32_t cv:1;
2151 uint32_t rr:1;
ed957684
JS		 2152 uint32_t rsvd2:2;
2153 uint32_t v3req:1;
2154 uint32_t v3rsp:1;
2155 uint32_t rsvd1:25;
dea3101e
JB		 2156 uint32_t rv:1;
2157#else /* __LITTLE_ENDIAN_BITFIELD */
2158 uint32_t rv:1;
ed957684
JS		 2159 uint32_t rsvd1:25;
2160 uint32_t v3rsp:1;
2161 uint32_t v3req:1;
2162 uint32_t rsvd2:2;
dea3101e
JB		 2163 uint32_t rr:1;
2164 uint32_t cv:1;
2165#endif
2166
2167 uint32_t biuRev;
2168 uint32_t smRev;
2169 union {
2170 uint32_t smFwRev;
2171 struct {
2172#ifdef __BIG_ENDIAN_BITFIELD
2173 uint8_t ProgType;
2174 uint8_t ProgId;
2175 uint16_t ProgVer:4;
2176 uint16_t ProgRev:4;
2177 uint16_t ProgFixLvl:2;
2178 uint16_t ProgDistType:2;
2179 uint16_t DistCnt:4;
2180#else /* __LITTLE_ENDIAN_BITFIELD */
2181 uint16_t DistCnt:4;
2182 uint16_t ProgDistType:2;
2183 uint16_t ProgFixLvl:2;
2184 uint16_t ProgRev:4;
2185 uint16_t ProgVer:4;
2186 uint8_t ProgId;
2187 uint8_t ProgType;
2188#endif
2189
2190 } b;
2191 } un;
2192 uint32_t endecRev;
2193#ifdef __BIG_ENDIAN_BITFIELD
2194 uint8_t feaLevelHigh;
2195 uint8_t feaLevelLow;
2196 uint8_t fcphHigh;
2197 uint8_t fcphLow;
2198#else /* __LITTLE_ENDIAN_BITFIELD */
2199 uint8_t fcphLow;
2200 uint8_t fcphHigh;
2201 uint8_t feaLevelLow;
2202 uint8_t feaLevelHigh;
2203#endif
2204
2205 uint32_t postKernRev;
2206 uint32_t opFwRev;
2207 uint8_t opFwName[16];
2208 uint32_t sli1FwRev;
2209 uint8_t sli1FwName[16];
2210 uint32_t sli2FwRev;
2211 uint8_t sli2FwName[16];
ed957684
JS		 2212 uint32_t sli3Feat;
2213 uint32_t RandomData[6];
dea3101e
JB		 2214} READ_REV_VAR;
2215
2216/* Structure for MB Command READ_LINK_STAT (18) */
2217
2218typedef struct {
2219 uint32_t rsvd1;
2220 uint32_t linkFailureCnt;
2221 uint32_t lossSyncCnt;
2222
2223 uint32_t lossSignalCnt;
2224 uint32_t primSeqErrCnt;
2225 uint32_t invalidXmitWord;
2226 uint32_t crcCnt;
2227 uint32_t primSeqTimeout;
2228 uint32_t elasticOverrun;
2229 uint32_t arbTimeout;
2230} READ_LNK_VAR;
2231
2232/* Structure for MB Command REG_LOGIN (19) */
2233/* Structure for MB Command REG_LOGIN64 (0x93) */
2234
2235typedef struct {
2236#ifdef __BIG_ENDIAN_BITFIELD
2237 uint16_t rsvd1;
2238 uint16_t rpi;
2239 uint32_t rsvd2:8;
2240 uint32_t did:24;
2241#else /* __LITTLE_ENDIAN_BITFIELD */
2242 uint16_t rpi;
2243 uint16_t rsvd1;
2244 uint32_t did:24;
2245 uint32_t rsvd2:8;
2246#endif
2247
2248 union {
2249 struct ulp_bde sp;
2250 struct ulp_bde64 sp64;
2251 } un;
2252
ed957684
JS		 2253#ifdef __BIG_ENDIAN_BITFIELD
2254 uint16_t rsvd6;
2255 uint16_t vpi;
2256#else /* __LITTLE_ENDIAN_BITFIELD */
2257 uint16_t vpi;
2258 uint16_t rsvd6;
2259#endif
2260
dea3101e
JB		 2261} REG_LOGIN_VAR;
2262
2263/* Word 30 contents for REG_LOGIN */
2264typedef union {
2265 struct {
2266#ifdef __BIG_ENDIAN_BITFIELD
2267 uint16_t rsvd1:12;
2268 uint16_t wd30_class:4;
2269 uint16_t xri;
2270#else /* __LITTLE_ENDIAN_BITFIELD */
2271 uint16_t xri;
2272 uint16_t wd30_class:4;
2273 uint16_t rsvd1:12;
2274#endif
2275 } f;
2276 uint32_t word;
2277} REG_WD30;
2278
2279/* Structure for MB Command UNREG_LOGIN (20) */
2280
2281typedef struct {
2282#ifdef __BIG_ENDIAN_BITFIELD
2283 uint16_t rsvd1;
2284 uint16_t rpi;
ed957684
JS		 2285 uint32_t rsvd2;
2286 uint32_t rsvd3;
2287 uint32_t rsvd4;
2288 uint32_t rsvd5;
2289 uint16_t rsvd6;
2290 uint16_t vpi;
dea3101e
JB		 2291#else /* __LITTLE_ENDIAN_BITFIELD */
2292 uint16_t rpi;
2293 uint16_t rsvd1;
ed957684
JS		 2294 uint32_t rsvd2;
2295 uint32_t rsvd3;
2296 uint32_t rsvd4;
2297 uint32_t rsvd5;
2298 uint16_t vpi;
2299 uint16_t rsvd6;
dea3101e
JB		 2300#endif
2301} UNREG_LOGIN_VAR;
2302
92d7f7b0
JS		 2303/* Structure for MB Command REG_VPI (0x96) */
2304typedef struct {
2305#ifdef __BIG_ENDIAN_BITFIELD
2306 uint32_t rsvd1;
2307 uint32_t rsvd2:8;
2308 uint32_t sid:24;
2309 uint32_t rsvd3;
2310 uint32_t rsvd4;
2311 uint32_t rsvd5;
da0436e9 2312 uint16_t vfi;
92d7f7b0
JS		 2313 uint16_t vpi;
2314#else /* __LITTLE_ENDIAN */
2315 uint32_t rsvd1;
2316 uint32_t sid:24;
2317 uint32_t rsvd2:8;
2318 uint32_t rsvd3;
2319 uint32_t rsvd4;
2320 uint32_t rsvd5;
2321 uint16_t vpi;
da0436e9 2322 uint16_t vfi;
92d7f7b0
JS		 2323#endif
2324} REG_VPI_VAR;
2325
2326/* Structure for MB Command UNREG_VPI (0x97) */
2327typedef struct {
2328 uint32_t rsvd1;
2329 uint32_t rsvd2;
2330 uint32_t rsvd3;
2331 uint32_t rsvd4;
2332 uint32_t rsvd5;
2333#ifdef __BIG_ENDIAN_BITFIELD
2334 uint16_t rsvd6;
2335 uint16_t vpi;
2336#else /* __LITTLE_ENDIAN */
2337 uint16_t vpi;
2338 uint16_t rsvd6;
2339#endif
2340} UNREG_VPI_VAR;
2341
dea3101e
JB		 2342/* Structure for MB Command UNREG_D_ID (0x23) */
2343
2344typedef struct {
2345 uint32_t did;
ed957684
JS		 2346 uint32_t rsvd2;
2347 uint32_t rsvd3;
2348 uint32_t rsvd4;
2349 uint32_t rsvd5;
2350#ifdef __BIG_ENDIAN_BITFIELD
2351 uint16_t rsvd6;
2352 uint16_t vpi;
2353#else
2354 uint16_t vpi;
2355 uint16_t rsvd6;
2356#endif
dea3101e
JB		 2357} UNREG_D_ID_VAR;
2358
2359/* Structure for MB Command READ_LA (21) */
2360/* Structure for MB Command READ_LA64 (0x95) */
2361
2362typedef struct {
2363 uint32_t eventTag; /* Event tag */
2364#ifdef __BIG_ENDIAN_BITFIELD
84774a4d
JS		 2365 uint32_t rsvd1:19;
2366 uint32_t fa:1;
2367 uint32_t mm:1; /* Menlo Maintenance mode enabled */
2368 uint32_t rx:1;
dea3101e
JB		 2369 uint32_t pb:1;
2370 uint32_t il:1;
2371 uint32_t attType:8;
2372#else /* __LITTLE_ENDIAN_BITFIELD */
2373 uint32_t attType:8;
2374 uint32_t il:1;
2375 uint32_t pb:1;
84774a4d
JS		 2376 uint32_t rx:1;
2377 uint32_t mm:1;
2378 uint32_t fa:1;
2379 uint32_t rsvd1:19;
dea3101e
JB		 2380#endif
2381
2382#define AT_RESERVED 0x00 /* Reserved - attType */
2383#define AT_LINK_UP 0x01 /* Link is up */
2384#define AT_LINK_DOWN 0x02 /* Link is down */
2385
2386#ifdef __BIG_ENDIAN_BITFIELD
2387 uint8_t granted_AL_PA;
2388 uint8_t lipAlPs;
2389 uint8_t lipType;
2390 uint8_t topology;
2391#else /* __LITTLE_ENDIAN_BITFIELD */
2392 uint8_t topology;
2393 uint8_t lipType;
2394 uint8_t lipAlPs;
2395 uint8_t granted_AL_PA;
2396#endif
2397
2398#define TOPOLOGY_PT_PT 0x01 /* Topology is pt-pt / pt-fabric */
2399#define TOPOLOGY_LOOP 0x02 /* Topology is FC-AL */
84774a4d 2400#define TOPOLOGY_LNK_MENLO_MAINTENANCE 0x05 /* maint mode zephtr to menlo */
dea3101e
JB		 2401
2402 union {
2403 struct ulp_bde lilpBde; /* This BDE points to a 128 byte buffer
2404 to */
2405 /* store the LILP AL_PA position map into */
2406 struct ulp_bde64 lilpBde64;
2407 } un;
2408
2409#ifdef __BIG_ENDIAN_BITFIELD
2410 uint32_t Dlu:1;
2411 uint32_t Dtf:1;
2412 uint32_t Drsvd2:14;
2413 uint32_t DlnkSpeed:8;
2414 uint32_t DnlPort:4;
2415 uint32_t Dtx:2;
2416 uint32_t Drx:2;
2417#else /* __LITTLE_ENDIAN_BITFIELD */
2418 uint32_t Drx:2;
2419 uint32_t Dtx:2;
2420 uint32_t DnlPort:4;
2421 uint32_t DlnkSpeed:8;
2422 uint32_t Drsvd2:14;
2423 uint32_t Dtf:1;
2424 uint32_t Dlu:1;
2425#endif
2426
2427#ifdef __BIG_ENDIAN_BITFIELD
2428 uint32_t Ulu:1;
2429 uint32_t Utf:1;
2430 uint32_t Ursvd2:14;
2431 uint32_t UlnkSpeed:8;
2432 uint32_t UnlPort:4;
2433 uint32_t Utx:2;
2434 uint32_t Urx:2;
2435#else /* __LITTLE_ENDIAN_BITFIELD */
2436 uint32_t Urx:2;
2437 uint32_t Utx:2;
2438 uint32_t UnlPort:4;
2439 uint32_t UlnkSpeed:8;
2440 uint32_t Ursvd2:14;
2441 uint32_t Utf:1;
2442 uint32_t Ulu:1;
2443#endif
2444
2445#define LA_UNKNW_LINK 0x0 /* lnkSpeed */
2446#define LA_1GHZ_LINK 0x04 /* lnkSpeed */
2447#define LA_2GHZ_LINK 0x08 /* lnkSpeed */
2448#define LA_4GHZ_LINK 0x10 /* lnkSpeed */
2449#define LA_8GHZ_LINK 0x20 /* lnkSpeed */
2450#define LA_10GHZ_LINK 0x40 /* lnkSpeed */
2451
2452} READ_LA_VAR;
2453
2454/* Structure for MB Command CLEAR_LA (22) */
2455
2456typedef struct {
2457 uint32_t eventTag; /* Event tag */
2458 uint32_t rsvd1;
2459} CLEAR_LA_VAR;
2460
2461/* Structure for MB Command DUMP */
2462
2463typedef struct {
2464#ifdef __BIG_ENDIAN_BITFIELD
2465 uint32_t rsvd:25;
2466 uint32_t ra:1;
2467 uint32_t co:1;
2468 uint32_t cv:1;
2469 uint32_t type:4;
2470 uint32_t entry_index:16;
2471 uint32_t region_id:16;
2472#else /* __LITTLE_ENDIAN_BITFIELD */
2473 uint32_t type:4;
2474 uint32_t cv:1;
2475 uint32_t co:1;
2476 uint32_t ra:1;
2477 uint32_t rsvd:25;
2478 uint32_t region_id:16;
2479 uint32_t entry_index:16;
2480#endif
2481
da0436e9 2482 uint32_t sli4_length;
dea3101e
JB		 2483 uint32_t word_cnt;
2484 uint32_t resp_offset;
2485} DUMP_VAR;
2486
2487#define DMP_MEM_REG 0x1
2488#define DMP_NV_PARAMS 0x2
2489
2490#define DMP_REGION_VPD 0xe
2491#define DMP_VPD_SIZE 0x400 /* maximum amount of VPD */
2492#define DMP_RSP_OFFSET 0x14 /* word 5 contains first word of rsp */
2493#define DMP_RSP_SIZE 0x6C /* maximum of 27 words of rsp data */
2494
da0436e9
JS		 2495#define DMP_REGION_VPORT 0x16 /* VPort info region */
2496#define DMP_VPORT_REGION_SIZE 0x200
2497#define DMP_MBOX_OFFSET_WORD 0x5
2498
2499#define DMP_REGION_FCOEPARAM 0x17 /* fcoe param region */
2500#define DMP_FCOEPARAM_RGN_SIZE 0x400
2501
97207482
JS		 2502#define WAKE_UP_PARMS_REGION_ID 4
2503#define WAKE_UP_PARMS_WORD_SIZE 15
2504
da0436e9
JS		 2505struct vport_rec {
2506 uint8_t wwpn[8];
2507 uint8_t wwnn[8];
2508};
2509
2510#define VPORT_INFO_SIG 0x32324752
2511#define VPORT_INFO_REV_MASK 0xff
2512#define VPORT_INFO_REV 0x1
2513#define MAX_STATIC_VPORT_COUNT 16
2514struct static_vport_info {
2515 uint32_t signature;
2516 uint32_t rev;
2517 struct vport_rec vport_list[MAX_STATIC_VPORT_COUNT];
2518 uint32_t resvd[66];
2519};
2520
97207482
JS		 2521/* Option rom version structure */
2522struct prog_id {
2523#ifdef __BIG_ENDIAN_BITFIELD
2524 uint8_t type;
2525 uint8_t id;
2526 uint32_t ver:4; /* Major Version */
2527 uint32_t rev:4; /* Revision */
2528 uint32_t lev:2; /* Level */
2529 uint32_t dist:2; /* Dist Type */
2530 uint32_t num:4; /* number after dist type */
2531#else /* __LITTLE_ENDIAN_BITFIELD */
2532 uint32_t num:4; /* number after dist type */
2533 uint32_t dist:2; /* Dist Type */
2534 uint32_t lev:2; /* Level */
2535 uint32_t rev:4; /* Revision */
2536 uint32_t ver:4; /* Major Version */
2537 uint8_t id;
2538 uint8_t type;
2539#endif
2540};
2541
d7c255b2
JS		 2542/* Structure for MB Command UPDATE_CFG (0x1B) */
2543
2544struct update_cfg_var {
2545#ifdef __BIG_ENDIAN_BITFIELD
2546 uint32_t rsvd2:16;
2547 uint32_t type:8;
2548 uint32_t rsvd:1;
2549 uint32_t ra:1;
2550 uint32_t co:1;
2551 uint32_t cv:1;
2552 uint32_t req:4;
2553 uint32_t entry_length:16;
2554 uint32_t region_id:16;
2555#else /* __LITTLE_ENDIAN_BITFIELD */
2556 uint32_t req:4;
2557 uint32_t cv:1;
2558 uint32_t co:1;
2559 uint32_t ra:1;
2560 uint32_t rsvd:1;
2561 uint32_t type:8;
2562 uint32_t rsvd2:16;
2563 uint32_t region_id:16;
2564 uint32_t entry_length:16;
2565#endif
2566
2567 uint32_t resp_info;
2568 uint32_t byte_cnt;
2569 uint32_t data_offset;
2570};
2571
ed957684
JS		 2572struct hbq_mask {
2573#ifdef __BIG_ENDIAN_BITFIELD
2574 uint8_t tmatch;
2575 uint8_t tmask;
2576 uint8_t rctlmatch;
2577 uint8_t rctlmask;
2578#else /* __LITTLE_ENDIAN */
2579 uint8_t rctlmask;
2580 uint8_t rctlmatch;
2581 uint8_t tmask;
2582 uint8_t tmatch;
2583#endif
2584};
2585
2586
2587/* Structure for MB Command CONFIG_HBQ (7c) */
2588
2589struct config_hbq_var {
2590#ifdef __BIG_ENDIAN_BITFIELD
2591 uint32_t rsvd1 :7;
2592 uint32_t recvNotify :1; /* Receive Notification */
2593 uint32_t numMask :8; /* # Mask Entries */
2594 uint32_t profile :8; /* Selection Profile */
2595 uint32_t rsvd2 :8;
2596#else /* __LITTLE_ENDIAN */
2597 uint32_t rsvd2 :8;
2598 uint32_t profile :8; /* Selection Profile */
2599 uint32_t numMask :8; /* # Mask Entries */
2600 uint32_t recvNotify :1; /* Receive Notification */
2601 uint32_t rsvd1 :7;
2602#endif
2603
2604#ifdef __BIG_ENDIAN_BITFIELD
2605 uint32_t hbqId :16;
2606 uint32_t rsvd3 :12;
2607 uint32_t ringMask :4;
2608#else /* __LITTLE_ENDIAN */
2609 uint32_t ringMask :4;
2610 uint32_t rsvd3 :12;
2611 uint32_t hbqId :16;
2612#endif
2613
2614#ifdef __BIG_ENDIAN_BITFIELD
2615 uint32_t entry_count :16;
2616 uint32_t rsvd4 :8;
2617 uint32_t headerLen :8;
2618#else /* __LITTLE_ENDIAN */
2619 uint32_t headerLen :8;
2620 uint32_t rsvd4 :8;
2621 uint32_t entry_count :16;
2622#endif
2623
2624 uint32_t hbqaddrLow;
2625 uint32_t hbqaddrHigh;
2626
2627#ifdef __BIG_ENDIAN_BITFIELD
2628 uint32_t rsvd5 :31;
2629 uint32_t logEntry :1;
2630#else /* __LITTLE_ENDIAN */
2631 uint32_t logEntry :1;
2632 uint32_t rsvd5 :31;
2633#endif
2634
2635 uint32_t rsvd6; /* w7 */
2636 uint32_t rsvd7; /* w8 */
2637 uint32_t rsvd8; /* w9 */
2638
2639 struct hbq_mask hbqMasks[6];
2640
2641
2642 union {
2643 uint32_t allprofiles[12];
2644
2645 struct {
2646 #ifdef __BIG_ENDIAN_BITFIELD
2647 uint32_t seqlenoff :16;
2648 uint32_t maxlen :16;
2649 #else /* __LITTLE_ENDIAN */
2650 uint32_t maxlen :16;
2651 uint32_t seqlenoff :16;
2652 #endif
2653 #ifdef __BIG_ENDIAN_BITFIELD
2654 uint32_t rsvd1 :28;
2655 uint32_t seqlenbcnt :4;
2656 #else /* __LITTLE_ENDIAN */
2657 uint32_t seqlenbcnt :4;
2658 uint32_t rsvd1 :28;
2659 #endif
2660 uint32_t rsvd[10];
2661 } profile2;
2662
2663 struct {
2664 #ifdef __BIG_ENDIAN_BITFIELD
2665 uint32_t seqlenoff :16;
2666 uint32_t maxlen :16;
2667 #else /* __LITTLE_ENDIAN */
2668 uint32_t maxlen :16;
2669 uint32_t seqlenoff :16;
2670 #endif
2671 #ifdef __BIG_ENDIAN_BITFIELD
2672 uint32_t cmdcodeoff :28;
2673 uint32_t rsvd1 :12;
2674 uint32_t seqlenbcnt :4;
2675 #else /* __LITTLE_ENDIAN */
2676 uint32_t seqlenbcnt :4;
2677 uint32_t rsvd1 :12;
2678 uint32_t cmdcodeoff :28;
2679 #endif
2680 uint32_t cmdmatch[8];
2681
2682 uint32_t rsvd[2];
2683 } profile3;
2684
2685 struct {
2686 #ifdef __BIG_ENDIAN_BITFIELD
2687 uint32_t seqlenoff :16;
2688 uint32_t maxlen :16;
2689 #else /* __LITTLE_ENDIAN */
2690 uint32_t maxlen :16;
2691 uint32_t seqlenoff :16;
2692 #endif
2693 #ifdef __BIG_ENDIAN_BITFIELD
2694 uint32_t cmdcodeoff :28;
2695 uint32_t rsvd1 :12;
2696 uint32_t seqlenbcnt :4;
2697 #else /* __LITTLE_ENDIAN */
2698 uint32_t seqlenbcnt :4;
2699 uint32_t rsvd1 :12;
2700 uint32_t cmdcodeoff :28;
2701 #endif
2702 uint32_t cmdmatch[8];
2703
2704 uint32_t rsvd[2];
2705 } profile5;
2706
2707 } profiles;
2708
2709};
2710
2711
dea3101e 2712
2e0fef85 2713/* Structure for MB Command CONFIG_PORT (0x88) */
dea3101e 2714typedef struct {
ed957684
JS		 2715#ifdef __BIG_ENDIAN_BITFIELD
2716 uint32_t cBE : 1;
2717 uint32_t cET : 1;
2718 uint32_t cHpcb : 1;
2719 uint32_t cMA : 1;
2720 uint32_t sli_mode : 4;
2721 uint32_t pcbLen : 24; /* bit 23:0 of memory based port
2722 * config block */
2723#else /* __LITTLE_ENDIAN */
2724 uint32_t pcbLen : 24; /* bit 23:0 of memory based port
2725 * config block */
2726 uint32_t sli_mode : 4;
2727 uint32_t cMA : 1;
2728 uint32_t cHpcb : 1;
2729 uint32_t cET : 1;
2730 uint32_t cBE : 1;
2731#endif
2732
dea3101e
JB		 2733 uint32_t pcbLow; /* bit 31:0 of memory based port config block */
2734 uint32_t pcbHigh; /* bit 63:32 of memory based port config block */
97207482
JS		 2735 uint32_t hbainit[5];
2736#ifdef __BIG_ENDIAN_BITFIELD
2737 uint32_t hps : 1; /* bit 31 word9 Host Pointer in slim */
2738 uint32_t rsvd : 31; /* least significant 31 bits of word 9 */
2739#else /* __LITTLE_ENDIAN */
2740 uint32_t rsvd : 31; /* least significant 31 bits of word 9 */
2741 uint32_t hps : 1; /* bit 31 word9 Host Pointer in slim */
2742#endif
ed957684
JS		 2743
2744#ifdef __BIG_ENDIAN_BITFIELD
da0436e9
JS		 2745 uint32_t rsvd1 : 19; /* Reserved */
2746 uint32_t cdss : 1; /* Configure Data Security SLI */
2747 uint32_t rsvd2 : 3; /* Reserved */
81301a9b
JS		 2748 uint32_t cbg : 1; /* Configure BlockGuard */
2749 uint32_t cmv : 1; /* Configure Max VPIs */
ed957684
JS		 2750 uint32_t ccrp : 1; /* Config Command Ring Polling */
2751 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
2752 uint32_t chbs : 1; /* Cofigure Host Backing store */
2753 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
2754 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
2755 uint32_t cmx : 1; /* Configure Max XRIs */
2756 uint32_t cmr : 1; /* Configure Max RPIs */
2757#else /* __LITTLE_ENDIAN */
2758 uint32_t cmr : 1; /* Configure Max RPIs */
2759 uint32_t cmx : 1; /* Configure Max XRIs */
2760 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
2761 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
2762 uint32_t chbs : 1; /* Cofigure Host Backing store */
2763 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
2764 uint32_t ccrp : 1; /* Config Command Ring Polling */
2765 uint32_t cmv : 1; /* Configure Max VPIs */
81301a9b 2766 uint32_t cbg : 1; /* Configure BlockGuard */
da0436e9
JS		 2767 uint32_t rsvd2 : 3; /* Reserved */
2768 uint32_t cdss : 1; /* Configure Data Security SLI */
2769 uint32_t rsvd1 : 19; /* Reserved */
ed957684
JS		 2770#endif
2771#ifdef __BIG_ENDIAN_BITFIELD
da0436e9
JS		 2772 uint32_t rsvd3 : 19; /* Reserved */
2773 uint32_t gdss : 1; /* Configure Data Security SLI */
2774 uint32_t rsvd4 : 3; /* Reserved */
81301a9b 2775 uint32_t gbg : 1; /* Grant BlockGuard */
ed957684
JS		 2776 uint32_t gmv : 1; /* Grant Max VPIs */
2777 uint32_t gcrp : 1; /* Grant Command Ring Polling */
2778 uint32_t gsah : 1; /* Grant Synchronous Abort Handling */
2779 uint32_t ghbs : 1; /* Grant Host Backing Store */
2780 uint32_t ginb : 1; /* Grant Interrupt Notification Block */
2781 uint32_t gerbm : 1; /* Grant ERBM Request */
2782 uint32_t gmx : 1; /* Grant Max XRIs */
2783 uint32_t gmr : 1; /* Grant Max RPIs */
2784#else /* __LITTLE_ENDIAN */
2785 uint32_t gmr : 1; /* Grant Max RPIs */
2786 uint32_t gmx : 1; /* Grant Max XRIs */
2787 uint32_t gerbm : 1; /* Grant ERBM Request */
2788 uint32_t ginb : 1; /* Grant Interrupt Notification Block */
2789 uint32_t ghbs : 1; /* Grant Host Backing Store */
2790 uint32_t gsah : 1; /* Grant Synchronous Abort Handling */
2791 uint32_t gcrp : 1; /* Grant Command Ring Polling */
2792 uint32_t gmv : 1; /* Grant Max VPIs */
81301a9b 2793 uint32_t gbg : 1; /* Grant BlockGuard */
da0436e9
JS		 2794 uint32_t rsvd4 : 3; /* Reserved */
2795 uint32_t gdss : 1; /* Configure Data Security SLI */
2796 uint32_t rsvd3 : 19; /* Reserved */
ed957684
JS		 2797#endif
2798
2799#ifdef __BIG_ENDIAN_BITFIELD
2800 uint32_t max_rpi : 16; /* Max RPIs Port should configure */
2801 uint32_t max_xri : 16; /* Max XRIs Port should configure */
2802#else /* __LITTLE_ENDIAN */
2803 uint32_t max_xri : 16; /* Max XRIs Port should configure */
2804 uint32_t max_rpi : 16; /* Max RPIs Port should configure */
2805#endif
2806
2807#ifdef __BIG_ENDIAN_BITFIELD
2808 uint32_t max_hbq : 16; /* Max HBQs Host expect to configure */
da0436e9 2809 uint32_t rsvd5 : 16; /* Max HBQs Host expect to configure */
ed957684 2810#else /* __LITTLE_ENDIAN */
da0436e9 2811 uint32_t rsvd5 : 16; /* Max HBQs Host expect to configure */
ed957684
JS		 2812 uint32_t max_hbq : 16; /* Max HBQs Host expect to configure */
2813#endif
2814
da0436e9 2815 uint32_t rsvd6; /* Reserved */
ed957684
JS		 2816
2817#ifdef __BIG_ENDIAN_BITFIELD
da0436e9 2818 uint32_t rsvd7 : 16; /* Reserved */
ed957684
JS		 2819 uint32_t max_vpi : 16; /* Max number of virt N-Ports */
2820#else /* __LITTLE_ENDIAN */
2821 uint32_t max_vpi : 16; /* Max number of virt N-Ports */
da0436e9 2822 uint32_t rsvd7 : 16; /* Reserved */
ed957684
JS		 2823#endif
2824
dea3101e
JB		 2825} CONFIG_PORT_VAR;
2826
9399627f
JS		 2827/* Structure for MB Command CONFIG_MSI (0x30) */
2828struct config_msi_var {
2829#ifdef __BIG_ENDIAN_BITFIELD
2830 uint32_t dfltMsgNum:8; /* Default message number */
2831 uint32_t rsvd1:11; /* Reserved */
2832 uint32_t NID:5; /* Number of secondary attention IDs */
2833 uint32_t rsvd2:5; /* Reserved */
2834 uint32_t dfltPresent:1; /* Default message number present */
2835 uint32_t addFlag:1; /* Add association flag */
2836 uint32_t reportFlag:1; /* Report association flag */
2837#else /* __LITTLE_ENDIAN_BITFIELD */
2838 uint32_t reportFlag:1; /* Report association flag */
2839 uint32_t addFlag:1; /* Add association flag */
2840 uint32_t dfltPresent:1; /* Default message number present */
2841 uint32_t rsvd2:5; /* Reserved */
2842 uint32_t NID:5; /* Number of secondary attention IDs */
2843 uint32_t rsvd1:11; /* Reserved */
2844 uint32_t dfltMsgNum:8; /* Default message number */
2845#endif
2846 uint32_t attentionConditions[2];
2847 uint8_t attentionId[16];
2848 uint8_t messageNumberByHA[64];
2849 uint8_t messageNumberByID[16];
2850 uint32_t autoClearHA[2];
2851#ifdef __BIG_ENDIAN_BITFIELD
2852 uint32_t rsvd3:16;
2853 uint32_t autoClearID:16;
2854#else /* __LITTLE_ENDIAN_BITFIELD */
2855 uint32_t autoClearID:16;
2856 uint32_t rsvd3:16;
2857#endif
2858 uint32_t rsvd4;
2859};
2860
dea3101e
JB		 2861/* SLI-2 Port Control Block */
2862
2863/* SLIM POINTER */
2864#define SLIMOFF 0x30 /* WORD */
2865
2866typedef struct _SLI2_RDSC {
2867 uint32_t cmdEntries;
2868 uint32_t cmdAddrLow;
2869 uint32_t cmdAddrHigh;
2870
2871 uint32_t rspEntries;
2872 uint32_t rspAddrLow;
2873 uint32_t rspAddrHigh;
2874} SLI2_RDSC;
2875
2876typedef struct _PCB {
2877#ifdef __BIG_ENDIAN_BITFIELD
2878 uint32_t type:8;
2879#define TYPE_NATIVE_SLI2 0x01;
2880 uint32_t feature:8;
2881#define FEATURE_INITIAL_SLI2 0x01;
2882 uint32_t rsvd:12;
2883 uint32_t maxRing:4;
2884#else /* __LITTLE_ENDIAN_BITFIELD */
2885 uint32_t maxRing:4;
2886 uint32_t rsvd:12;
2887 uint32_t feature:8;
2888#define FEATURE_INITIAL_SLI2 0x01;
2889 uint32_t type:8;
2890#define TYPE_NATIVE_SLI2 0x01;
2891#endif
2892
2893 uint32_t mailBoxSize;
2894 uint32_t mbAddrLow;
2895 uint32_t mbAddrHigh;
2896
2897 uint32_t hgpAddrLow;
2898 uint32_t hgpAddrHigh;
2899
2900 uint32_t pgpAddrLow;
2901 uint32_t pgpAddrHigh;
2902 SLI2_RDSC rdsc[MAX_RINGS];
2903} PCB_t;
2904
2905/* NEW_FEATURE */
2906typedef struct {
2907#ifdef __BIG_ENDIAN_BITFIELD
2908 uint32_t rsvd0:27;
2909 uint32_t discardFarp:1;
2910 uint32_t IPEnable:1;
2911 uint32_t nodeName:1;
2912 uint32_t portName:1;
2913 uint32_t filterEnable:1;
2914#else /* __LITTLE_ENDIAN_BITFIELD */
2915 uint32_t filterEnable:1;
2916 uint32_t portName:1;
2917 uint32_t nodeName:1;
2918 uint32_t IPEnable:1;
2919 uint32_t discardFarp:1;
2920 uint32_t rsvd:27;
2921#endif
2922
2923 uint8_t portname[8]; /* Used to be struct lpfc_name */
2924 uint8_t nodename[8];
2925 uint32_t rsvd1;
2926 uint32_t rsvd2;
2927 uint32_t rsvd3;
2928 uint32_t IPAddress;
2929} CONFIG_FARP_VAR;
2930
57127f15
JS		 2931/* Structure for MB Command MBX_ASYNCEVT_ENABLE (0x33) */
2932
2933typedef struct {
2934#ifdef __BIG_ENDIAN_BITFIELD
2935 uint32_t rsvd:30;
2936 uint32_t ring:2; /* Ring for ASYNC_EVENT iocb Bits 0-1*/
2937#else /* __LITTLE_ENDIAN */
2938 uint32_t ring:2; /* Ring for ASYNC_EVENT iocb Bits 0-1*/
2939 uint32_t rsvd:30;
2940#endif
2941} ASYNCEVT_ENABLE_VAR;
2942
dea3101e
JB		 2943/* Union of all Mailbox Command types */
2944#define MAILBOX_CMD_WSIZE 32
2945#define MAILBOX_CMD_SIZE (MAILBOX_CMD_WSIZE * sizeof(uint32_t))
2946
2947typedef union {
ed957684
JS		 2948 uint32_t varWords[MAILBOX_CMD_WSIZE - 1]; /* first word is type/
2949 * feature/max ring number
2950 */
2951 LOAD_SM_VAR varLdSM; /* cmd = 1 (LOAD_SM) */
2952 READ_NV_VAR varRDnvp; /* cmd = 2 (READ_NVPARMS) */
2953 WRITE_NV_VAR varWTnvp; /* cmd = 3 (WRITE_NVPARMS) */
311464ec
JS		 2954 BIU_DIAG_VAR varBIUdiag; /* cmd = 4 (RUN_BIU_DIAG) */
2955 INIT_LINK_VAR varInitLnk; /* cmd = 5 (INIT_LINK) */
dea3101e 2956 DOWN_LINK_VAR varDwnLnk; /* cmd = 6 (DOWN_LINK) */
ed957684
JS		 2957 CONFIG_LINK varCfgLnk; /* cmd = 7 (CONFIG_LINK) */
2958 PART_SLIM_VAR varSlim; /* cmd = 8 (PART_SLIM) */
dea3101e
JB		 2959 CONFIG_RING_VAR varCfgRing; /* cmd = 9 (CONFIG_RING) */
2960 RESET_RING_VAR varRstRing; /* cmd = 10 (RESET_RING) */
2961 READ_CONFIG_VAR varRdConfig; /* cmd = 11 (READ_CONFIG) */
2962 READ_RCONF_VAR varRdRConfig; /* cmd = 12 (READ_RCONFIG) */
2963 READ_SPARM_VAR varRdSparm; /* cmd = 13 (READ_SPARM(64)) */
2964 READ_STATUS_VAR varRdStatus; /* cmd = 14 (READ_STATUS) */
ed957684
JS		 2965 READ_RPI_VAR varRdRPI; /* cmd = 15 (READ_RPI(64)) */
2966 READ_XRI_VAR varRdXRI; /* cmd = 16 (READ_XRI) */
2967 READ_REV_VAR varRdRev; /* cmd = 17 (READ_REV) */
2968 READ_LNK_VAR varRdLnk; /* cmd = 18 (READ_LNK_STAT) */
dea3101e
JB		 2969 REG_LOGIN_VAR varRegLogin; /* cmd = 19 (REG_LOGIN(64)) */
2970 UNREG_LOGIN_VAR varUnregLogin; /* cmd = 20 (UNREG_LOGIN) */
ed957684 2971 READ_LA_VAR varReadLA; /* cmd = 21 (READ_LA(64)) */
dea3101e 2972 CLEAR_LA_VAR varClearLA; /* cmd = 22 (CLEAR_LA) */
ed957684
JS		 2973 DUMP_VAR varDmp; /* Warm Start DUMP mbx cmd */
2974 UNREG_D_ID_VAR varUnregDID; /* cmd = 0x23 (UNREG_D_ID) */
2975 CONFIG_FARP_VAR varCfgFarp; /* cmd = 0x25 (CONFIG_FARP)
2976 * NEW_FEATURE
2977 */
2978 struct config_hbq_var varCfgHbq;/* cmd = 0x7c (CONFIG_HBQ) */
d7c255b2 2979 struct update_cfg_var varUpdateCfg; /* cmd = 0x1B (UPDATE_CFG)*/
ed957684 2980 CONFIG_PORT_VAR varCfgPort; /* cmd = 0x88 (CONFIG_PORT) */
92d7f7b0
JS		 2981 REG_VPI_VAR varRegVpi; /* cmd = 0x96 (REG_VPI) */
2982 UNREG_VPI_VAR varUnregVpi; /* cmd = 0x97 (UNREG_VPI) */
57127f15 2983 ASYNCEVT_ENABLE_VAR varCfgAsyncEvent; /*cmd = x33 (CONFIG_ASYNC) */
9399627f 2984 struct config_msi_var varCfgMSI;/* cmd = x30 (CONFIG_MSI) */
dea3101e
JB		 2985} MAILVARIANTS;
2986
2987/*
2988 * SLI-2 specific structures
2989 */
2990
4cc2da1d
JSEC		 2991struct lpfc_hgp {
2992 __le32 cmdPutInx;
2993 __le32 rspGetInx;
2994};
dea3101e 2995
4cc2da1d
JSEC		 2996struct lpfc_pgp {
2997 __le32 cmdGetInx;
2998 __le32 rspPutInx;
2999};
dea3101e 3000
ed957684 3001struct sli2_desc {
dea3101e 3002 uint32_t unused1[16];
ed957684
JS		 3003 struct lpfc_hgp host[MAX_RINGS];
3004 struct lpfc_pgp port[MAX_RINGS];
3005};
3006
3007struct sli3_desc {
3008 struct lpfc_hgp host[MAX_RINGS];
3009 uint32_t reserved[8];
3010 uint32_t hbq_put[16];
3011};
3012
3013struct sli3_pgp {
4cc2da1d 3014 struct lpfc_pgp port[MAX_RINGS];
ed957684
JS		 3015 uint32_t hbq_get[16];
3016};
dea3101e 3017
34b02dcd
JS		 3018struct sli3_inb_pgp {
3019 uint32_t ha_copy;
3020 uint32_t counter;
3021 struct lpfc_pgp port[MAX_RINGS];
3022 uint32_t hbq_get[16];
3023};
3024
3025union sli_var {
3026 struct sli2_desc s2;
3027 struct sli3_desc s3;
3028 struct sli3_pgp s3_pgp;
3029 struct sli3_inb_pgp s3_inb_pgp;
3030};
dea3101e
JB		 3031
3032typedef struct {
3033#ifdef __BIG_ENDIAN_BITFIELD
3034 uint16_t mbxStatus;
3035 uint8_t mbxCommand;
3036 uint8_t mbxReserved:6;
3037 uint8_t mbxHc:1;
3038 uint8_t mbxOwner:1; /* Low order bit first word */
3039#else /* __LITTLE_ENDIAN_BITFIELD */
3040 uint8_t mbxOwner:1; /* Low order bit first word */
3041 uint8_t mbxHc:1;
3042 uint8_t mbxReserved:6;
3043 uint8_t mbxCommand;
3044 uint16_t mbxStatus;
3045#endif
3046
3047 MAILVARIANTS un;
34b02dcd 3048 union sli_var us;
dea3101e
JB		 3049} MAILBOX_t;
3050
3051/*
3052 * Begin Structure Definitions for IOCB Commands
3053 */
3054
3055typedef struct {
3056#ifdef __BIG_ENDIAN_BITFIELD
3057 uint8_t statAction;
3058 uint8_t statRsn;
3059 uint8_t statBaExp;
3060 uint8_t statLocalError;
3061#else /* __LITTLE_ENDIAN_BITFIELD */
3062 uint8_t statLocalError;
3063 uint8_t statBaExp;
3064 uint8_t statRsn;
3065 uint8_t statAction;
3066#endif
3067 /* statRsn P/F_RJT reason codes */
3068#define RJT_BAD_D_ID 0x01 /* Invalid D_ID field */
3069#define RJT_BAD_S_ID 0x02 /* Invalid S_ID field */
3070#define RJT_UNAVAIL_TEMP 0x03 /* N_Port unavailable temp. */
3071#define RJT_UNAVAIL_PERM 0x04 /* N_Port unavailable perm. */
3072#define RJT_UNSUP_CLASS 0x05 /* Class not supported */
3073#define RJT_DELIM_ERR 0x06 /* Delimiter usage error */
3074#define RJT_UNSUP_TYPE 0x07 /* Type not supported */
3075#define RJT_BAD_CONTROL 0x08 /* Invalid link conrtol */
3076#define RJT_BAD_RCTL 0x09 /* R_CTL invalid */
3077#define RJT_BAD_FCTL 0x0A /* F_CTL invalid */
3078#define RJT_BAD_OXID 0x0B /* OX_ID invalid */
3079#define RJT_BAD_RXID 0x0C /* RX_ID invalid */
3080#define RJT_BAD_SEQID 0x0D /* SEQ_ID invalid */
3081#define RJT_BAD_DFCTL 0x0E /* DF_CTL invalid */
3082#define RJT_BAD_SEQCNT 0x0F /* SEQ_CNT invalid */
3083#define RJT_BAD_PARM 0x10 /* Param. field invalid */
3084#define RJT_XCHG_ERR 0x11 /* Exchange error */
3085#define RJT_PROT_ERR 0x12 /* Protocol error */
3086#define RJT_BAD_LENGTH 0x13 /* Invalid Length */
3087#define RJT_UNEXPECTED_ACK 0x14 /* Unexpected ACK */
3088#define RJT_LOGIN_REQUIRED 0x16 /* Login required */
3089#define RJT_TOO_MANY_SEQ 0x17 /* Excessive sequences */
3090#define RJT_XCHG_NOT_STRT 0x18 /* Exchange not started */
3091#define RJT_UNSUP_SEC_HDR 0x19 /* Security hdr not supported */
3092#define RJT_UNAVAIL_PATH 0x1A /* Fabric Path not available */
3093#define RJT_VENDOR_UNIQUE 0xFF /* Vendor unique error */
3094
3095#define IOERR_SUCCESS 0x00 /* statLocalError */
3096#define IOERR_MISSING_CONTINUE 0x01
3097#define IOERR_SEQUENCE_TIMEOUT 0x02
3098#define IOERR_INTERNAL_ERROR 0x03
3099#define IOERR_INVALID_RPI 0x04
3100#define IOERR_NO_XRI 0x05
3101#define IOERR_ILLEGAL_COMMAND 0x06
3102#define IOERR_XCHG_DROPPED 0x07
3103#define IOERR_ILLEGAL_FIELD 0x08
3104#define IOERR_BAD_CONTINUE 0x09
3105#define IOERR_TOO_MANY_BUFFERS 0x0A
3106#define IOERR_RCV_BUFFER_WAITING 0x0B
3107#define IOERR_NO_CONNECTION 0x0C
3108#define IOERR_TX_DMA_FAILED 0x0D
3109#define IOERR_RX_DMA_FAILED 0x0E
3110#define IOERR_ILLEGAL_FRAME 0x0F
3111#define IOERR_EXTRA_DATA 0x10
3112#define IOERR_NO_RESOURCES 0x11
3113#define IOERR_RESERVED 0x12
3114#define IOERR_ILLEGAL_LENGTH 0x13
3115#define IOERR_UNSUPPORTED_FEATURE 0x14
3116#define IOERR_ABORT_IN_PROGRESS 0x15
3117#define IOERR_ABORT_REQUESTED 0x16
3118#define IOERR_RECEIVE_BUFFER_TIMEOUT 0x17
3119#define IOERR_LOOP_OPEN_FAILURE 0x18
3120#define IOERR_RING_RESET 0x19
3121#define IOERR_LINK_DOWN 0x1A
3122#define IOERR_CORRUPTED_DATA 0x1B
3123#define IOERR_CORRUPTED_RPI 0x1C
3124#define IOERR_OUT_OF_ORDER_DATA 0x1D
3125#define IOERR_OUT_OF_ORDER_ACK 0x1E
3126#define IOERR_DUP_FRAME 0x1F
3127#define IOERR_LINK_CONTROL_FRAME 0x20 /* ACK_N received */
3128#define IOERR_BAD_HOST_ADDRESS 0x21
3129#define IOERR_RCV_HDRBUF_WAITING 0x22
3130#define IOERR_MISSING_HDR_BUFFER 0x23
3131#define IOERR_MSEQ_CHAIN_CORRUPTED 0x24
3132#define IOERR_ABORTMULT_REQUESTED 0x25
3133#define IOERR_BUFFER_SHORTAGE 0x28
3134#define IOERR_DEFAULT 0x29
3135#define IOERR_CNT 0x2A
3136
3137#define IOERR_DRVR_MASK 0x100
3138#define IOERR_SLI_DOWN 0x101 /* ulpStatus - Driver defined */
3139#define IOERR_SLI_BRESET 0x102
3140#define IOERR_SLI_ABORTED 0x103
3141} PARM_ERR;
3142
3143typedef union {
3144 struct {
3145#ifdef __BIG_ENDIAN_BITFIELD
3146 uint8_t Rctl; /* R_CTL field */
3147 uint8_t Type; /* TYPE field */
3148 uint8_t Dfctl; /* DF_CTL field */
3149 uint8_t Fctl; /* Bits 0-7 of IOCB word 5 */
3150#else /* __LITTLE_ENDIAN_BITFIELD */
3151 uint8_t Fctl; /* Bits 0-7 of IOCB word 5 */
3152 uint8_t Dfctl; /* DF_CTL field */
3153 uint8_t Type; /* TYPE field */
3154 uint8_t Rctl; /* R_CTL field */
3155#endif
3156
3157#define BC 0x02 /* Broadcast Received - Fctl */
3158#define SI 0x04 /* Sequence Initiative */
3159#define LA 0x08 /* Ignore Link Attention state */
3160#define LS 0x80 /* Last Sequence */
3161 } hcsw;
3162 uint32_t reserved;
3163} WORD5;
3164
3165/* IOCB Command template for a generic response */
3166typedef struct {
3167 uint32_t reserved[4];
3168 PARM_ERR perr;
3169} GENERIC_RSP;
3170
3171/* IOCB Command template for XMIT / XMIT_BCAST / RCV_SEQUENCE / XMIT_ELS */
3172typedef struct {
3173 struct ulp_bde xrsqbde[2];
3174 uint32_t xrsqRo; /* Starting Relative Offset */
3175 WORD5 w5; /* Header control/status word */
3176} XR_SEQ_FIELDS;
3177
3178/* IOCB Command template for ELS_REQUEST */
3179typedef struct {
3180 struct ulp_bde elsReq;
3181 struct ulp_bde elsRsp;
3182
3183#ifdef __BIG_ENDIAN_BITFIELD
3184 uint32_t word4Rsvd:7;
3185 uint32_t fl:1;
3186 uint32_t myID:24;
3187 uint32_t word5Rsvd:8;
3188 uint32_t remoteID:24;
3189#else /* __LITTLE_ENDIAN_BITFIELD */
3190 uint32_t myID:24;
3191 uint32_t fl:1;
3192 uint32_t word4Rsvd:7;
3193 uint32_t remoteID:24;
3194 uint32_t word5Rsvd:8;
3195#endif
3196} ELS_REQUEST;
3197
3198/* IOCB Command template for RCV_ELS_REQ */
3199typedef struct {
3200 struct ulp_bde elsReq[2];
3201 uint32_t parmRo;
3202
3203#ifdef __BIG_ENDIAN_BITFIELD
3204 uint32_t word5Rsvd:8;
3205 uint32_t remoteID:24;
3206#else /* __LITTLE_ENDIAN_BITFIELD */
3207 uint32_t remoteID:24;
3208 uint32_t word5Rsvd:8;
3209#endif
3210} RCV_ELS_REQ;
3211
3212/* IOCB Command template for ABORT / CLOSE_XRI */
3213typedef struct {
3214 uint32_t rsvd[3];
3215 uint32_t abortType;
3216#define ABORT_TYPE_ABTX 0x00000000
3217#define ABORT_TYPE_ABTS 0x00000001
3218 uint32_t parm;
3219#ifdef __BIG_ENDIAN_BITFIELD
3220 uint16_t abortContextTag; /* ulpContext from command to abort/close */
3221 uint16_t abortIoTag; /* ulpIoTag from command to abort/close */
3222#else /* __LITTLE_ENDIAN_BITFIELD */
3223 uint16_t abortIoTag; /* ulpIoTag from command to abort/close */
3224 uint16_t abortContextTag; /* ulpContext from command to abort/close */
3225#endif
3226} AC_XRI;
3227
3228/* IOCB Command template for ABORT_MXRI64 */
3229typedef struct {
3230 uint32_t rsvd[3];
3231 uint32_t abortType;
3232 uint32_t parm;
3233 uint32_t iotag32;
3234} A_MXRI64;
3235
3236/* IOCB Command template for GET_RPI */
3237typedef struct {
3238 uint32_t rsvd[4];
3239 uint32_t parmRo;
3240#ifdef __BIG_ENDIAN_BITFIELD
3241 uint32_t word5Rsvd:8;
3242 uint32_t remoteID:24;
3243#else /* __LITTLE_ENDIAN_BITFIELD */
3244 uint32_t remoteID:24;
3245 uint32_t word5Rsvd:8;
3246#endif
3247} GET_RPI;
3248
3249/* IOCB Command template for all FCP Initiator commands */
3250typedef struct {
3251 struct ulp_bde fcpi_cmnd; /* FCP_CMND payload descriptor */
3252 struct ulp_bde fcpi_rsp; /* Rcv buffer */
3253 uint32_t fcpi_parm;
3254 uint32_t fcpi_XRdy; /* transfer ready for IWRITE */
3255} FCPI_FIELDS;
3256
3257/* IOCB Command template for all FCP Target commands */
3258typedef struct {
3259 struct ulp_bde fcpt_Buffer[2]; /* FCP_CMND payload descriptor */
3260 uint32_t fcpt_Offset;
3261 uint32_t fcpt_Length; /* transfer ready for IWRITE */
3262} FCPT_FIELDS;
3263
3264/* SLI-2 IOCB structure definitions */
3265
3266/* IOCB Command template for 64 bit XMIT / XMIT_BCAST / XMIT_ELS */
3267typedef struct {
3268 ULP_BDL bdl;
3269 uint32_t xrsqRo; /* Starting Relative Offset */
3270 WORD5 w5; /* Header control/status word */
3271} XMT_SEQ_FIELDS64;
3272
3273/* IOCB Command template for 64 bit RCV_SEQUENCE64 */
3274typedef struct {
3275 struct ulp_bde64 rcvBde;
3276 uint32_t rsvd1;
3277 uint32_t xrsqRo; /* Starting Relative Offset */
3278 WORD5 w5; /* Header control/status word */
3279} RCV_SEQ_FIELDS64;
3280
3281/* IOCB Command template for ELS_REQUEST64 */
3282typedef struct {
3283 ULP_BDL bdl;
3284#ifdef __BIG_ENDIAN_BITFIELD
3285 uint32_t word4Rsvd:7;
3286 uint32_t fl:1;
3287 uint32_t myID:24;
3288 uint32_t word5Rsvd:8;
3289 uint32_t remoteID:24;
3290#else /* __LITTLE_ENDIAN_BITFIELD */
3291 uint32_t myID:24;
3292 uint32_t fl:1;
3293 uint32_t word4Rsvd:7;
3294 uint32_t remoteID:24;
3295 uint32_t word5Rsvd:8;
3296#endif
3297} ELS_REQUEST64;
3298
3299/* IOCB Command template for GEN_REQUEST64 */
3300typedef struct {
3301 ULP_BDL bdl;
3302 uint32_t xrsqRo; /* Starting Relative Offset */
3303 WORD5 w5; /* Header control/status word */
3304} GEN_REQUEST64;
3305
3306/* IOCB Command template for RCV_ELS_REQ64 */
3307typedef struct {
3308 struct ulp_bde64 elsReq;
3309 uint32_t rcvd1;
3310 uint32_t parmRo;
3311
3312#ifdef __BIG_ENDIAN_BITFIELD
3313 uint32_t word5Rsvd:8;
3314 uint32_t remoteID:24;
3315#else /* __LITTLE_ENDIAN_BITFIELD */
3316 uint32_t remoteID:24;
3317 uint32_t word5Rsvd:8;
3318#endif
3319} RCV_ELS_REQ64;
3320
9c2face6
JS		 3321/* IOCB Command template for RCV_SEQ64 */
3322struct rcv_seq64 {
3323 struct ulp_bde64 elsReq;
3324 uint32_t hbq_1;
3325 uint32_t parmRo;
3326#ifdef __BIG_ENDIAN_BITFIELD
3327 uint32_t rctl:8;
3328 uint32_t type:8;
3329 uint32_t dfctl:8;
3330 uint32_t ls:1;
3331 uint32_t fs:1;
3332 uint32_t rsvd2:3;
3333 uint32_t si:1;
3334 uint32_t bc:1;
3335 uint32_t rsvd3:1;
3336#else /* __LITTLE_ENDIAN_BITFIELD */
3337 uint32_t rsvd3:1;
3338 uint32_t bc:1;
3339 uint32_t si:1;
3340 uint32_t rsvd2:3;
3341 uint32_t fs:1;
3342 uint32_t ls:1;
3343 uint32_t dfctl:8;
3344 uint32_t type:8;
3345 uint32_t rctl:8;
3346#endif
3347};
3348
dea3101e
JB		 3349/* IOCB Command template for all 64 bit FCP Initiator commands */
3350typedef struct {
3351 ULP_BDL bdl;
3352 uint32_t fcpi_parm;
3353 uint32_t fcpi_XRdy; /* transfer ready for IWRITE */
3354} FCPI_FIELDS64;
3355
3356/* IOCB Command template for all 64 bit FCP Target commands */
3357typedef struct {
3358 ULP_BDL bdl;
3359 uint32_t fcpt_Offset;
3360 uint32_t fcpt_Length; /* transfer ready for IWRITE */
3361} FCPT_FIELDS64;
3362
57127f15
JS		 3363/* IOCB Command template for Async Status iocb commands */
3364typedef struct {
3365 uint32_t rsvd[4];
3366 uint32_t param;
3367#ifdef __BIG_ENDIAN_BITFIELD
3368 uint16_t evt_code; /* High order bits word 5 */
3369 uint16_t sub_ctxt_tag; /* Low order bits word 5 */
3370#else /* __LITTLE_ENDIAN_BITFIELD */
3371 uint16_t sub_ctxt_tag; /* High order bits word 5 */
3372 uint16_t evt_code; /* Low order bits word 5 */
3373#endif
3374} ASYNCSTAT_FIELDS;
3375#define ASYNC_TEMP_WARN 0x100
3376#define ASYNC_TEMP_SAFE 0x101
3377
ed957684
JS		 3378/* IOCB Command template for CMD_IOCB_RCV_ELS64_CX (0xB7)
3379 or CMD_IOCB_RCV_SEQ64_CX (0xB5) */
3380
3381struct rcv_sli3 {
3382 uint32_t word8Rsvd;
3383#ifdef __BIG_ENDIAN_BITFIELD
3384 uint16_t vpi;
3385 uint16_t word9Rsvd;
3386#else /* __LITTLE_ENDIAN */
3387 uint16_t word9Rsvd;
3388 uint16_t vpi;
3389#endif
3390 uint32_t word10Rsvd;
3391 uint32_t acc_len; /* accumulated length */
3392 struct ulp_bde64 bde2;
3393};
3394
76bb24ef
JS		 3395/* Structure used for a single HBQ entry */
3396struct lpfc_hbq_entry {
3397 struct ulp_bde64 bde;
3398 uint32_t buffer_tag;
3399};
92d7f7b0 3400
76bb24ef
JS		 3401/* IOCB Command template for QUE_XRI64_CX (0xB3) command */
3402typedef struct {
3403 struct lpfc_hbq_entry buff;
3404 uint32_t rsvd;
3405 uint32_t rsvd1;
3406} QUE_XRI64_CX_FIELDS;
3407
3408struct que_xri64cx_ext_fields {
3409 uint32_t iotag64_low;
3410 uint32_t iotag64_high;
3411 uint32_t ebde_count;
3412 uint32_t rsvd;
3413 struct lpfc_hbq_entry buff[5];
3414};
92d7f7b0 3415
81301a9b
JS		 3416struct sli3_bg_fields {
3417 uint32_t filler[6]; /* word 8-13 in IOCB */
3418 uint32_t bghm; /* word 14 - BlockGuard High Water Mark */
3419/* Bitfields for bgstat (BlockGuard Status - word 15 of IOCB) */
3420#define BGS_BIDIR_BG_PROF_MASK 0xff000000
3421#define BGS_BIDIR_BG_PROF_SHIFT 24
3422#define BGS_BIDIR_ERR_COND_FLAGS_MASK 0x003f0000
3423#define BGS_BIDIR_ERR_COND_SHIFT 16
3424#define BGS_BG_PROFILE_MASK 0x0000ff00
3425#define BGS_BG_PROFILE_SHIFT 8
3426#define BGS_INVALID_PROF_MASK 0x00000020
3427#define BGS_INVALID_PROF_SHIFT 5
3428#define BGS_UNINIT_DIF_BLOCK_MASK 0x00000010
3429#define BGS_UNINIT_DIF_BLOCK_SHIFT 4
3430#define BGS_HI_WATER_MARK_PRESENT_MASK 0x00000008
3431#define BGS_HI_WATER_MARK_PRESENT_SHIFT 3
3432#define BGS_REFTAG_ERR_MASK 0x00000004
3433#define BGS_REFTAG_ERR_SHIFT 2
3434#define BGS_APPTAG_ERR_MASK 0x00000002
3435#define BGS_APPTAG_ERR_SHIFT 1
3436#define BGS_GUARD_ERR_MASK 0x00000001
3437#define BGS_GUARD_ERR_SHIFT 0
3438 uint32_t bgstat; /* word 15 - BlockGuard Status */
3439};
3440
3441static inline uint32_t
3442lpfc_bgs_get_bidir_bg_prof(uint32_t bgstat)
3443{
3444 return (le32_to_cpu(bgstat) & BGS_BIDIR_BG_PROF_MASK) >>
3445 BGS_BIDIR_BG_PROF_SHIFT;
3446}
3447
3448static inline uint32_t
3449lpfc_bgs_get_bidir_err_cond(uint32_t bgstat)
3450{
3451 return (le32_to_cpu(bgstat) & BGS_BIDIR_ERR_COND_FLAGS_MASK) >>
3452 BGS_BIDIR_ERR_COND_SHIFT;
3453}
3454
3455static inline uint32_t
3456lpfc_bgs_get_bg_prof(uint32_t bgstat)
3457{
3458 return (le32_to_cpu(bgstat) & BGS_BG_PROFILE_MASK) >>
3459 BGS_BG_PROFILE_SHIFT;
3460}
3461
3462static inline uint32_t
3463lpfc_bgs_get_invalid_prof(uint32_t bgstat)
3464{
3465 return (le32_to_cpu(bgstat) & BGS_INVALID_PROF_MASK) >>
3466 BGS_INVALID_PROF_SHIFT;
3467}
3468
3469static inline uint32_t
3470lpfc_bgs_get_uninit_dif_block(uint32_t bgstat)
3471{
3472 return (le32_to_cpu(bgstat) & BGS_UNINIT_DIF_BLOCK_MASK) >>
3473 BGS_UNINIT_DIF_BLOCK_SHIFT;
3474}
3475
3476static inline uint32_t
3477lpfc_bgs_get_hi_water_mark_present(uint32_t bgstat)
3478{
3479 return (le32_to_cpu(bgstat) & BGS_HI_WATER_MARK_PRESENT_MASK) >>
3480 BGS_HI_WATER_MARK_PRESENT_SHIFT;
3481}
3482
3483static inline uint32_t
3484lpfc_bgs_get_reftag_err(uint32_t bgstat)
3485{
3486 return (le32_to_cpu(bgstat) & BGS_REFTAG_ERR_MASK) >>
3487 BGS_REFTAG_ERR_SHIFT;
3488}
3489
3490static inline uint32_t
3491lpfc_bgs_get_apptag_err(uint32_t bgstat)
3492{
3493 return (le32_to_cpu(bgstat) & BGS_APPTAG_ERR_MASK) >>
3494 BGS_APPTAG_ERR_SHIFT;
3495}
3496
3497static inline uint32_t
3498lpfc_bgs_get_guard_err(uint32_t bgstat)
3499{
3500 return (le32_to_cpu(bgstat) & BGS_GUARD_ERR_MASK) >>
3501 BGS_GUARD_ERR_SHIFT;
3502}
3503
34b02dcd
JS		 3504#define LPFC_EXT_DATA_BDE_COUNT 3
3505struct fcp_irw_ext {
3506 uint32_t io_tag64_low;
3507 uint32_t io_tag64_high;
3508#ifdef __BIG_ENDIAN_BITFIELD
3509 uint8_t reserved1;
3510 uint8_t reserved2;
3511 uint8_t reserved3;
3512 uint8_t ebde_count;
3513#else /* __LITTLE_ENDIAN */
3514 uint8_t ebde_count;
3515 uint8_t reserved3;
3516 uint8_t reserved2;
3517 uint8_t reserved1;
3518#endif
3519 uint32_t reserved4;
3520 struct ulp_bde64 rbde; /* response bde */
3521 struct ulp_bde64 dbde[LPFC_EXT_DATA_BDE_COUNT]; /* data BDE or BPL */
3522 uint8_t icd[32]; /* immediate command data (32 bytes) */
3523};
3524
dea3101e
JB		 3525typedef struct _IOCB { /* IOCB structure */
3526 union {
3527 GENERIC_RSP grsp; /* Generic response */
3528 XR_SEQ_FIELDS xrseq; /* XMIT / BCAST / RCV_SEQUENCE cmd */
3529 struct ulp_bde cont[3]; /* up to 3 continuation bdes */
3530 RCV_ELS_REQ rcvels; /* RCV_ELS_REQ template */
3531 AC_XRI acxri; /* ABORT / CLOSE_XRI template */
3532 A_MXRI64 amxri; /* abort multiple xri command overlay */
3533 GET_RPI getrpi; /* GET_RPI template */
3534 FCPI_FIELDS fcpi; /* FCP Initiator template */
3535 FCPT_FIELDS fcpt; /* FCP target template */
3536
3537 /* SLI-2 structures */
3538
ed957684
JS		 3539 struct ulp_bde64 cont64[2]; /* up to 2 64 bit continuation
3540 * bde_64s */
dea3101e
JB		 3541 ELS_REQUEST64 elsreq64; /* ELS_REQUEST template */
3542 GEN_REQUEST64 genreq64; /* GEN_REQUEST template */
3543 RCV_ELS_REQ64 rcvels64; /* RCV_ELS_REQ template */
3544 XMT_SEQ_FIELDS64 xseq64; /* XMIT / BCAST cmd */
3545 FCPI_FIELDS64 fcpi64; /* FCP 64 bit Initiator template */
3546 FCPT_FIELDS64 fcpt64; /* FCP 64 bit target template */
57127f15 3547 ASYNCSTAT_FIELDS asyncstat; /* async_status iocb */
76bb24ef 3548 QUE_XRI64_CX_FIELDS quexri64cx; /* que_xri64_cx fields */
9c2face6 3549 struct rcv_seq64 rcvseq64; /* RCV_SEQ64 and RCV_CONT64 */
dea3101e
JB		 3550
3551 uint32_t ulpWord[IOCB_WORD_SZ - 2]; /* generic 6 'words' */
3552 } un;
3553 union {
3554 struct {
3555#ifdef __BIG_ENDIAN_BITFIELD
3556 uint16_t ulpContext; /* High order bits word 6 */
3557 uint16_t ulpIoTag; /* Low order bits word 6 */
3558#else /* __LITTLE_ENDIAN_BITFIELD */
3559 uint16_t ulpIoTag; /* Low order bits word 6 */
3560 uint16_t ulpContext; /* High order bits word 6 */
3561#endif
3562 } t1;
3563 struct {
3564#ifdef __BIG_ENDIAN_BITFIELD
3565 uint16_t ulpContext; /* High order bits word 6 */
3566 uint16_t ulpIoTag1:2; /* Low order bits word 6 */
3567 uint16_t ulpIoTag0:14; /* Low order bits word 6 */
3568#else /* __LITTLE_ENDIAN_BITFIELD */
3569 uint16_t ulpIoTag0:14; /* Low order bits word 6 */
3570 uint16_t ulpIoTag1:2; /* Low order bits word 6 */
3571 uint16_t ulpContext; /* High order bits word 6 */
3572#endif
3573 } t2;
3574 } un1;
3575#define ulpContext un1.t1.ulpContext
3576#define ulpIoTag un1.t1.ulpIoTag
3577#define ulpIoTag0 un1.t2.ulpIoTag0
3578
3579#ifdef __BIG_ENDIAN_BITFIELD
3580 uint32_t ulpTimeout:8;
3581 uint32_t ulpXS:1;
3582 uint32_t ulpFCP2Rcvy:1;
3583 uint32_t ulpPU:2;
3584 uint32_t ulpIr:1;
3585 uint32_t ulpClass:3;
3586 uint32_t ulpCommand:8;
3587 uint32_t ulpStatus:4;
3588 uint32_t ulpBdeCount:2;
3589 uint32_t ulpLe:1;
3590 uint32_t ulpOwner:1; /* Low order bit word 7 */
3591#else /* __LITTLE_ENDIAN_BITFIELD */
3592 uint32_t ulpOwner:1; /* Low order bit word 7 */
3593 uint32_t ulpLe:1;
3594 uint32_t ulpBdeCount:2;
3595 uint32_t ulpStatus:4;
3596 uint32_t ulpCommand:8;
3597 uint32_t ulpClass:3;
3598 uint32_t ulpIr:1;
3599 uint32_t ulpPU:2;
3600 uint32_t ulpFCP2Rcvy:1;
3601 uint32_t ulpXS:1;
3602 uint32_t ulpTimeout:8;
3603#endif
92d7f7b0 3604
ed957684
JS		 3605 union {
3606 struct rcv_sli3 rcvsli3; /* words 8 - 15 */
76bb24ef
JS		 3607
3608 /* words 8-31 used for que_xri_cx iocb */
3609 struct que_xri64cx_ext_fields que_xri64cx_ext_words;
34b02dcd 3610 struct fcp_irw_ext fcp_ext;
ed957684 3611 uint32_t sli3Words[24]; /* 96 extra bytes for SLI-3 */
81301a9b
JS		 3612
3613 /* words 8-15 for BlockGuard */
3614 struct sli3_bg_fields sli3_bg;
ed957684
JS		 3615 } unsli3;
3616
3617#define ulpCt_h ulpXS
3618#define ulpCt_l ulpFCP2Rcvy
dea3101e 3619
ed957684
JS		 3620#define IOCB_FCP 1 /* IOCB is used for FCP ELS cmds-ulpRsvByte */
3621#define IOCB_IP 2 /* IOCB is used for IP ELS cmds */
dea3101e
JB		 3622#define PARM_UNUSED 0 /* PU field (Word 4) not used */
3623#define PARM_REL_OFF 1 /* PU field (Word 4) = R. O. */
3624#define PARM_READ_CHECK 2 /* PU field (Word 4) = Data Transfer Length */
92d7f7b0 3625#define PARM_NPIV_DID 3
dea3101e
JB		 3626#define CLASS1 0 /* Class 1 */
3627#define CLASS2 1 /* Class 2 */
3628#define CLASS3 2 /* Class 3 */
3629#define CLASS_FCP_INTERMIX 7 /* FCP Data->Cls 1, all else->Cls 2 */
3630
3631#define IOSTAT_SUCCESS 0x0 /* ulpStatus - HBA defined */
3632#define IOSTAT_FCP_RSP_ERROR 0x1
3633#define IOSTAT_REMOTE_STOP 0x2
3634#define IOSTAT_LOCAL_REJECT 0x3
3635#define IOSTAT_NPORT_RJT 0x4
3636#define IOSTAT_FABRIC_RJT 0x5
3637#define IOSTAT_NPORT_BSY 0x6
3638#define IOSTAT_FABRIC_BSY 0x7
3639#define IOSTAT_INTERMED_RSP 0x8
3640#define IOSTAT_LS_RJT 0x9
3641#define IOSTAT_BA_RJT 0xA
3642#define IOSTAT_RSVD1 0xB
3643#define IOSTAT_RSVD2 0xC
3644#define IOSTAT_RSVD3 0xD
3645#define IOSTAT_RSVD4 0xE
92d7f7b0 3646#define IOSTAT_NEED_BUFFER 0xF
dea3101e
JB		 3647#define IOSTAT_DRIVER_REJECT 0x10 /* ulpStatus - Driver defined */
3648#define IOSTAT_DEFAULT 0xF /* Same as rsvd5 for now */
3649#define IOSTAT_CNT 0x11
3650
3651} IOCB_t;
3652
3653
3654#define SLI1_SLIM_SIZE (4 * 1024)
3655
3656/* Up to 498 IOCBs will fit into 16k
3657 * 256 (MAILBOX_t) + 140 (PCB_t) + ( 32 (IOCB_t) * 498 ) = < 16384
3658 */
ed957684 3659#define SLI2_SLIM_SIZE (64 * 1024)
dea3101e
JB		 3660
3661/* Maximum IOCBs that will fit in SLI2 slim */
3662#define MAX_SLI2_IOCB 498
ed957684
JS		 3663#define MAX_SLIM_IOCB_SIZE (SLI2_SLIM_SIZE - \
3664 (sizeof(MAILBOX_t) + sizeof(PCB_t)))
3665
3666/* HBQ entries are 4 words each = 4k */
3667#define LPFC_TOTAL_HBQ_SIZE (sizeof(struct lpfc_hbq_entry) * \
3668 lpfc_sli_hbq_count())
dea3101e
JB		 3669
3670struct lpfc_sli2_slim {
3671 MAILBOX_t mbx;
3672 PCB_t pcb;
ed957684 3673 IOCB_t IOCBs[MAX_SLIM_IOCB_SIZE];
dea3101e
JB		 3674};
3675
2e0fef85
JS		 3676/*
3677 * This function checks PCI device to allow special handling for LC HBAs.
3678 *
3679 * Parameters:
3680 * device : struct pci_dev 's device field
3681 *
3682 * return 1 => TRUE
3683 * 0 => FALSE
3684 */
dea3101e
JB		 3685static inline int
3686lpfc_is_LC_HBA(unsigned short device)
3687{
3688 if ((device == PCI_DEVICE_ID_TFLY) ||
3689 (device == PCI_DEVICE_ID_PFLY) ||
3690 (device == PCI_DEVICE_ID_LP101) ||
3691 (device == PCI_DEVICE_ID_BMID) ||
3692 (device == PCI_DEVICE_ID_BSMB) ||
3693 (device == PCI_DEVICE_ID_ZMID) ||
3694 (device == PCI_DEVICE_ID_ZSMB) ||
09372820
JS		 3695 (device == PCI_DEVICE_ID_SAT_MID) ||
3696 (device == PCI_DEVICE_ID_SAT_SMB) ||
dea3101e
JB		 3697 (device == PCI_DEVICE_ID_RFLY))
3698 return 1;
3699 else
3700 return 0;
3701}
858c9f6c
JS		 3702
3703/*
3704 * Determine if an IOCB failed because of a link event or firmware reset.
3705 */
3706
3707static inline int
3708lpfc_error_lost_link(IOCB_t *iocbp)
3709{
3710 return (iocbp->ulpStatus == IOSTAT_LOCAL_REJECT &&
3711 (iocbp->un.ulpWord[4] == IOERR_SLI_ABORTED ||
3712 iocbp->un.ulpWord[4] == IOERR_LINK_DOWN ||
3713 iocbp->un.ulpWord[4] == IOERR_SLI_DOWN));
3714}
84774a4d
JS		 3715
3716#define MENLO_TRANSPORT_TYPE 0xfe
3717#define MENLO_CONTEXT 0
3718#define MENLO_PU 3
3719#define MENLO_TIMEOUT 30
3720#define SETVAR_MLOMNT 0x103107
3721#define SETVAR_MLORST 0x103007
da0436e9
JS		 3722
3723#define BPL_ALIGN_SZ 8 /* 8 byte alignment for bpl and mbufs */
Ubuntu Eoan Linux kernel mirror