]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/scsi/pm8001/pm8001_init.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pm80xx: configure PHY settings based on subsystem vendor ID
[mirror_ubuntu-artful-kernel.git] / drivers / scsi / pm8001 / pm8001_init.c
CommitLineData
dbf9bfe6 1/*
e5742101 2 * PMC-Sierra PM8001/8081/8088/8089 SAS/SATA based host adapters driver
dbf9bfe6 3 *
4 * Copyright (c) 2008-2009 USI Co., Ltd.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
21 *
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
25 *
26 * NO WARRANTY
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
38 *
39 */
40
5a0e3ad6 41#include <linux/slab.h>
dbf9bfe6 42#include "pm8001_sas.h"
43#include "pm8001_chips.h"
44
45static struct scsi_transport_template *pm8001_stt;
46
e5742101
S		 47/**
48 * chip info structure to identify chip key functionality as
49 * encryption available/not, no of ports, hw specific function ref
50 */
dbf9bfe6 51static const struct pm8001_chip_info pm8001_chips[] = {
e5742101 52 [chip_8001] = {0, 8, &pm8001_8001_dispatch,},
f5860992
S		 53 [chip_8008] = {0, 8, &pm8001_80xx_dispatch,},
54 [chip_8009] = {1, 8, &pm8001_80xx_dispatch,},
55 [chip_8018] = {0, 16, &pm8001_80xx_dispatch,},
56 [chip_8019] = {1, 16, &pm8001_80xx_dispatch,},
a9a923e5
AKS		 57 [chip_8074] = {0, 8, &pm8001_80xx_dispatch,},
58 [chip_8076] = {0, 16, &pm8001_80xx_dispatch,},
59 [chip_8077] = {0, 16, &pm8001_80xx_dispatch,},
d8571b1e 60 [chip_8006] = {0, 16, &pm8001_80xx_dispatch,},
dbf9bfe6 61};
62static int pm8001_id;
63
64LIST_HEAD(hba_list);
65
429305e4
TH		 66struct workqueue_struct *pm8001_wq;
67
dbf9bfe6 68/**
69 * The main structure which LLDD must register for scsi core.
70 */
71static struct scsi_host_template pm8001_sht = {
72 .module = THIS_MODULE,
73 .name = DRV_NAME,
74 .queuecommand = sas_queuecommand,
75 .target_alloc = sas_target_alloc,
11e16364 76 .slave_configure = sas_slave_configure,
dbf9bfe6 77 .scan_finished = pm8001_scan_finished,
78 .scan_start = pm8001_scan_start,
79 .change_queue_depth = sas_change_queue_depth,
dbf9bfe6 80 .bios_param = sas_bios_param,
81 .can_queue = 1,
dbf9bfe6 82 .this_id = -1,
83 .sg_tablesize = SG_ALL,
84 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
85 .use_clustering = ENABLE_CLUSTERING,
86 .eh_device_reset_handler = sas_eh_device_reset_handler,
87 .eh_bus_reset_handler = sas_eh_bus_reset_handler,
dbf9bfe6 88 .target_destroy = sas_target_destroy,
89 .ioctl = sas_ioctl,
90 .shost_attrs = pm8001_host_attrs,
2ecb204d 91 .use_blk_tags = 1,
c40ecc12 92 .track_queue_depth = 1,
dbf9bfe6 93};
94
95/**
96 * Sas layer call this function to execute specific task.
97 */
98static struct sas_domain_function_template pm8001_transport_ops = {
99 .lldd_dev_found = pm8001_dev_found,
100 .lldd_dev_gone = pm8001_dev_gone,
101
102 .lldd_execute_task = pm8001_queue_command,
103 .lldd_control_phy = pm8001_phy_control,
104
105 .lldd_abort_task = pm8001_abort_task,
106 .lldd_abort_task_set = pm8001_abort_task_set,
107 .lldd_clear_aca = pm8001_clear_aca,
108 .lldd_clear_task_set = pm8001_clear_task_set,
109 .lldd_I_T_nexus_reset = pm8001_I_T_nexus_reset,
110 .lldd_lu_reset = pm8001_lu_reset,
111 .lldd_query_task = pm8001_query_task,
112};
113
114/**
115 *pm8001_phy_init - initiate our adapter phys
116 *@pm8001_ha: our hba structure.
117 *@phy_id: phy id.
118 */
6f039790 119static void pm8001_phy_init(struct pm8001_hba_info *pm8001_ha, int phy_id)
dbf9bfe6 120{
121 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
122 struct asd_sas_phy *sas_phy = &phy->sas_phy;
123 phy->phy_state = 0;
124 phy->pm8001_ha = pm8001_ha;
125 sas_phy->enabled = (phy_id < pm8001_ha->chip->n_phy) ? 1 : 0;
126 sas_phy->class = SAS;
127 sas_phy->iproto = SAS_PROTOCOL_ALL;
128 sas_phy->tproto = 0;
129 sas_phy->type = PHY_TYPE_PHYSICAL;
130 sas_phy->role = PHY_ROLE_INITIATOR;
131 sas_phy->oob_mode = OOB_NOT_CONNECTED;
132 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
133 sas_phy->id = phy_id;
134 sas_phy->sas_addr = &pm8001_ha->sas_addr[0];
135 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
136 sas_phy->ha = (struct sas_ha_struct *)pm8001_ha->shost->hostdata;
137 sas_phy->lldd_phy = phy;
138}
139
140/**
141 *pm8001_free - free hba
142 *@pm8001_ha: our hba structure.
143 *
144 */
145static void pm8001_free(struct pm8001_hba_info *pm8001_ha)
146{
147 int i;
dbf9bfe6 148
149 if (!pm8001_ha)
150 return;
151
152 for (i = 0; i < USI_MAX_MEMCNT; i++) {
153 if (pm8001_ha->memoryMap.region[i].virt_ptr != NULL) {
154 pci_free_consistent(pm8001_ha->pdev,
bfb4809f
S		 155 (pm8001_ha->memoryMap.region[i].total_len +
156 pm8001_ha->memoryMap.region[i].alignment),
dbf9bfe6 157 pm8001_ha->memoryMap.region[i].virt_ptr,
158 pm8001_ha->memoryMap.region[i].phys_addr);
159 }
160 }
161 PM8001_CHIP_DISP->chip_iounmap(pm8001_ha);
162 if (pm8001_ha->shost)
163 scsi_host_put(pm8001_ha->shost);
429305e4 164 flush_workqueue(pm8001_wq);
dbf9bfe6 165 kfree(pm8001_ha->tags);
166 kfree(pm8001_ha);
167}
168
169#ifdef PM8001_USE_TASKLET
1245ee59
S		 170
171/**
172 * tasklet for 64 msi-x interrupt handler
173 * @opaque: the passed general host adapter struct
174 * Note: pm8001_tasklet is common for pm8001 & pm80xx
175 */
dbf9bfe6 176static void pm8001_tasklet(unsigned long opaque)
177{
178 struct pm8001_hba_info *pm8001_ha;
6cd60b37
NG		 179 struct isr_param *irq_vector;
180
181 irq_vector = (struct isr_param *)opaque;
182 pm8001_ha = irq_vector->drv_inst;
dbf9bfe6 183 if (unlikely(!pm8001_ha))
184 BUG_ON(1);
6cd60b37 185 PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
1245ee59
S		 186}
187#endif
188
1245ee59
S		 189/**
190 * pm8001_interrupt_handler_msix - main MSIX interrupt handler.
191 * It obtains the vector number and calls the equivalent bottom
192 * half or services directly.
193 * @opaque: the passed outbound queue/vector. Host structure is
194 * retrieved from the same.
195 */
196static irqreturn_t pm8001_interrupt_handler_msix(int irq, void *opaque)
197{
6cd60b37
NG		 198 struct isr_param *irq_vector;
199 struct pm8001_hba_info *pm8001_ha;
1245ee59 200 irqreturn_t ret = IRQ_HANDLED;
6cd60b37
NG		 201 irq_vector = (struct isr_param *)opaque;
202 pm8001_ha = irq_vector->drv_inst;
203
1245ee59
S		 204 if (unlikely(!pm8001_ha))
205 return IRQ_NONE;
206 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
207 return IRQ_NONE;
1245ee59 208#ifdef PM8001_USE_TASKLET
6cd60b37 209 tasklet_schedule(&pm8001_ha->tasklet[irq_vector->irq_id]);
1245ee59 210#else
6cd60b37 211 ret = PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
dbf9bfe6 212#endif
1245ee59
S		 213 return ret;
214}
dbf9bfe6 215
1245ee59
S		 216/**
217 * pm8001_interrupt_handler_intx - main INTx interrupt handler.
218 * @dev_id: sas_ha structure. The HBA is retrieved from sas_has structure.
219 */
dbf9bfe6 220
1245ee59 221static irqreturn_t pm8001_interrupt_handler_intx(int irq, void *dev_id)
dbf9bfe6 222{
223 struct pm8001_hba_info *pm8001_ha;
224 irqreturn_t ret = IRQ_HANDLED;
1245ee59 225 struct sas_ha_struct *sha = dev_id;
dbf9bfe6 226 pm8001_ha = sha->lldd_ha;
227 if (unlikely(!pm8001_ha))
228 return IRQ_NONE;
229 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
230 return IRQ_NONE;
1245ee59 231
dbf9bfe6 232#ifdef PM8001_USE_TASKLET
6cd60b37 233 tasklet_schedule(&pm8001_ha->tasklet[0]);
dbf9bfe6 234#else
f74cf271 235 ret = PM8001_CHIP_DISP->isr(pm8001_ha, 0);
dbf9bfe6 236#endif
237 return ret;
238}
239
240/**
241 * pm8001_alloc - initiate our hba structure and 6 DMAs area.
242 * @pm8001_ha:our hba structure.
243 *
244 */
e590adfd
S		 245static int pm8001_alloc(struct pm8001_hba_info *pm8001_ha,
246 const struct pci_device_id *ent)
dbf9bfe6 247{
248 int i;
249 spin_lock_init(&pm8001_ha->lock);
646cdf00 250 spin_lock_init(&pm8001_ha->bitmap_lock);
e590adfd
S		 251 PM8001_INIT_DBG(pm8001_ha,
252 pm8001_printk("pm8001_alloc: PHY:%x\n",
253 pm8001_ha->chip->n_phy));
1cc943ae 254 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
dbf9bfe6 255 pm8001_phy_init(pm8001_ha, i);
1cc943ae 256 pm8001_ha->port[i].wide_port_phymap = 0;
257 pm8001_ha->port[i].port_attached = 0;
258 pm8001_ha->port[i].port_state = 0;
259 INIT_LIST_HEAD(&pm8001_ha->port[i].list);
260 }
dbf9bfe6 261
97ee2088 262 pm8001_ha->tags = kzalloc(PM8001_MAX_CCB, GFP_KERNEL);
263 if (!pm8001_ha->tags)
264 goto err_out;
dbf9bfe6 265 /* MPI Memory region 1 for AAP Event Log for fw */
266 pm8001_ha->memoryMap.region[AAP1].num_elements = 1;
267 pm8001_ha->memoryMap.region[AAP1].element_size = PM8001_EVENT_LOG_SIZE;
268 pm8001_ha->memoryMap.region[AAP1].total_len = PM8001_EVENT_LOG_SIZE;
269 pm8001_ha->memoryMap.region[AAP1].alignment = 32;
270
271 /* MPI Memory region 2 for IOP Event Log for fw */
272 pm8001_ha->memoryMap.region[IOP].num_elements = 1;
273 pm8001_ha->memoryMap.region[IOP].element_size = PM8001_EVENT_LOG_SIZE;
274 pm8001_ha->memoryMap.region[IOP].total_len = PM8001_EVENT_LOG_SIZE;
275 pm8001_ha->memoryMap.region[IOP].alignment = 32;
276
e590adfd
S		 277 for (i = 0; i < PM8001_MAX_SPCV_INB_NUM; i++) {
278 /* MPI Memory region 3 for consumer Index of inbound queues */
279 pm8001_ha->memoryMap.region[CI+i].num_elements = 1;
280 pm8001_ha->memoryMap.region[CI+i].element_size = 4;
281 pm8001_ha->memoryMap.region[CI+i].total_len = 4;
282 pm8001_ha->memoryMap.region[CI+i].alignment = 4;
283
284 if ((ent->driver_data) != chip_8001) {
285 /* MPI Memory region 5 inbound queues */
286 pm8001_ha->memoryMap.region[IB+i].num_elements =
287 PM8001_MPI_QUEUE;
288 pm8001_ha->memoryMap.region[IB+i].element_size = 128;
289 pm8001_ha->memoryMap.region[IB+i].total_len =
290 PM8001_MPI_QUEUE * 128;
291 pm8001_ha->memoryMap.region[IB+i].alignment = 128;
292 } else {
293 pm8001_ha->memoryMap.region[IB+i].num_elements =
294 PM8001_MPI_QUEUE;
295 pm8001_ha->memoryMap.region[IB+i].element_size = 64;
296 pm8001_ha->memoryMap.region[IB+i].total_len =
297 PM8001_MPI_QUEUE * 64;
298 pm8001_ha->memoryMap.region[IB+i].alignment = 64;
299 }
300 }
301
302 for (i = 0; i < PM8001_MAX_SPCV_OUTB_NUM; i++) {
303 /* MPI Memory region 4 for producer Index of outbound queues */
304 pm8001_ha->memoryMap.region[PI+i].num_elements = 1;
305 pm8001_ha->memoryMap.region[PI+i].element_size = 4;
306 pm8001_ha->memoryMap.region[PI+i].total_len = 4;
307 pm8001_ha->memoryMap.region[PI+i].alignment = 4;
308
309 if (ent->driver_data != chip_8001) {
310 /* MPI Memory region 6 Outbound queues */
311 pm8001_ha->memoryMap.region[OB+i].num_elements =
312 PM8001_MPI_QUEUE;
313 pm8001_ha->memoryMap.region[OB+i].element_size = 128;
314 pm8001_ha->memoryMap.region[OB+i].total_len =
315 PM8001_MPI_QUEUE * 128;
316 pm8001_ha->memoryMap.region[OB+i].alignment = 128;
317 } else {
318 /* MPI Memory region 6 Outbound queues */
319 pm8001_ha->memoryMap.region[OB+i].num_elements =
320 PM8001_MPI_QUEUE;
321 pm8001_ha->memoryMap.region[OB+i].element_size = 64;
322 pm8001_ha->memoryMap.region[OB+i].total_len =
323 PM8001_MPI_QUEUE * 64;
324 pm8001_ha->memoryMap.region[OB+i].alignment = 64;
325 }
dbf9bfe6 326
e590adfd 327 }
dbf9bfe6 328 /* Memory region write DMA*/
329 pm8001_ha->memoryMap.region[NVMD].num_elements = 1;
330 pm8001_ha->memoryMap.region[NVMD].element_size = 4096;
331 pm8001_ha->memoryMap.region[NVMD].total_len = 4096;
332 /* Memory region for devices*/
333 pm8001_ha->memoryMap.region[DEV_MEM].num_elements = 1;
334 pm8001_ha->memoryMap.region[DEV_MEM].element_size = PM8001_MAX_DEVICES *
335 sizeof(struct pm8001_device);
336 pm8001_ha->memoryMap.region[DEV_MEM].total_len = PM8001_MAX_DEVICES *
337 sizeof(struct pm8001_device);
338
339 /* Memory region for ccb_info*/
340 pm8001_ha->memoryMap.region[CCB_MEM].num_elements = 1;
341 pm8001_ha->memoryMap.region[CCB_MEM].element_size = PM8001_MAX_CCB *
342 sizeof(struct pm8001_ccb_info);
343 pm8001_ha->memoryMap.region[CCB_MEM].total_len = PM8001_MAX_CCB *
344 sizeof(struct pm8001_ccb_info);
345
1c75a679
S		 346 /* Memory region for fw flash */
347 pm8001_ha->memoryMap.region[FW_FLASH].total_len = 4096;
348
d078b511
AKS		 349 pm8001_ha->memoryMap.region[FORENSIC_MEM].num_elements = 1;
350 pm8001_ha->memoryMap.region[FORENSIC_MEM].total_len = 0x10000;
351 pm8001_ha->memoryMap.region[FORENSIC_MEM].element_size = 0x10000;
352 pm8001_ha->memoryMap.region[FORENSIC_MEM].alignment = 0x10000;
dbf9bfe6 353 for (i = 0; i < USI_MAX_MEMCNT; i++) {
354 if (pm8001_mem_alloc(pm8001_ha->pdev,
355 &pm8001_ha->memoryMap.region[i].virt_ptr,
356 &pm8001_ha->memoryMap.region[i].phys_addr,
357 &pm8001_ha->memoryMap.region[i].phys_addr_hi,
358 &pm8001_ha->memoryMap.region[i].phys_addr_lo,
359 pm8001_ha->memoryMap.region[i].total_len,
360 pm8001_ha->memoryMap.region[i].alignment) != 0) {
361 PM8001_FAIL_DBG(pm8001_ha,
362 pm8001_printk("Mem%d alloc failed\n",
363 i));
364 goto err_out;
365 }
366 }
367
368 pm8001_ha->devices = pm8001_ha->memoryMap.region[DEV_MEM].virt_ptr;
369 for (i = 0; i < PM8001_MAX_DEVICES; i++) {
aa9f8328 370 pm8001_ha->devices[i].dev_type = SAS_PHY_UNUSED;
dbf9bfe6 371 pm8001_ha->devices[i].id = i;
372 pm8001_ha->devices[i].device_id = PM8001_MAX_DEVICES;
373 pm8001_ha->devices[i].running_req = 0;
374 }
375 pm8001_ha->ccb_info = pm8001_ha->memoryMap.region[CCB_MEM].virt_ptr;
376 for (i = 0; i < PM8001_MAX_CCB; i++) {
377 pm8001_ha->ccb_info[i].ccb_dma_handle =
378 pm8001_ha->memoryMap.region[CCB_MEM].phys_addr +
379 i * sizeof(struct pm8001_ccb_info);
97ee2088 380 pm8001_ha->ccb_info[i].task = NULL;
381 pm8001_ha->ccb_info[i].ccb_tag = 0xffffffff;
382 pm8001_ha->ccb_info[i].device = NULL;
dbf9bfe6 383 ++pm8001_ha->tags_num;
384 }
385 pm8001_ha->flags = PM8001F_INIT_TIME;
386 /* Initialize tags */
387 pm8001_tag_init(pm8001_ha);
388 return 0;
389err_out:
390 return 1;
391}
392
393/**
394 * pm8001_ioremap - remap the pci high physical address to kernal virtual
395 * address so that we can access them.
396 * @pm8001_ha:our hba structure.
397 */
398static int pm8001_ioremap(struct pm8001_hba_info *pm8001_ha)
399{
400 u32 bar;
401 u32 logicalBar = 0;
402 struct pci_dev *pdev;
403
404 pdev = pm8001_ha->pdev;
405 /* map pci mem (PMC pci base 0-3)*/
406 for (bar = 0; bar < 6; bar++) {
407 /*
408 ** logical BARs for SPC:
409 ** bar 0 and 1 - logical BAR0
410 ** bar 2 and 3 - logical BAR1
411 ** bar4 - logical BAR2
412 ** bar5 - logical BAR3
413 ** Skip the appropriate assignments:
414 */
415 if ((bar == 1) || (bar == 3))
416 continue;
417 if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) {
418 pm8001_ha->io_mem[logicalBar].membase =
419 pci_resource_start(pdev, bar);
420 pm8001_ha->io_mem[logicalBar].membase &=
421 (u32)PCI_BASE_ADDRESS_MEM_MASK;
422 pm8001_ha->io_mem[logicalBar].memsize =
423 pci_resource_len(pdev, bar);
424 pm8001_ha->io_mem[logicalBar].memvirtaddr =
425 ioremap(pm8001_ha->io_mem[logicalBar].membase,
426 pm8001_ha->io_mem[logicalBar].memsize);
427 PM8001_INIT_DBG(pm8001_ha,
e590adfd
S		 428 pm8001_printk("PCI: bar %d, logicalBar %d ",
429 bar, logicalBar));
430 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
431 "base addr %llx virt_addr=%llx len=%d\n",
432 (u64)pm8001_ha->io_mem[logicalBar].membase,
da1dccce
AKS		 433 (u64)(unsigned long)
434 pm8001_ha->io_mem[logicalBar].memvirtaddr,
dbf9bfe6 435 pm8001_ha->io_mem[logicalBar].memsize));
436 } else {
437 pm8001_ha->io_mem[logicalBar].membase = 0;
438 pm8001_ha->io_mem[logicalBar].memsize = 0;
439 pm8001_ha->io_mem[logicalBar].memvirtaddr = 0;
440 }
441 logicalBar++;
442 }
443 return 0;
444}
445
446/**
447 * pm8001_pci_alloc - initialize our ha card structure
448 * @pdev: pci device.
449 * @ent: ent
450 * @shost: scsi host struct which has been initialized before.
451 */
6f039790 452static struct pm8001_hba_info *pm8001_pci_alloc(struct pci_dev *pdev,
e590adfd
S		 453 const struct pci_device_id *ent,
454 struct Scsi_Host *shost)
455
dbf9bfe6 456{
457 struct pm8001_hba_info *pm8001_ha;
458 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
6cd60b37 459 int j;
dbf9bfe6 460
461 pm8001_ha = sha->lldd_ha;
462 if (!pm8001_ha)
463 return NULL;
464
465 pm8001_ha->pdev = pdev;
466 pm8001_ha->dev = &pdev->dev;
e590adfd 467 pm8001_ha->chip_id = ent->driver_data;
dbf9bfe6 468 pm8001_ha->chip = &pm8001_chips[pm8001_ha->chip_id];
469 pm8001_ha->irq = pdev->irq;
470 pm8001_ha->sas = sha;
471 pm8001_ha->shost = shost;
472 pm8001_ha->id = pm8001_id++;
dbf9bfe6 473 pm8001_ha->logging_level = 0x01;
474 sprintf(pm8001_ha->name, "%s%d", DRV_NAME, pm8001_ha->id);
f74cf271
S		 475 /* IOMB size is 128 for 8088/89 controllers */
476 if (pm8001_ha->chip_id != chip_8001)
477 pm8001_ha->iomb_size = IOMB_SIZE_SPCV;
478 else
479 pm8001_ha->iomb_size = IOMB_SIZE_SPC;
480
dbf9bfe6 481#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 482 /* Tasklet for non msi-x interrupt handler */
483 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
484 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
485 (unsigned long)&(pm8001_ha->irq_vector[0]));
486 else
487 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
488 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
489 (unsigned long)&(pm8001_ha->irq_vector[j]));
dbf9bfe6 490#endif
491 pm8001_ioremap(pm8001_ha);
e590adfd 492 if (!pm8001_alloc(pm8001_ha, ent))
dbf9bfe6 493 return pm8001_ha;
494 pm8001_free(pm8001_ha);
495 return NULL;
496}
497
498/**
499 * pci_go_44 - pm8001 specified, its DMA is 44 bit rather than 64 bit
500 * @pdev: pci device.
501 */
502static int pci_go_44(struct pci_dev *pdev)
503{
504 int rc;
505
506 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(44))) {
507 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(44));
508 if (rc) {
509 rc = pci_set_consistent_dma_mask(pdev,
510 DMA_BIT_MASK(32));
511 if (rc) {
512 dev_printk(KERN_ERR, &pdev->dev,
513 "44-bit DMA enable failed\n");
514 return rc;
515 }
516 }
517 } else {
518 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
519 if (rc) {
520 dev_printk(KERN_ERR, &pdev->dev,
521 "32-bit DMA enable failed\n");
522 return rc;
523 }
524 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
525 if (rc) {
526 dev_printk(KERN_ERR, &pdev->dev,
527 "32-bit consistent DMA enable failed\n");
528 return rc;
529 }
530 }
531 return rc;
532}
533
534/**
535 * pm8001_prep_sas_ha_init - allocate memory in general hba struct && init them.
536 * @shost: scsi host which has been allocated outside.
537 * @chip_info: our ha struct.
538 */
6f039790
GKH		 539static int pm8001_prep_sas_ha_init(struct Scsi_Host *shost,
540 const struct pm8001_chip_info *chip_info)
dbf9bfe6 541{
542 int phy_nr, port_nr;
543 struct asd_sas_phy **arr_phy;
544 struct asd_sas_port **arr_port;
545 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
546
547 phy_nr = chip_info->n_phy;
548 port_nr = phy_nr;
549 memset(sha, 0x00, sizeof(*sha));
550 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
551 if (!arr_phy)
552 goto exit;
553 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
554 if (!arr_port)
555 goto exit_free2;
556
557 sha->sas_phy = arr_phy;
558 sha->sas_port = arr_port;
559 sha->lldd_ha = kzalloc(sizeof(struct pm8001_hba_info), GFP_KERNEL);
560 if (!sha->lldd_ha)
561 goto exit_free1;
562
563 shost->transportt = pm8001_stt;
564 shost->max_id = PM8001_MAX_DEVICES;
565 shost->max_lun = 8;
566 shost->max_channel = 0;
567 shost->unique_id = pm8001_id;
568 shost->max_cmd_len = 16;
569 shost->can_queue = PM8001_CAN_QUEUE;
570 shost->cmd_per_lun = 32;
571 return 0;
572exit_free1:
573 kfree(arr_port);
574exit_free2:
575 kfree(arr_phy);
576exit:
577 return -1;
578}
579
580/**
581 * pm8001_post_sas_ha_init - initialize general hba struct defined in libsas
582 * @shost: scsi host which has been allocated outside
583 * @chip_info: our ha struct.
584 */
6f039790
GKH		 585static void pm8001_post_sas_ha_init(struct Scsi_Host *shost,
586 const struct pm8001_chip_info *chip_info)
dbf9bfe6 587{
588 int i = 0;
589 struct pm8001_hba_info *pm8001_ha;
590 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
591
592 pm8001_ha = sha->lldd_ha;
593 for (i = 0; i < chip_info->n_phy; i++) {
594 sha->sas_phy[i] = &pm8001_ha->phy[i].sas_phy;
595 sha->sas_port[i] = &pm8001_ha->port[i].sas_port;
596 }
597 sha->sas_ha_name = DRV_NAME;
598 sha->dev = pm8001_ha->dev;
599
600 sha->lldd_module = THIS_MODULE;
601 sha->sas_addr = &pm8001_ha->sas_addr[0];
602 sha->num_phys = chip_info->n_phy;
dbf9bfe6 603 sha->core.shost = shost;
604}
605
606/**
607 * pm8001_init_sas_add - initialize sas address
608 * @chip_info: our ha struct.
609 *
610 * Currently we just set the fixed SAS address to our HBA,for manufacture,
611 * it should read from the EEPROM
612 */
613static void pm8001_init_sas_add(struct pm8001_hba_info *pm8001_ha)
614{
a33a0155 615 u8 i, j;
dbf9bfe6 616#ifdef PM8001_READ_VPD
a33a0155
S		 617 /* For new SPC controllers WWN is stored in flash vpd
618 * For SPC/SPCve controllers WWN is stored in EEPROM
619 * For Older SPC WWN is stored in NVMD
620 */
dbf9bfe6 621 DECLARE_COMPLETION_ONSTACK(completion);
7c8356d9 622 struct pm8001_ioctl_payload payload;
a33a0155 623 u16 deviceid;
5b4ce882
TH		 624 int rc;
625
a33a0155 626 pci_read_config_word(pm8001_ha->pdev, PCI_DEVICE_ID, &deviceid);
dbf9bfe6 627 pm8001_ha->nvmd_completion = &completion;
a33a0155
S		 628
629 if (pm8001_ha->chip_id == chip_8001) {
f49d2132 630 if (deviceid == 0x8081 || deviceid == 0x0042) {
a33a0155
S		 631 payload.minor_function = 4;
632 payload.length = 4096;
633 } else {
634 payload.minor_function = 0;
635 payload.length = 128;
636 }
637 } else {
638 payload.minor_function = 1;
639 payload.length = 4096;
640 }
641 payload.offset = 0;
642 payload.func_specific = kzalloc(payload.length, GFP_KERNEL);
5b4ce882
TH		 643 if (!payload.func_specific) {
644 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("mem alloc fail\n"));
645 return;
646 }
647 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
648 if (rc) {
649 kfree(payload.func_specific);
650 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
651 return;
652 }
dbf9bfe6 653 wait_for_completion(&completion);
a33a0155
S		 654
655 for (i = 0, j = 0; i <= 7; i++, j++) {
656 if (pm8001_ha->chip_id == chip_8001) {
657 if (deviceid == 0x8081)
658 pm8001_ha->sas_addr[j] =
659 payload.func_specific[0x704 + i];
f49d2132
BG		 660 else if (deviceid == 0x0042)
661 pm8001_ha->sas_addr[j] =
662 payload.func_specific[0x010 + i];
a33a0155
S		 663 } else
664 pm8001_ha->sas_addr[j] =
665 payload.func_specific[0x804 + i];
666 }
667
dbf9bfe6 668 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
a33a0155
S		 669 memcpy(&pm8001_ha->phy[i].dev_sas_addr,
670 pm8001_ha->sas_addr, SAS_ADDR_SIZE);
dbf9bfe6 671 PM8001_INIT_DBG(pm8001_ha,
a33a0155 672 pm8001_printk("phy %d sas_addr = %016llx\n", i,
7c8356d9 673 pm8001_ha->phy[i].dev_sas_addr));
dbf9bfe6 674 }
5b4ce882 675 kfree(payload.func_specific);
dbf9bfe6 676#else
677 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
7c8356d9 678 pm8001_ha->phy[i].dev_sas_addr = 0x50010c600047f9d0ULL;
dbf9bfe6 679 pm8001_ha->phy[i].dev_sas_addr =
680 cpu_to_be64((u64)
681 (*(u64 *)&pm8001_ha->phy[i].dev_sas_addr));
682 }
683 memcpy(pm8001_ha->sas_addr, &pm8001_ha->phy[0].dev_sas_addr,
684 SAS_ADDR_SIZE);
685#endif
686}
687
27909407
AKS		 688/*
689 * pm8001_get_phy_settings_info : Read phy setting values.
690 * @pm8001_ha : our hba.
691 */
f2c6f180 692static int pm8001_get_phy_settings_info(struct pm8001_hba_info *pm8001_ha)
27909407
AKS		 693{
694
695#ifdef PM8001_READ_VPD
696 /*OPTION ROM FLASH read for the SPC cards */
697 DECLARE_COMPLETION_ONSTACK(completion);
698 struct pm8001_ioctl_payload payload;
5b4ce882 699 int rc;
27909407
AKS		 700
701 pm8001_ha->nvmd_completion = &completion;
702 /* SAS ADDRESS read from flash / EEPROM */
703 payload.minor_function = 6;
704 payload.offset = 0;
705 payload.length = 4096;
706 payload.func_specific = kzalloc(4096, GFP_KERNEL);
f2c6f180
ML		 707 if (!payload.func_specific)
708 return -ENOMEM;
27909407 709 /* Read phy setting values from flash */
5b4ce882
TH		 710 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
711 if (rc) {
712 kfree(payload.func_specific);
713 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
714 return -ENOMEM;
715 }
27909407
AKS		 716 wait_for_completion(&completion);
717 pm8001_set_phy_profile(pm8001_ha, sizeof(u8), payload.func_specific);
f2c6f180 718 kfree(payload.func_specific);
27909407 719#endif
f2c6f180 720 return 0;
27909407
AKS		 721}
722
da2dd618
BR		 723/**
724 * pm8001_configure_phy_settings : Configures PHY settings based on vendor ID.
725 * @pm8001_ha : our hba.
726 */
727static int pm8001_configure_phy_settings(struct pm8001_hba_info *pm8001_ha)
728{
729 switch (pm8001_ha->pdev->subsystem_vendor) {
730 case PCI_VENDOR_ID_ATTO:
731 case PCI_VENDOR_ID_ADAPTEC2:
732 case 0:
733 return 0;
734
735 default:
736 return pm8001_get_phy_settings_info(pm8001_ha);
737 }
738}
739
dbf9bfe6 740#ifdef PM8001_USE_MSIX
741/**
742 * pm8001_setup_msix - enable MSI-X interrupt
743 * @chip_info: our ha struct.
744 * @irq_handler: irq_handler
745 */
1245ee59 746static u32 pm8001_setup_msix(struct pm8001_hba_info *pm8001_ha)
dbf9bfe6 747{
748 u32 i = 0, j = 0;
1245ee59 749 u32 number_of_intr;
dbf9bfe6 750 int flag = 0;
751 u32 max_entry;
752 int rc;
1245ee59
S		 753 static char intr_drvname[PM8001_MAX_MSIX_VEC][sizeof(DRV_NAME)+3];
754
755 /* SPCv controllers supports 64 msi-x */
756 if (pm8001_ha->chip_id == chip_8001) {
757 number_of_intr = 1;
1245ee59
S		 758 } else {
759 number_of_intr = PM8001_MAX_MSIX_VEC;
760 flag &= ~IRQF_SHARED;
1245ee59
S		 761 }
762
dbf9bfe6 763 max_entry = sizeof(pm8001_ha->msix_entries) /
764 sizeof(pm8001_ha->msix_entries[0]);
dbf9bfe6 765 for (i = 0; i < max_entry ; i++)
766 pm8001_ha->msix_entries[i].entry = i;
b4d511e5 767 rc = pci_enable_msix_exact(pm8001_ha->pdev, pm8001_ha->msix_entries,
dbf9bfe6 768 number_of_intr);
769 pm8001_ha->number_of_intr = number_of_intr;
b4d511e5
AG		 770 if (rc)
771 return rc;
772
773 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
774 "pci_enable_msix_exact request ret:%d no of intr %d\n",
775 rc, pm8001_ha->number_of_intr));
776
777 for (i = 0; i < number_of_intr; i++) {
778 snprintf(intr_drvname[i], sizeof(intr_drvname[0]),
779 DRV_NAME"%d", i);
780 pm8001_ha->irq_vector[i].irq_id = i;
781 pm8001_ha->irq_vector[i].drv_inst = pm8001_ha;
782
783 rc = request_irq(pm8001_ha->msix_entries[i].vector,
784 pm8001_interrupt_handler_msix, flag,
785 intr_drvname[i], &(pm8001_ha->irq_vector[i]));
786 if (rc) {
787 for (j = 0; j < i; j++) {
788 free_irq(pm8001_ha->msix_entries[j].vector,
6cd60b37 789 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 790 }
b4d511e5
AG		 791 pci_disable_msix(pm8001_ha->pdev);
792 break;
dbf9bfe6 793 }
794 }
b4d511e5 795
dbf9bfe6 796 return rc;
797}
798#endif
799
800/**
801 * pm8001_request_irq - register interrupt
802 * @chip_info: our ha struct.
803 */
804static u32 pm8001_request_irq(struct pm8001_hba_info *pm8001_ha)
805{
806 struct pci_dev *pdev;
97ee2088 807 int rc;
dbf9bfe6 808
809 pdev = pm8001_ha->pdev;
810
811#ifdef PM8001_USE_MSIX
e1e819cc 812 if (pdev->msix_cap)
1245ee59
S		 813 return pm8001_setup_msix(pm8001_ha);
814 else {
815 PM8001_INIT_DBG(pm8001_ha,
816 pm8001_printk("MSIX not supported!!!\n"));
dbf9bfe6 817 goto intx;
1245ee59 818 }
dbf9bfe6 819#endif
820
821intx:
b595076a 822 /* initialize the INT-X interrupt */
1245ee59
S		 823 rc = request_irq(pdev->irq, pm8001_interrupt_handler_intx, IRQF_SHARED,
824 DRV_NAME, SHOST_TO_SAS_HA(pm8001_ha->shost));
dbf9bfe6 825 return rc;
826}
827
828/**
829 * pm8001_pci_probe - probe supported device
830 * @pdev: pci device which kernel has been prepared for.
831 * @ent: pci device id
832 *
833 * This function is the main initialization function, when register a new
834 * pci driver it is invoked, all struct an hardware initilization should be done
835 * here, also, register interrupt
836 */
6f039790
GKH		 837static int pm8001_pci_probe(struct pci_dev *pdev,
838 const struct pci_device_id *ent)
dbf9bfe6 839{
840 unsigned int rc;
841 u32 pci_reg;
1245ee59 842 u8 i = 0;
dbf9bfe6 843 struct pm8001_hba_info *pm8001_ha;
844 struct Scsi_Host *shost = NULL;
845 const struct pm8001_chip_info *chip;
846
847 dev_printk(KERN_INFO, &pdev->dev,
a70b8fc3 848 "pm80xx: driver version %s\n", DRV_VERSION);
dbf9bfe6 849 rc = pci_enable_device(pdev);
850 if (rc)
851 goto err_out_enable;
852 pci_set_master(pdev);
853 /*
854 * Enable pci slot busmaster by setting pci command register.
855 * This is required by FW for Cyclone card.
856 */
857
858 pci_read_config_dword(pdev, PCI_COMMAND, &pci_reg);
859 pci_reg |= 0x157;
860 pci_write_config_dword(pdev, PCI_COMMAND, pci_reg);
861 rc = pci_request_regions(pdev, DRV_NAME);
862 if (rc)
863 goto err_out_disable;
864 rc = pci_go_44(pdev);
865 if (rc)
866 goto err_out_regions;
867
868 shost = scsi_host_alloc(&pm8001_sht, sizeof(void *));
869 if (!shost) {
870 rc = -ENOMEM;
871 goto err_out_regions;
872 }
873 chip = &pm8001_chips[ent->driver_data];
874 SHOST_TO_SAS_HA(shost) =
3dbf6c00 875 kzalloc(sizeof(struct sas_ha_struct), GFP_KERNEL);
dbf9bfe6 876 if (!SHOST_TO_SAS_HA(shost)) {
877 rc = -ENOMEM;
878 goto err_out_free_host;
879 }
880
881 rc = pm8001_prep_sas_ha_init(shost, chip);
882 if (rc) {
883 rc = -ENOMEM;
884 goto err_out_free;
885 }
886 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
e590adfd
S		 887 /* ent->driver variable is used to differentiate between controllers */
888 pm8001_ha = pm8001_pci_alloc(pdev, ent, shost);
dbf9bfe6 889 if (!pm8001_ha) {
890 rc = -ENOMEM;
891 goto err_out_free;
892 }
893 list_add_tail(&pm8001_ha->list, &hba_list);
f5860992 894 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 895 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
a70b8fc3
S		 896 if (rc) {
897 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
898 "chip_init failed [ret: %d]\n", rc));
dbf9bfe6 899 goto err_out_ha_free;
a70b8fc3 900 }
dbf9bfe6 901
902 rc = scsi_add_host(shost, &pdev->dev);
903 if (rc)
904 goto err_out_ha_free;
905 rc = pm8001_request_irq(pm8001_ha);
a70b8fc3
S		 906 if (rc) {
907 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
908 "pm8001_request_irq failed [ret: %d]\n", rc));
dbf9bfe6 909 goto err_out_shost;
a70b8fc3 910 }
dbf9bfe6 911
f74cf271 912 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
1245ee59
S		 913 if (pm8001_ha->chip_id != chip_8001) {
914 for (i = 1; i < pm8001_ha->number_of_intr; i++)
915 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
a6cb3d01
S		 916 /* setup thermal configuration. */
917 pm80xx_set_thermal_config(pm8001_ha);
1245ee59
S		 918 }
919
dbf9bfe6 920 pm8001_init_sas_add(pm8001_ha);
27909407 921 /* phy setting support for motherboard controller */
da2dd618
BR		 922 if (pm8001_configure_phy_settings(pm8001_ha))
923 goto err_out_shost;
924
dbf9bfe6 925 pm8001_post_sas_ha_init(shost, chip);
926 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
927 if (rc)
928 goto err_out_shost;
929 scsi_scan_host(pm8001_ha->shost);
930 return 0;
931
932err_out_shost:
933 scsi_remove_host(pm8001_ha->shost);
934err_out_ha_free:
935 pm8001_free(pm8001_ha);
936err_out_free:
937 kfree(SHOST_TO_SAS_HA(shost));
938err_out_free_host:
939 kfree(shost);
940err_out_regions:
941 pci_release_regions(pdev);
942err_out_disable:
943 pci_disable_device(pdev);
944err_out_enable:
945 return rc;
946}
947
6f039790 948static void pm8001_pci_remove(struct pci_dev *pdev)
dbf9bfe6 949{
950 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
951 struct pm8001_hba_info *pm8001_ha;
6cd60b37 952 int i, j;
dbf9bfe6 953 pm8001_ha = sha->lldd_ha;
dbf9bfe6 954 sas_unregister_ha(sha);
955 sas_remove_host(pm8001_ha->shost);
956 list_del(&pm8001_ha->list);
957 scsi_remove_host(pm8001_ha->shost);
1245ee59 958 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
f5860992 959 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 960
961#ifdef PM8001_USE_MSIX
962 for (i = 0; i < pm8001_ha->number_of_intr; i++)
963 synchronize_irq(pm8001_ha->msix_entries[i].vector);
964 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1245ee59 965 free_irq(pm8001_ha->msix_entries[i].vector,
6cd60b37 966 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 967 pci_disable_msix(pdev);
968#else
969 free_irq(pm8001_ha->irq, sha);
970#endif
971#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 972 /* For non-msix and msix interrupts */
973 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
974 tasklet_kill(&pm8001_ha->tasklet[0]);
975 else
976 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
977 tasklet_kill(&pm8001_ha->tasklet[j]);
dbf9bfe6 978#endif
979 pm8001_free(pm8001_ha);
980 kfree(sha->sas_phy);
981 kfree(sha->sas_port);
982 kfree(sha);
983 pci_release_regions(pdev);
984 pci_disable_device(pdev);
985}
986
987/**
988 * pm8001_pci_suspend - power management suspend main entry point
989 * @pdev: PCI device struct
990 * @state: PM state change to (usually PCI_D3)
991 *
992 * Returns 0 success, anything else error.
993 */
994static int pm8001_pci_suspend(struct pci_dev *pdev, pm_message_t state)
995{
996 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
997 struct pm8001_hba_info *pm8001_ha;
6cd60b37 998 int i, j;
dbf9bfe6 999 u32 device_state;
1000 pm8001_ha = sha->lldd_ha;
9f176099 1001 sas_suspend_ha(sha);
429305e4 1002 flush_workqueue(pm8001_wq);
dbf9bfe6 1003 scsi_block_requests(pm8001_ha->shost);
c8a2ba3f
YW		 1004 if (!pdev->pm_cap) {
1005 dev_err(&pdev->dev, " PCI PM not supported\n");
dbf9bfe6 1006 return -ENODEV;
1007 }
1245ee59 1008 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
f5860992 1009 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 1010#ifdef PM8001_USE_MSIX
1011 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1012 synchronize_irq(pm8001_ha->msix_entries[i].vector);
1013 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1245ee59 1014 free_irq(pm8001_ha->msix_entries[i].vector,
6cd60b37 1015 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 1016 pci_disable_msix(pdev);
1017#else
1018 free_irq(pm8001_ha->irq, sha);
1019#endif
1020#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 1021 /* For non-msix and msix interrupts */
1022 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1023 tasklet_kill(&pm8001_ha->tasklet[0]);
1024 else
1025 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1026 tasklet_kill(&pm8001_ha->tasklet[j]);
dbf9bfe6 1027#endif
1028 device_state = pci_choose_state(pdev, state);
1029 pm8001_printk("pdev=0x%p, slot=%s, entering "
1030 "operating state [D%d]\n", pdev,
1031 pm8001_ha->name, device_state);
1032 pci_save_state(pdev);
1033 pci_disable_device(pdev);
1034 pci_set_power_state(pdev, device_state);
1035 return 0;
1036}
1037
1038/**
1039 * pm8001_pci_resume - power management resume main entry point
1040 * @pdev: PCI device struct
1041 *
1042 * Returns 0 success, anything else error.
1043 */
1044static int pm8001_pci_resume(struct pci_dev *pdev)
1045{
1046 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
1047 struct pm8001_hba_info *pm8001_ha;
1048 int rc;
6cd60b37 1049 u8 i = 0, j;
dbf9bfe6 1050 u32 device_state;
9f176099 1051 DECLARE_COMPLETION_ONSTACK(completion);
dbf9bfe6 1052 pm8001_ha = sha->lldd_ha;
1053 device_state = pdev->current_state;
1054
1055 pm8001_printk("pdev=0x%p, slot=%s, resuming from previous "
1056 "operating state [D%d]\n", pdev, pm8001_ha->name, device_state);
1057
1058 pci_set_power_state(pdev, PCI_D0);
1059 pci_enable_wake(pdev, PCI_D0, 0);
1060 pci_restore_state(pdev);
1061 rc = pci_enable_device(pdev);
1062 if (rc) {
1063 pm8001_printk("slot=%s Enable device failed during resume\n",
1064 pm8001_ha->name);
1065 goto err_out_enable;
1066 }
1067
1068 pci_set_master(pdev);
1069 rc = pci_go_44(pdev);
1070 if (rc)
1071 goto err_out_disable;
9f176099 1072 sas_prep_resume_ha(sha);
f5860992
S		 1073 /* chip soft rst only for spc */
1074 if (pm8001_ha->chip_id == chip_8001) {
1075 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
1076 PM8001_INIT_DBG(pm8001_ha,
1077 pm8001_printk("chip soft reset successful\n"));
1078 }
dbf9bfe6 1079 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
1080 if (rc)
1081 goto err_out_disable;
1245ee59
S		 1082
1083 /* disable all the interrupt bits */
1084 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
1085
dbf9bfe6 1086 rc = pm8001_request_irq(pm8001_ha);
1087 if (rc)
1088 goto err_out_disable;
1245ee59 1089#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 1090 /* Tasklet for non msi-x interrupt handler */
1091 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1092 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
1093 (unsigned long)&(pm8001_ha->irq_vector[0]));
1094 else
1095 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1096 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
1097 (unsigned long)&(pm8001_ha->irq_vector[j]));
1245ee59 1098#endif
f74cf271 1099 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
1245ee59
S		 1100 if (pm8001_ha->chip_id != chip_8001) {
1101 for (i = 1; i < pm8001_ha->number_of_intr; i++)
1102 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
1103 }
9f176099
BG		 1104 pm8001_ha->flags = PM8001F_RUN_TIME;
1105 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
1106 pm8001_ha->phy[i].enable_completion = &completion;
1107 PM8001_CHIP_DISP->phy_start_req(pm8001_ha, i);
1108 wait_for_completion(&completion);
1109 }
1110 sas_resume_ha(sha);
dbf9bfe6 1111 return 0;
1112
1113err_out_disable:
1114 scsi_remove_host(pm8001_ha->shost);
1115 pci_disable_device(pdev);
1116err_out_enable:
1117 return rc;
1118}
1119
e5742101
S		 1120/* update of pci device, vendor id and driver data with
1121 * unique value for each of the controller
1122 */
6f039790 1123static struct pci_device_id pm8001_pci_table[] = {
e5742101 1124 { PCI_VDEVICE(PMC_Sierra, 0x8001), chip_8001 },
d8571b1e
ST		 1125 { PCI_VDEVICE(PMC_Sierra, 0x8006), chip_8006 },
1126 { PCI_VDEVICE(ADAPTEC2, 0x8006), chip_8006 },
f49d2132 1127 { PCI_VDEVICE(ATTO, 0x0042), chip_8001 },
e5742101
S		 1128 /* Support for SPC/SPCv/SPCve controllers */
1129 { PCI_VDEVICE(ADAPTEC2, 0x8001), chip_8001 },
1130 { PCI_VDEVICE(PMC_Sierra, 0x8008), chip_8008 },
1131 { PCI_VDEVICE(ADAPTEC2, 0x8008), chip_8008 },
1132 { PCI_VDEVICE(PMC_Sierra, 0x8018), chip_8018 },
1133 { PCI_VDEVICE(ADAPTEC2, 0x8018), chip_8018 },
1134 { PCI_VDEVICE(PMC_Sierra, 0x8009), chip_8009 },
1135 { PCI_VDEVICE(ADAPTEC2, 0x8009), chip_8009 },
1136 { PCI_VDEVICE(PMC_Sierra, 0x8019), chip_8019 },
1137 { PCI_VDEVICE(ADAPTEC2, 0x8019), chip_8019 },
a9a923e5
AKS		 1138 { PCI_VDEVICE(PMC_Sierra, 0x8074), chip_8074 },
1139 { PCI_VDEVICE(ADAPTEC2, 0x8074), chip_8074 },
1140 { PCI_VDEVICE(PMC_Sierra, 0x8076), chip_8076 },
1141 { PCI_VDEVICE(ADAPTEC2, 0x8076), chip_8076 },
1142 { PCI_VDEVICE(PMC_Sierra, 0x8077), chip_8077 },
1143 { PCI_VDEVICE(ADAPTEC2, 0x8077), chip_8077 },
e5742101
S		 1144 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1145 PCI_VENDOR_ID_ADAPTEC2, 0x0400, 0, 0, chip_8001 },
1146 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1147 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8001 },
1148 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1149 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8008 },
1150 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1151 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8008 },
1152 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1153 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8009 },
1154 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1155 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8009 },
1156 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1157 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8018 },
1158 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1159 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8018 },
1160 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1161 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8019 },
1162 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1163 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8019 },
a9a923e5
AKS		 1164 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1165 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8074 },
1166 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1167 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8076 },
1168 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1169 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8077 },
1170 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1171 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8074 },
1172 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1173 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8076 },
1174 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1175 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8077 },
1176 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1177 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8076 },
1178 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1179 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8077 },
1180 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1181 PCI_VENDOR_ID_ADAPTEC2, 0x0404, 0, 0, chip_8074 },
dbf9bfe6 1182 {} /* terminate list */
1183};
1184
1185static struct pci_driver pm8001_pci_driver = {
1186 .name = DRV_NAME,
1187 .id_table = pm8001_pci_table,
1188 .probe = pm8001_pci_probe,
6f039790 1189 .remove = pm8001_pci_remove,
dbf9bfe6 1190 .suspend = pm8001_pci_suspend,
1191 .resume = pm8001_pci_resume,
1192};
1193
1194/**
1195 * pm8001_init - initialize scsi transport template
1196 */
1197static int __init pm8001_init(void)
1198{
429305e4
TH		 1199 int rc = -ENOMEM;
1200
a70b8fc3 1201 pm8001_wq = alloc_workqueue("pm80xx", 0, 0);
429305e4
TH		 1202 if (!pm8001_wq)
1203 goto err;
1204
dbf9bfe6 1205 pm8001_id = 0;
1206 pm8001_stt = sas_domain_attach_transport(&pm8001_transport_ops);
1207 if (!pm8001_stt)
429305e4 1208 goto err_wq;
dbf9bfe6 1209 rc = pci_register_driver(&pm8001_pci_driver);
1210 if (rc)
429305e4 1211 goto err_tp;
dbf9bfe6 1212 return 0;
429305e4
TH		 1213
1214err_tp:
dbf9bfe6 1215 sas_release_transport(pm8001_stt);
429305e4
TH		 1216err_wq:
1217 destroy_workqueue(pm8001_wq);
1218err:
dbf9bfe6 1219 return rc;
1220}
1221
1222static void __exit pm8001_exit(void)
1223{
1224 pci_unregister_driver(&pm8001_pci_driver);
1225 sas_release_transport(pm8001_stt);
429305e4 1226 destroy_workqueue(pm8001_wq);
dbf9bfe6 1227}
1228
1229module_init(pm8001_init);
1230module_exit(pm8001_exit);
1231
1232MODULE_AUTHOR("Jack Wang <jack_wang@usish.com>");
a9a923e5
AKS		 1233MODULE_AUTHOR("Anand Kumar Santhanam <AnandKumar.Santhanam@pmcs.com>");
1234MODULE_AUTHOR("Sangeetha Gnanasekaran <Sangeetha.Gnanasekaran@pmcs.com>");
94f33c16 1235MODULE_AUTHOR("Nikith Ganigarakoppal <Nikith.Ganigarakoppal@pmcs.com>");
e5742101 1236MODULE_DESCRIPTION(
d8571b1e 1237 "PMC-Sierra PM8001/8006/8081/8088/8089/8074/8076/8077 "
a9a923e5 1238 "SAS/SATA controller driver");
dbf9bfe6 1239MODULE_VERSION(DRV_VERSION);
1240MODULE_LICENSE("GPL");
1241MODULE_DEVICE_TABLE(pci, pm8001_pci_table);
1242
Ubuntu Artful kernel mirror