]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/scsi/pmcraid.c
scsi: pmcraid: use __iomem pointers for ioctl argument
[mirror_ubuntu-artful-kernel.git] / drivers / scsi / pmcraid.c
CommitLineData
89a36810
AR
1/*
2 * pmcraid.c -- driver for PMC Sierra MaxRAID controller adapters
3 *
729c8456
AR
4 * Written By: Anil Ravindranath<anil_ravindranath@pmc-sierra.com>
5 * PMC-Sierra Inc
89a36810
AR
6 *
7 * Copyright (C) 2008, 2009 PMC Sierra Inc
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307,
22 * USA
23 *
24 */
25#include <linux/fs.h>
26#include <linux/init.h>
27#include <linux/types.h>
28#include <linux/errno.h>
29#include <linux/kernel.h>
30#include <linux/ioport.h>
31#include <linux/delay.h>
32#include <linux/pci.h>
33#include <linux/wait.h>
34#include <linux/spinlock.h>
35#include <linux/sched.h>
36#include <linux/interrupt.h>
37#include <linux/blkdev.h>
38#include <linux/firmware.h>
39#include <linux/module.h>
40#include <linux/moduleparam.h>
41#include <linux/hdreg.h>
89a36810 42#include <linux/io.h>
5a0e3ad6 43#include <linux/slab.h>
89a36810
AR
44#include <asm/irq.h>
45#include <asm/processor.h>
46#include <linux/libata.h>
47#include <linux/mutex.h>
9c9bd593 48#include <linux/ktime.h>
89a36810
AR
49#include <scsi/scsi.h>
50#include <scsi/scsi_host.h>
34876402 51#include <scsi/scsi_device.h>
89a36810
AR
52#include <scsi/scsi_tcq.h>
53#include <scsi/scsi_eh.h>
54#include <scsi/scsi_cmnd.h>
55#include <scsi/scsicam.h>
56
57#include "pmcraid.h"
58
59/*
60 * Module configuration parameters
61 */
62static unsigned int pmcraid_debug_log;
63static unsigned int pmcraid_disable_aen;
64static unsigned int pmcraid_log_level = IOASC_LOG_LEVEL_MUST;
5da61410 65static unsigned int pmcraid_enable_msix;
89a36810
AR
66
67/*
68 * Data structures to support multiple adapters by the LLD.
69 * pmcraid_adapter_count - count of configured adapters
70 */
71static atomic_t pmcraid_adapter_count = ATOMIC_INIT(0);
72
73/*
74 * Supporting user-level control interface through IOCTL commands.
75 * pmcraid_major - major number to use
76 * pmcraid_minor - minor number(s) to use
77 */
78static unsigned int pmcraid_major;
79static struct class *pmcraid_class;
80DECLARE_BITMAP(pmcraid_minor, PMCRAID_MAX_ADAPTERS);
81
82/*
83 * Module parameters
84 */
729c8456 85MODULE_AUTHOR("Anil Ravindranath<anil_ravindranath@pmc-sierra.com>");
89a36810
AR
86MODULE_DESCRIPTION("PMC Sierra MaxRAID Controller Driver");
87MODULE_LICENSE("GPL");
88MODULE_VERSION(PMCRAID_DRIVER_VERSION);
89
90module_param_named(log_level, pmcraid_log_level, uint, (S_IRUGO | S_IWUSR));
91MODULE_PARM_DESC(log_level,
92 "Enables firmware error code logging, default :1 high-severity"
93 " errors, 2: all errors including high-severity errors,"
94 " 0: disables logging");
95
96module_param_named(debug, pmcraid_debug_log, uint, (S_IRUGO | S_IWUSR));
97MODULE_PARM_DESC(debug,
98 "Enable driver verbose message logging. Set 1 to enable."
99 "(default: 0)");
100
101module_param_named(disable_aen, pmcraid_disable_aen, uint, (S_IRUGO | S_IWUSR));
102MODULE_PARM_DESC(disable_aen,
103 "Disable driver aen notifications to apps. Set 1 to disable."
104 "(default: 0)");
105
106/* chip specific constants for PMC MaxRAID controllers (same for
107 * 0x5220 and 0x8010
108 */
109static struct pmcraid_chip_details pmcraid_chip_cfg[] = {
110 {
111 .ioastatus = 0x0,
112 .ioarrin = 0x00040,
113 .mailbox = 0x7FC30,
114 .global_intr_mask = 0x00034,
115 .ioa_host_intr = 0x0009C,
116 .ioa_host_intr_clr = 0x000A0,
c20c4267 117 .ioa_host_msix_intr = 0x7FC40,
89a36810
AR
118 .ioa_host_mask = 0x7FC28,
119 .ioa_host_mask_clr = 0x7FC28,
120 .host_ioa_intr = 0x00020,
121 .host_ioa_intr_clr = 0x00020,
122 .transop_timeout = 300
123 }
124};
125
126/*
127 * PCI device ids supported by pmcraid driver
128 */
6f039790 129static struct pci_device_id pmcraid_pci_table[] = {
89a36810
AR
130 { PCI_DEVICE(PCI_VENDOR_ID_PMC, PCI_DEVICE_ID_PMC_MAXRAID),
131 0, 0, (kernel_ulong_t)&pmcraid_chip_cfg[0]
132 },
133 {}
134};
135
136MODULE_DEVICE_TABLE(pci, pmcraid_pci_table);
137
138
139
140/**
141 * pmcraid_slave_alloc - Prepare for commands to a device
142 * @scsi_dev: scsi device struct
143 *
144 * This function is called by mid-layer prior to sending any command to the new
145 * device. Stores resource entry details of the device in scsi_device struct.
146 * Queuecommand uses the resource handle and other details to fill up IOARCB
147 * while sending commands to the device.
148 *
149 * Return value:
150 * 0 on success / -ENXIO if device does not exist
151 */
152static int pmcraid_slave_alloc(struct scsi_device *scsi_dev)
153{
154 struct pmcraid_resource_entry *temp, *res = NULL;
155 struct pmcraid_instance *pinstance;
156 u8 target, bus, lun;
157 unsigned long lock_flags;
158 int rc = -ENXIO;
c20c4267
AR
159 u16 fw_version;
160
89a36810
AR
161 pinstance = shost_priv(scsi_dev->host);
162
c20c4267
AR
163 fw_version = be16_to_cpu(pinstance->inq_data->fw_version);
164
89a36810
AR
165 /* Driver exposes VSET and GSCSI resources only; all other device types
166 * are not exposed. Resource list is synchronized using resource lock
167 * so any traversal or modifications to the list should be done inside
168 * this lock
169 */
170 spin_lock_irqsave(&pinstance->resource_lock, lock_flags);
171 list_for_each_entry(temp, &pinstance->used_res_q, queue) {
172
729c8456 173 /* do not expose VSETs with order-ids > MAX_VSET_TARGETS */
89a36810 174 if (RES_IS_VSET(temp->cfg_entry)) {
c20c4267
AR
175 if (fw_version <= PMCRAID_FW_VERSION_1)
176 target = temp->cfg_entry.unique_flags1;
177 else
178 target = temp->cfg_entry.array_id & 0xFF;
179
729c8456 180 if (target > PMCRAID_MAX_VSET_TARGETS)
89a36810
AR
181 continue;
182 bus = PMCRAID_VSET_BUS_ID;
183 lun = 0;
184 } else if (RES_IS_GSCSI(temp->cfg_entry)) {
185 target = RES_TARGET(temp->cfg_entry.resource_address);
186 bus = PMCRAID_PHYS_BUS_ID;
187 lun = RES_LUN(temp->cfg_entry.resource_address);
188 } else {
189 continue;
190 }
191
192 if (bus == scsi_dev->channel &&
193 target == scsi_dev->id &&
194 lun == scsi_dev->lun) {
195 res = temp;
196 break;
197 }
198 }
199
200 if (res) {
201 res->scsi_dev = scsi_dev;
202 scsi_dev->hostdata = res;
203 res->change_detected = 0;
204 atomic_set(&res->read_failures, 0);
205 atomic_set(&res->write_failures, 0);
206 rc = 0;
207 }
208 spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags);
209 return rc;
210}
211
212/**
213 * pmcraid_slave_configure - Configures a SCSI device
214 * @scsi_dev: scsi device struct
215 *
25985edc 216 * This function is executed by SCSI mid layer just after a device is first
89a36810
AR
217 * scanned (i.e. it has responded to an INQUIRY). For VSET resources, the
218 * timeout value (default 30s) will be over-written to a higher value (60s)
219 * and max_sectors value will be over-written to 512. It also sets queue depth
220 * to host->cmd_per_lun value
221 *
222 * Return value:
223 * 0 on success
224 */
225static int pmcraid_slave_configure(struct scsi_device *scsi_dev)
226{
227 struct pmcraid_resource_entry *res = scsi_dev->hostdata;
228
229 if (!res)
230 return 0;
231
232 /* LLD exposes VSETs and Enclosure devices only */
233 if (RES_IS_GSCSI(res->cfg_entry) &&
234 scsi_dev->type != TYPE_ENCLOSURE)
235 return -ENXIO;
236
237 pmcraid_info("configuring %x:%x:%x:%x\n",
238 scsi_dev->host->unique_id,
239 scsi_dev->channel,
240 scsi_dev->id,
9cb78c16 241 (u8)scsi_dev->lun);
89a36810
AR
242
243 if (RES_IS_GSCSI(res->cfg_entry)) {
244 scsi_dev->allow_restart = 1;
245 } else if (RES_IS_VSET(res->cfg_entry)) {
246 scsi_dev->allow_restart = 1;
247 blk_queue_rq_timeout(scsi_dev->request_queue,
248 PMCRAID_VSET_IO_TIMEOUT);
086fa5ff 249 blk_queue_max_hw_sectors(scsi_dev->request_queue,
89a36810
AR
250 PMCRAID_VSET_MAX_SECTORS);
251 }
252
c8b09f6f
CH
253 /*
254 * We never want to report TCQ support for these types of devices.
255 */
256 if (!RES_IS_GSCSI(res->cfg_entry) && !RES_IS_VSET(res->cfg_entry))
257 scsi_dev->tagged_supported = 0;
89a36810
AR
258
259 return 0;
260}
261
262/**
263 * pmcraid_slave_destroy - Unconfigure a SCSI device before removing it
264 *
265 * @scsi_dev: scsi device struct
266 *
267 * This is called by mid-layer before removing a device. Pointer assignments
268 * done in pmcraid_slave_alloc will be reset to NULL here.
269 *
270 * Return value
271 * none
272 */
273static void pmcraid_slave_destroy(struct scsi_device *scsi_dev)
274{
275 struct pmcraid_resource_entry *res;
276
277 res = (struct pmcraid_resource_entry *)scsi_dev->hostdata;
278
279 if (res)
280 res->scsi_dev = NULL;
281
282 scsi_dev->hostdata = NULL;
283}
284
285/**
286 * pmcraid_change_queue_depth - Change the device's queue depth
287 * @scsi_dev: scsi device struct
288 * @depth: depth to set
289 *
290 * Return value
c20c4267 291 * actual depth set
89a36810 292 */
db5ed4df 293static int pmcraid_change_queue_depth(struct scsi_device *scsi_dev, int depth)
89a36810
AR
294{
295 if (depth > PMCRAID_MAX_CMD_PER_LUN)
296 depth = PMCRAID_MAX_CMD_PER_LUN;
db5ed4df 297 return scsi_change_queue_depth(scsi_dev, depth);
89a36810
AR
298}
299
89a36810
AR
300/**
301 * pmcraid_init_cmdblk - initializes a command block
302 *
303 * @cmd: pointer to struct pmcraid_cmd to be initialized
304 * @index: if >=0 first time initialization; otherwise reinitialization
305 *
306 * Return Value
307 * None
308 */
61b96d5b 309static void pmcraid_init_cmdblk(struct pmcraid_cmd *cmd, int index)
89a36810
AR
310{
311 struct pmcraid_ioarcb *ioarcb = &(cmd->ioa_cb->ioarcb);
312 dma_addr_t dma_addr = cmd->ioa_cb_bus_addr;
313
314 if (index >= 0) {
315 /* first time initialization (called from probe) */
316 u32 ioasa_offset =
317 offsetof(struct pmcraid_control_block, ioasa);
318
319 cmd->index = index;
320 ioarcb->response_handle = cpu_to_le32(index << 2);
321 ioarcb->ioarcb_bus_addr = cpu_to_le64(dma_addr);
322 ioarcb->ioasa_bus_addr = cpu_to_le64(dma_addr + ioasa_offset);
323 ioarcb->ioasa_len = cpu_to_le16(sizeof(struct pmcraid_ioasa));
324 } else {
325 /* re-initialization of various lengths, called once command is
326 * processed by IOA
327 */
328 memset(&cmd->ioa_cb->ioarcb.cdb, 0, PMCRAID_MAX_CDB_LEN);
c20c4267 329 ioarcb->hrrq_id = 0;
89a36810
AR
330 ioarcb->request_flags0 = 0;
331 ioarcb->request_flags1 = 0;
332 ioarcb->cmd_timeout = 0;
333 ioarcb->ioarcb_bus_addr &= (~0x1FULL);
334 ioarcb->ioadl_bus_addr = 0;
335 ioarcb->ioadl_length = 0;
336 ioarcb->data_transfer_length = 0;
337 ioarcb->add_cmd_param_length = 0;
338 ioarcb->add_cmd_param_offset = 0;
339 cmd->ioa_cb->ioasa.ioasc = 0;
340 cmd->ioa_cb->ioasa.residual_data_length = 0;
c20c4267 341 cmd->time_left = 0;
89a36810
AR
342 }
343
344 cmd->cmd_done = NULL;
345 cmd->scsi_cmd = NULL;
346 cmd->release = 0;
347 cmd->completion_req = 0;
c20c4267
AR
348 cmd->sense_buffer = 0;
349 cmd->sense_buffer_dma = 0;
89a36810
AR
350 cmd->dma_handle = 0;
351 init_timer(&cmd->timer);
352}
353
354/**
355 * pmcraid_reinit_cmdblk - reinitialize a command block
356 *
357 * @cmd: pointer to struct pmcraid_cmd to be reinitialized
358 *
359 * Return Value
360 * None
361 */
362static void pmcraid_reinit_cmdblk(struct pmcraid_cmd *cmd)
363{
364 pmcraid_init_cmdblk(cmd, -1);
365}
366
367/**
368 * pmcraid_get_free_cmd - get a free cmd block from command block pool
369 * @pinstance: adapter instance structure
370 *
371 * Return Value:
372 * returns pointer to cmd block or NULL if no blocks are available
373 */
374static struct pmcraid_cmd *pmcraid_get_free_cmd(
375 struct pmcraid_instance *pinstance
376)
377{
378 struct pmcraid_cmd *cmd = NULL;
379 unsigned long lock_flags;
380
381 /* free cmd block list is protected by free_pool_lock */
382 spin_lock_irqsave(&pinstance->free_pool_lock, lock_flags);
383
384 if (!list_empty(&pinstance->free_cmd_pool)) {
385 cmd = list_entry(pinstance->free_cmd_pool.next,
386 struct pmcraid_cmd, free_list);
387 list_del(&cmd->free_list);
388 }
389 spin_unlock_irqrestore(&pinstance->free_pool_lock, lock_flags);
390
391 /* Initialize the command block before giving it the caller */
392 if (cmd != NULL)
393 pmcraid_reinit_cmdblk(cmd);
394 return cmd;
395}
396
397/**
398 * pmcraid_return_cmd - return a completed command block back into free pool
399 * @cmd: pointer to the command block
400 *
401 * Return Value:
402 * nothing
403 */
61b96d5b 404static void pmcraid_return_cmd(struct pmcraid_cmd *cmd)
89a36810
AR
405{
406 struct pmcraid_instance *pinstance = cmd->drv_inst;
407 unsigned long lock_flags;
408
409 spin_lock_irqsave(&pinstance->free_pool_lock, lock_flags);
410 list_add_tail(&cmd->free_list, &pinstance->free_cmd_pool);
411 spin_unlock_irqrestore(&pinstance->free_pool_lock, lock_flags);
412}
413
414/**
415 * pmcraid_read_interrupts - reads IOA interrupts
416 *
417 * @pinstance: pointer to adapter instance structure
418 *
419 * Return value
420 * interrupts read from IOA
421 */
422static u32 pmcraid_read_interrupts(struct pmcraid_instance *pinstance)
423{
c20c4267
AR
424 return (pinstance->interrupt_mode) ?
425 ioread32(pinstance->int_regs.ioa_host_msix_interrupt_reg) :
426 ioread32(pinstance->int_regs.ioa_host_interrupt_reg);
89a36810
AR
427}
428
429/**
430 * pmcraid_disable_interrupts - Masks and clears all specified interrupts
431 *
432 * @pinstance: pointer to per adapter instance structure
433 * @intrs: interrupts to disable
434 *
435 * Return Value
436 * None
437 */
438static void pmcraid_disable_interrupts(
439 struct pmcraid_instance *pinstance,
440 u32 intrs
441)
442{
443 u32 gmask = ioread32(pinstance->int_regs.global_interrupt_mask_reg);
444 u32 nmask = gmask | GLOBAL_INTERRUPT_MASK;
445
89a36810 446 iowrite32(intrs, pinstance->int_regs.ioa_host_interrupt_clr_reg);
c20c4267
AR
447 iowrite32(nmask, pinstance->int_regs.global_interrupt_mask_reg);
448 ioread32(pinstance->int_regs.global_interrupt_mask_reg);
449
450 if (!pinstance->interrupt_mode) {
451 iowrite32(intrs,
452 pinstance->int_regs.ioa_host_interrupt_mask_reg);
453 ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg);
454 }
89a36810
AR
455}
456
457/**
458 * pmcraid_enable_interrupts - Enables specified interrupts
459 *
460 * @pinstance: pointer to per adapter instance structure
461 * @intr: interrupts to enable
462 *
463 * Return Value
464 * None
465 */
466static void pmcraid_enable_interrupts(
467 struct pmcraid_instance *pinstance,
468 u32 intrs
469)
470{
471 u32 gmask = ioread32(pinstance->int_regs.global_interrupt_mask_reg);
472 u32 nmask = gmask & (~GLOBAL_INTERRUPT_MASK);
473
474 iowrite32(nmask, pinstance->int_regs.global_interrupt_mask_reg);
c20c4267
AR
475
476 if (!pinstance->interrupt_mode) {
477 iowrite32(~intrs,
478 pinstance->int_regs.ioa_host_interrupt_mask_reg);
479 ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg);
480 }
89a36810
AR
481
482 pmcraid_info("enabled interrupts global mask = %x intr_mask = %x\n",
483 ioread32(pinstance->int_regs.global_interrupt_mask_reg),
484 ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg));
485}
486
c20c4267
AR
487/**
488 * pmcraid_clr_trans_op - clear trans to op interrupt
489 *
490 * @pinstance: pointer to per adapter instance structure
491 *
492 * Return Value
493 * None
494 */
495static void pmcraid_clr_trans_op(
496 struct pmcraid_instance *pinstance
497)
498{
499 unsigned long lock_flags;
500
501 if (!pinstance->interrupt_mode) {
502 iowrite32(INTRS_TRANSITION_TO_OPERATIONAL,
503 pinstance->int_regs.ioa_host_interrupt_mask_reg);
504 ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg);
505 iowrite32(INTRS_TRANSITION_TO_OPERATIONAL,
506 pinstance->int_regs.ioa_host_interrupt_clr_reg);
507 ioread32(pinstance->int_regs.ioa_host_interrupt_clr_reg);
508 }
509
510 if (pinstance->reset_cmd != NULL) {
511 del_timer(&pinstance->reset_cmd->timer);
512 spin_lock_irqsave(
513 pinstance->host->host_lock, lock_flags);
514 pinstance->reset_cmd->cmd_done(pinstance->reset_cmd);
515 spin_unlock_irqrestore(
516 pinstance->host->host_lock, lock_flags);
517 }
518}
519
89a36810
AR
520/**
521 * pmcraid_reset_type - Determine the required reset type
522 * @pinstance: pointer to adapter instance structure
523 *
524 * IOA requires hard reset if any of the following conditions is true.
525 * 1. If HRRQ valid interrupt is not masked
526 * 2. IOA reset alert doorbell is set
527 * 3. If there are any error interrupts
528 */
529static void pmcraid_reset_type(struct pmcraid_instance *pinstance)
530{
531 u32 mask;
532 u32 intrs;
533 u32 alerts;
534
535 mask = ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg);
536 intrs = ioread32(pinstance->int_regs.ioa_host_interrupt_reg);
537 alerts = ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
538
539 if ((mask & INTRS_HRRQ_VALID) == 0 ||
540 (alerts & DOORBELL_IOA_RESET_ALERT) ||
541 (intrs & PMCRAID_ERROR_INTERRUPTS)) {
542 pmcraid_info("IOA requires hard reset\n");
543 pinstance->ioa_hard_reset = 1;
544 }
545
546 /* If unit check is active, trigger the dump */
547 if (intrs & INTRS_IOA_UNIT_CHECK)
548 pinstance->ioa_unit_check = 1;
549}
550
551/**
552 * pmcraid_bist_done - completion function for PCI BIST
553 * @cmd: pointer to reset command
554 * Return Value
c20c4267 555 * none
89a36810
AR
556 */
557
558static void pmcraid_ioa_reset(struct pmcraid_cmd *);
559
560static void pmcraid_bist_done(struct pmcraid_cmd *cmd)
561{
562 struct pmcraid_instance *pinstance = cmd->drv_inst;
563 unsigned long lock_flags;
564 int rc;
565 u16 pci_reg;
566
567 rc = pci_read_config_word(pinstance->pdev, PCI_COMMAND, &pci_reg);
568
569 /* If PCI config space can't be accessed wait for another two secs */
570 if ((rc != PCIBIOS_SUCCESSFUL || (!(pci_reg & PCI_COMMAND_MEMORY))) &&
c20c4267 571 cmd->time_left > 0) {
89a36810 572 pmcraid_info("BIST not complete, waiting another 2 secs\n");
c20c4267
AR
573 cmd->timer.expires = jiffies + cmd->time_left;
574 cmd->time_left = 0;
89a36810
AR
575 cmd->timer.data = (unsigned long)cmd;
576 cmd->timer.function =
577 (void (*)(unsigned long))pmcraid_bist_done;
578 add_timer(&cmd->timer);
579 } else {
c20c4267 580 cmd->time_left = 0;
89a36810
AR
581 pmcraid_info("BIST is complete, proceeding with reset\n");
582 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
583 pmcraid_ioa_reset(cmd);
584 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
585 }
586}
587
588/**
589 * pmcraid_start_bist - starts BIST
590 * @cmd: pointer to reset cmd
591 * Return Value
592 * none
593 */
594static void pmcraid_start_bist(struct pmcraid_cmd *cmd)
595{
596 struct pmcraid_instance *pinstance = cmd->drv_inst;
597 u32 doorbells, intrs;
598
599 /* proceed with bist and wait for 2 seconds */
600 iowrite32(DOORBELL_IOA_START_BIST,
601 pinstance->int_regs.host_ioa_interrupt_reg);
602 doorbells = ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
603 intrs = ioread32(pinstance->int_regs.ioa_host_interrupt_reg);
c20c4267 604 pmcraid_info("doorbells after start bist: %x intrs: %x\n",
89a36810
AR
605 doorbells, intrs);
606
c20c4267 607 cmd->time_left = msecs_to_jiffies(PMCRAID_BIST_TIMEOUT);
89a36810
AR
608 cmd->timer.data = (unsigned long)cmd;
609 cmd->timer.expires = jiffies + msecs_to_jiffies(PMCRAID_BIST_TIMEOUT);
610 cmd->timer.function = (void (*)(unsigned long))pmcraid_bist_done;
611 add_timer(&cmd->timer);
612}
613
614/**
615 * pmcraid_reset_alert_done - completion routine for reset_alert
616 * @cmd: pointer to command block used in reset sequence
617 * Return value
618 * None
619 */
620static void pmcraid_reset_alert_done(struct pmcraid_cmd *cmd)
621{
622 struct pmcraid_instance *pinstance = cmd->drv_inst;
623 u32 status = ioread32(pinstance->ioa_status);
624 unsigned long lock_flags;
625
626 /* if the critical operation in progress bit is set or the wait times
627 * out, invoke reset engine to proceed with hard reset. If there is
628 * some more time to wait, restart the timer
629 */
630 if (((status & INTRS_CRITICAL_OP_IN_PROGRESS) == 0) ||
c20c4267 631 cmd->time_left <= 0) {
89a36810
AR
632 pmcraid_info("critical op is reset proceeding with reset\n");
633 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
634 pmcraid_ioa_reset(cmd);
635 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
636 } else {
637 pmcraid_info("critical op is not yet reset waiting again\n");
638 /* restart timer if some more time is available to wait */
c20c4267 639 cmd->time_left -= PMCRAID_CHECK_FOR_RESET_TIMEOUT;
89a36810
AR
640 cmd->timer.data = (unsigned long)cmd;
641 cmd->timer.expires = jiffies + PMCRAID_CHECK_FOR_RESET_TIMEOUT;
642 cmd->timer.function =
643 (void (*)(unsigned long))pmcraid_reset_alert_done;
644 add_timer(&cmd->timer);
645 }
646}
647
648/**
649 * pmcraid_reset_alert - alerts IOA for a possible reset
650 * @cmd : command block to be used for reset sequence.
651 *
652 * Return Value
653 * returns 0 if pci config-space is accessible and RESET_DOORBELL is
654 * successfully written to IOA. Returns non-zero in case pci_config_space
655 * is not accessible
656 */
c20c4267 657static void pmcraid_notify_ioastate(struct pmcraid_instance *, u32);
89a36810
AR
658static void pmcraid_reset_alert(struct pmcraid_cmd *cmd)
659{
660 struct pmcraid_instance *pinstance = cmd->drv_inst;
661 u32 doorbells;
662 int rc;
663 u16 pci_reg;
664
665 /* If we are able to access IOA PCI config space, alert IOA that we are
666 * going to reset it soon. This enables IOA to preserv persistent error
667 * data if any. In case memory space is not accessible, proceed with
668 * BIST or slot_reset
669 */
670 rc = pci_read_config_word(pinstance->pdev, PCI_COMMAND, &pci_reg);
671 if ((rc == PCIBIOS_SUCCESSFUL) && (pci_reg & PCI_COMMAND_MEMORY)) {
672
673 /* wait for IOA permission i.e until CRITICAL_OPERATION bit is
674 * reset IOA doesn't generate any interrupts when CRITICAL
675 * OPERATION bit is reset. A timer is started to wait for this
676 * bit to be reset.
677 */
c20c4267 678 cmd->time_left = PMCRAID_RESET_TIMEOUT;
89a36810
AR
679 cmd->timer.data = (unsigned long)cmd;
680 cmd->timer.expires = jiffies + PMCRAID_CHECK_FOR_RESET_TIMEOUT;
681 cmd->timer.function =
682 (void (*)(unsigned long))pmcraid_reset_alert_done;
683 add_timer(&cmd->timer);
684
685 iowrite32(DOORBELL_IOA_RESET_ALERT,
686 pinstance->int_regs.host_ioa_interrupt_reg);
687 doorbells =
688 ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
689 pmcraid_info("doorbells after reset alert: %x\n", doorbells);
690 } else {
691 pmcraid_info("PCI config is not accessible starting BIST\n");
692 pinstance->ioa_state = IOA_STATE_IN_HARD_RESET;
693 pmcraid_start_bist(cmd);
694 }
695}
696
697/**
698 * pmcraid_timeout_handler - Timeout handler for internally generated ops
699 *
700 * @cmd : pointer to command structure, that got timedout
701 *
702 * This function blocks host requests and initiates an adapter reset.
703 *
704 * Return value:
705 * None
706 */
707static void pmcraid_timeout_handler(struct pmcraid_cmd *cmd)
708{
709 struct pmcraid_instance *pinstance = cmd->drv_inst;
710 unsigned long lock_flags;
711
34876402 712 dev_info(&pinstance->pdev->dev,
c20c4267
AR
713 "Adapter being reset due to cmd(CDB[0] = %x) timeout\n",
714 cmd->ioa_cb->ioarcb.cdb[0]);
89a36810
AR
715
716 /* Command timeouts result in hard reset sequence. The command that got
717 * timed out may be the one used as part of reset sequence. In this
718 * case restart reset sequence using the same command block even if
719 * reset is in progress. Otherwise fail this command and get a free
720 * command block to restart the reset sequence.
721 */
722 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
723 if (!pinstance->ioa_reset_in_progress) {
724 pinstance->ioa_reset_attempts = 0;
725 cmd = pmcraid_get_free_cmd(pinstance);
726
727 /* If we are out of command blocks, just return here itself.
728 * Some other command's timeout handler can do the reset job
729 */
730 if (cmd == NULL) {
731 spin_unlock_irqrestore(pinstance->host->host_lock,
732 lock_flags);
733 pmcraid_err("no free cmnd block for timeout handler\n");
734 return;
735 }
736
737 pinstance->reset_cmd = cmd;
738 pinstance->ioa_reset_in_progress = 1;
739 } else {
740 pmcraid_info("reset is already in progress\n");
741
742 if (pinstance->reset_cmd != cmd) {
743 /* This command should have been given to IOA, this
744 * command will be completed by fail_outstanding_cmds
745 * anyway
746 */
747 pmcraid_err("cmd is pending but reset in progress\n");
748 }
749
750 /* If this command was being used as part of the reset
751 * sequence, set cmd_done pointer to pmcraid_ioa_reset. This
752 * causes fail_outstanding_commands not to return the command
753 * block back to free pool
754 */
755 if (cmd == pinstance->reset_cmd)
756 cmd->cmd_done = pmcraid_ioa_reset;
89a36810
AR
757 }
758
c20c4267
AR
759 /* Notify apps of important IOA bringup/bringdown sequences */
760 if (pinstance->scn.ioa_state != PMC_DEVICE_EVENT_RESET_START &&
761 pinstance->scn.ioa_state != PMC_DEVICE_EVENT_SHUTDOWN_START)
762 pmcraid_notify_ioastate(pinstance,
763 PMC_DEVICE_EVENT_RESET_START);
764
89a36810
AR
765 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
766 scsi_block_requests(pinstance->host);
767 pmcraid_reset_alert(cmd);
768 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
769}
770
771/**
772 * pmcraid_internal_done - completion routine for internally generated cmds
773 *
774 * @cmd: command that got response from IOA
775 *
776 * Return Value:
777 * none
778 */
779static void pmcraid_internal_done(struct pmcraid_cmd *cmd)
780{
781 pmcraid_info("response internal cmd CDB[0] = %x ioasc = %x\n",
782 cmd->ioa_cb->ioarcb.cdb[0],
783 le32_to_cpu(cmd->ioa_cb->ioasa.ioasc));
784
785 /* Some of the internal commands are sent with callers blocking for the
786 * response. Same will be indicated as part of cmd->completion_req
787 * field. Response path needs to wake up any waiters waiting for cmd
788 * completion if this flag is set.
789 */
790 if (cmd->completion_req) {
791 cmd->completion_req = 0;
792 complete(&cmd->wait_for_completion);
793 }
794
795 /* most of the internal commands are completed by caller itself, so
796 * no need to return the command block back to free pool until we are
797 * required to do so (e.g once done with initialization).
798 */
799 if (cmd->release) {
800 cmd->release = 0;
801 pmcraid_return_cmd(cmd);
802 }
803}
804
805/**
806 * pmcraid_reinit_cfgtable_done - done function for cfg table reinitialization
807 *
808 * @cmd: command that got response from IOA
809 *
810 * This routine is called after driver re-reads configuration table due to a
811 * lost CCN. It returns the command block back to free pool and schedules
812 * worker thread to add/delete devices into the system.
813 *
814 * Return Value:
815 * none
816 */
817static void pmcraid_reinit_cfgtable_done(struct pmcraid_cmd *cmd)
818{
819 pmcraid_info("response internal cmd CDB[0] = %x ioasc = %x\n",
820 cmd->ioa_cb->ioarcb.cdb[0],
821 le32_to_cpu(cmd->ioa_cb->ioasa.ioasc));
822
823 if (cmd->release) {
824 cmd->release = 0;
825 pmcraid_return_cmd(cmd);
826 }
827 pmcraid_info("scheduling worker for config table reinitialization\n");
828 schedule_work(&cmd->drv_inst->worker_q);
829}
830
831/**
832 * pmcraid_erp_done - Process completion of SCSI error response from device
833 * @cmd: pmcraid_command
834 *
835 * This function copies the sense buffer into the scsi_cmd struct and completes
836 * scsi_cmd by calling scsi_done function.
837 *
838 * Return value:
839 * none
840 */
841static void pmcraid_erp_done(struct pmcraid_cmd *cmd)
842{
843 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
844 struct pmcraid_instance *pinstance = cmd->drv_inst;
845 u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
846
847 if (PMCRAID_IOASC_SENSE_KEY(ioasc) > 0) {
848 scsi_cmd->result |= (DID_ERROR << 16);
34876402
AR
849 scmd_printk(KERN_INFO, scsi_cmd,
850 "command CDB[0] = %x failed with IOASC: 0x%08X\n",
851 cmd->ioa_cb->ioarcb.cdb[0], ioasc);
89a36810
AR
852 }
853
854 /* if we had allocated sense buffers for request sense, copy the sense
855 * release the buffers
856 */
857 if (cmd->sense_buffer != NULL) {
858 memcpy(scsi_cmd->sense_buffer,
859 cmd->sense_buffer,
860 SCSI_SENSE_BUFFERSIZE);
861 pci_free_consistent(pinstance->pdev,
862 SCSI_SENSE_BUFFERSIZE,
863 cmd->sense_buffer, cmd->sense_buffer_dma);
864 cmd->sense_buffer = NULL;
865 cmd->sense_buffer_dma = 0;
866 }
867
868 scsi_dma_unmap(scsi_cmd);
869 pmcraid_return_cmd(cmd);
870 scsi_cmd->scsi_done(scsi_cmd);
871}
872
873/**
874 * pmcraid_fire_command - sends an IOA command to adapter
875 *
876 * This function adds the given block into pending command list
877 * and returns without waiting
878 *
879 * @cmd : command to be sent to the device
880 *
881 * Return Value
882 * None
883 */
884static void _pmcraid_fire_command(struct pmcraid_cmd *cmd)
885{
886 struct pmcraid_instance *pinstance = cmd->drv_inst;
887 unsigned long lock_flags;
888
889 /* Add this command block to pending cmd pool. We do this prior to
890 * writting IOARCB to ioarrin because IOA might complete the command
891 * by the time we are about to add it to the list. Response handler
c20c4267 892 * (isr/tasklet) looks for cmd block in the pending pending list.
89a36810
AR
893 */
894 spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags);
895 list_add_tail(&cmd->free_list, &pinstance->pending_cmd_pool);
896 spin_unlock_irqrestore(&pinstance->pending_pool_lock, lock_flags);
897 atomic_inc(&pinstance->outstanding_cmds);
898
899 /* driver writes lower 32-bit value of IOARCB address only */
900 mb();
901 iowrite32(le32_to_cpu(cmd->ioa_cb->ioarcb.ioarcb_bus_addr),
902 pinstance->ioarrin);
903}
904
905/**
906 * pmcraid_send_cmd - fires a command to IOA
907 *
908 * This function also sets up timeout function, and command completion
909 * function
910 *
911 * @cmd: pointer to the command block to be fired to IOA
912 * @cmd_done: command completion function, called once IOA responds
913 * @timeout: timeout to wait for this command completion
914 * @timeout_func: timeout handler
915 *
916 * Return value
917 * none
918 */
919static void pmcraid_send_cmd(
920 struct pmcraid_cmd *cmd,
921 void (*cmd_done) (struct pmcraid_cmd *),
922 unsigned long timeout,
923 void (*timeout_func) (struct pmcraid_cmd *)
924)
925{
926 /* initialize done function */
927 cmd->cmd_done = cmd_done;
928
929 if (timeout_func) {
930 /* setup timeout handler */
931 cmd->timer.data = (unsigned long)cmd;
932 cmd->timer.expires = jiffies + timeout;
933 cmd->timer.function = (void (*)(unsigned long))timeout_func;
934 add_timer(&cmd->timer);
935 }
936
937 /* fire the command to IOA */
938 _pmcraid_fire_command(cmd);
939}
940
c20c4267
AR
941/**
942 * pmcraid_ioa_shutdown_done - completion function for IOA shutdown command
943 * @cmd: pointer to the command block used for sending IOA shutdown command
944 *
945 * Return value
946 * None
947 */
948static void pmcraid_ioa_shutdown_done(struct pmcraid_cmd *cmd)
949{
950 struct pmcraid_instance *pinstance = cmd->drv_inst;
951 unsigned long lock_flags;
952
953 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
954 pmcraid_ioa_reset(cmd);
955 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
956}
957
89a36810
AR
958/**
959 * pmcraid_ioa_shutdown - sends SHUTDOWN command to ioa
960 *
961 * @cmd: pointer to the command block used as part of reset sequence
962 *
963 * Return Value
964 * None
965 */
966static void pmcraid_ioa_shutdown(struct pmcraid_cmd *cmd)
967{
968 pmcraid_info("response for Cancel CCN CDB[0] = %x ioasc = %x\n",
969 cmd->ioa_cb->ioarcb.cdb[0],
970 le32_to_cpu(cmd->ioa_cb->ioasa.ioasc));
971
972 /* Note that commands sent during reset require next command to be sent
973 * to IOA. Hence reinit the done function as well as timeout function
974 */
975 pmcraid_reinit_cmdblk(cmd);
976 cmd->ioa_cb->ioarcb.request_type = REQ_TYPE_IOACMD;
977 cmd->ioa_cb->ioarcb.resource_handle =
978 cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
979 cmd->ioa_cb->ioarcb.cdb[0] = PMCRAID_IOA_SHUTDOWN;
980 cmd->ioa_cb->ioarcb.cdb[1] = PMCRAID_SHUTDOWN_NORMAL;
981
982 /* fire shutdown command to hardware. */
983 pmcraid_info("firing normal shutdown command (%d) to IOA\n",
984 le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle));
985
c20c4267
AR
986 pmcraid_notify_ioastate(cmd->drv_inst, PMC_DEVICE_EVENT_SHUTDOWN_START);
987
988 pmcraid_send_cmd(cmd, pmcraid_ioa_shutdown_done,
89a36810
AR
989 PMCRAID_SHUTDOWN_TIMEOUT,
990 pmcraid_timeout_handler);
991}
992
993/**
c20c4267
AR
994 * pmcraid_get_fwversion_done - completion function for get_fwversion
995 *
996 * @cmd: pointer to command block used to send INQUIRY command
89a36810
AR
997 *
998 * Return Value
c20c4267 999 * none
89a36810 1000 */
89a36810
AR
1001static void pmcraid_querycfg(struct pmcraid_cmd *);
1002
c20c4267
AR
1003static void pmcraid_get_fwversion_done(struct pmcraid_cmd *cmd)
1004{
1005 struct pmcraid_instance *pinstance = cmd->drv_inst;
1006 u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
1007 unsigned long lock_flags;
1008
1009 /* configuration table entry size depends on firmware version. If fw
1010 * version is not known, it is not possible to interpret IOA config
1011 * table
1012 */
1013 if (ioasc) {
1014 pmcraid_err("IOA Inquiry failed with %x\n", ioasc);
1015 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
1016 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
1017 pmcraid_reset_alert(cmd);
1018 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
1019 } else {
1020 pmcraid_querycfg(cmd);
1021 }
1022}
1023
1024/**
1025 * pmcraid_get_fwversion - reads firmware version information
1026 *
1027 * @cmd: pointer to command block used to send INQUIRY command
1028 *
1029 * Return Value
1030 * none
1031 */
1032static void pmcraid_get_fwversion(struct pmcraid_cmd *cmd)
1033{
1034 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
1035 struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl;
1036 struct pmcraid_instance *pinstance = cmd->drv_inst;
1037 u16 data_size = sizeof(struct pmcraid_inquiry_data);
1038
1039 pmcraid_reinit_cmdblk(cmd);
1040 ioarcb->request_type = REQ_TYPE_SCSI;
1041 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
1042 ioarcb->cdb[0] = INQUIRY;
1043 ioarcb->cdb[1] = 1;
1044 ioarcb->cdb[2] = 0xD0;
1045 ioarcb->cdb[3] = (data_size >> 8) & 0xFF;
1046 ioarcb->cdb[4] = data_size & 0xFF;
1047
1048 /* Since entire inquiry data it can be part of IOARCB itself
1049 */
1050 ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) +
1051 offsetof(struct pmcraid_ioarcb,
1052 add_data.u.ioadl[0]));
1053 ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc));
1054 ioarcb->ioarcb_bus_addr &= ~(0x1FULL);
1055
1056 ioarcb->request_flags0 |= NO_LINK_DESCS;
1057 ioarcb->data_transfer_length = cpu_to_le32(data_size);
1058 ioadl = &(ioarcb->add_data.u.ioadl[0]);
1059 ioadl->flags = IOADL_FLAGS_LAST_DESC;
1060 ioadl->address = cpu_to_le64(pinstance->inq_data_baddr);
1061 ioadl->data_len = cpu_to_le32(data_size);
1062
1063 pmcraid_send_cmd(cmd, pmcraid_get_fwversion_done,
1064 PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler);
1065}
1066
1067/**
1068 * pmcraid_identify_hrrq - registers host rrq buffers with IOA
1069 * @cmd: pointer to command block to be used for identify hrrq
1070 *
1071 * Return Value
1072 * none
1073 */
89a36810
AR
1074static void pmcraid_identify_hrrq(struct pmcraid_cmd *cmd)
1075{
1076 struct pmcraid_instance *pinstance = cmd->drv_inst;
1077 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
c20c4267 1078 int index = cmd->hrrq_index;
89a36810
AR
1079 __be64 hrrq_addr = cpu_to_be64(pinstance->hrrq_start_bus_addr[index]);
1080 u32 hrrq_size = cpu_to_be32(sizeof(u32) * PMCRAID_MAX_CMD);
c20c4267 1081 void (*done_function)(struct pmcraid_cmd *);
89a36810
AR
1082
1083 pmcraid_reinit_cmdblk(cmd);
c20c4267
AR
1084 cmd->hrrq_index = index + 1;
1085
1086 if (cmd->hrrq_index < pinstance->num_hrrq) {
1087 done_function = pmcraid_identify_hrrq;
1088 } else {
1089 cmd->hrrq_index = 0;
1090 done_function = pmcraid_get_fwversion;
1091 }
89a36810
AR
1092
1093 /* Initialize ioarcb */
1094 ioarcb->request_type = REQ_TYPE_IOACMD;
1095 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
1096
1097 /* initialize the hrrq number where IOA will respond to this command */
1098 ioarcb->hrrq_id = index;
1099 ioarcb->cdb[0] = PMCRAID_IDENTIFY_HRRQ;
1100 ioarcb->cdb[1] = index;
1101
1102 /* IOA expects 64-bit pci address to be written in B.E format
1103 * (i.e cdb[2]=MSByte..cdb[9]=LSB.
1104 */
c20c4267
AR
1105 pmcraid_info("HRRQ_IDENTIFY with hrrq:ioarcb:index => %llx:%llx:%x\n",
1106 hrrq_addr, ioarcb->ioarcb_bus_addr, index);
89a36810
AR
1107
1108 memcpy(&(ioarcb->cdb[2]), &hrrq_addr, sizeof(hrrq_addr));
1109 memcpy(&(ioarcb->cdb[10]), &hrrq_size, sizeof(hrrq_size));
1110
1111 /* Subsequent commands require HRRQ identification to be successful.
1112 * Note that this gets called even during reset from SCSI mid-layer
1113 * or tasklet
1114 */
c20c4267 1115 pmcraid_send_cmd(cmd, done_function,
89a36810
AR
1116 PMCRAID_INTERNAL_TIMEOUT,
1117 pmcraid_timeout_handler);
1118}
1119
1120static void pmcraid_process_ccn(struct pmcraid_cmd *cmd);
1121static void pmcraid_process_ldn(struct pmcraid_cmd *cmd);
1122
1123/**
1124 * pmcraid_send_hcam_cmd - send an initialized command block(HCAM) to IOA
1125 *
1126 * @cmd: initialized command block pointer
1127 *
1128 * Return Value
1129 * none
1130 */
1131static void pmcraid_send_hcam_cmd(struct pmcraid_cmd *cmd)
1132{
1133 if (cmd->ioa_cb->ioarcb.cdb[1] == PMCRAID_HCAM_CODE_CONFIG_CHANGE)
1134 atomic_set(&(cmd->drv_inst->ccn.ignore), 0);
1135 else
1136 atomic_set(&(cmd->drv_inst->ldn.ignore), 0);
1137
1138 pmcraid_send_cmd(cmd, cmd->cmd_done, 0, NULL);
1139}
1140
1141/**
1142 * pmcraid_init_hcam - send an initialized command block(HCAM) to IOA
1143 *
1144 * @pinstance: pointer to adapter instance structure
1145 * @type: HCAM type
1146 *
1147 * Return Value
1148 * pointer to initialized pmcraid_cmd structure or NULL
1149 */
1150static struct pmcraid_cmd *pmcraid_init_hcam
1151(
1152 struct pmcraid_instance *pinstance,
1153 u8 type
1154)
1155{
1156 struct pmcraid_cmd *cmd;
1157 struct pmcraid_ioarcb *ioarcb;
1158 struct pmcraid_ioadl_desc *ioadl;
1159 struct pmcraid_hostrcb *hcam;
1160 void (*cmd_done) (struct pmcraid_cmd *);
1161 dma_addr_t dma;
1162 int rcb_size;
1163
1164 cmd = pmcraid_get_free_cmd(pinstance);
1165
1166 if (!cmd) {
1167 pmcraid_err("no free command blocks for hcam\n");
1168 return cmd;
1169 }
1170
1171 if (type == PMCRAID_HCAM_CODE_CONFIG_CHANGE) {
c20c4267 1172 rcb_size = sizeof(struct pmcraid_hcam_ccn_ext);
89a36810
AR
1173 cmd_done = pmcraid_process_ccn;
1174 dma = pinstance->ccn.baddr + PMCRAID_AEN_HDR_SIZE;
1175 hcam = &pinstance->ccn;
1176 } else {
1177 rcb_size = sizeof(struct pmcraid_hcam_ldn);
1178 cmd_done = pmcraid_process_ldn;
1179 dma = pinstance->ldn.baddr + PMCRAID_AEN_HDR_SIZE;
1180 hcam = &pinstance->ldn;
1181 }
1182
1183 /* initialize command pointer used for HCAM registration */
1184 hcam->cmd = cmd;
1185
1186 ioarcb = &cmd->ioa_cb->ioarcb;
1187 ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) +
1188 offsetof(struct pmcraid_ioarcb,
1189 add_data.u.ioadl[0]));
1190 ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc));
1191 ioadl = ioarcb->add_data.u.ioadl;
1192
1193 /* Initialize ioarcb */
1194 ioarcb->request_type = REQ_TYPE_HCAM;
1195 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
1196 ioarcb->cdb[0] = PMCRAID_HOST_CONTROLLED_ASYNC;
1197 ioarcb->cdb[1] = type;
1198 ioarcb->cdb[7] = (rcb_size >> 8) & 0xFF;
1199 ioarcb->cdb[8] = (rcb_size) & 0xFF;
1200
1201 ioarcb->data_transfer_length = cpu_to_le32(rcb_size);
1202
88197966 1203 ioadl[0].flags |= IOADL_FLAGS_READ_LAST;
89a36810
AR
1204 ioadl[0].data_len = cpu_to_le32(rcb_size);
1205 ioadl[0].address = cpu_to_le32(dma);
1206
1207 cmd->cmd_done = cmd_done;
1208 return cmd;
1209}
1210
1211/**
1212 * pmcraid_send_hcam - Send an HCAM to IOA
1213 * @pinstance: ioa config struct
1214 * @type: HCAM type
1215 *
1216 * This function will send a Host Controlled Async command to IOA.
1217 *
1218 * Return value:
c20c4267 1219 * none
89a36810
AR
1220 */
1221static void pmcraid_send_hcam(struct pmcraid_instance *pinstance, u8 type)
1222{
1223 struct pmcraid_cmd *cmd = pmcraid_init_hcam(pinstance, type);
1224 pmcraid_send_hcam_cmd(cmd);
1225}
1226
1227
1228/**
1229 * pmcraid_prepare_cancel_cmd - prepares a command block to abort another
1230 *
1231 * @cmd: pointer to cmd that is used as cancelling command
1232 * @cmd_to_cancel: pointer to the command that needs to be cancelled
1233 */
1234static void pmcraid_prepare_cancel_cmd(
1235 struct pmcraid_cmd *cmd,
1236 struct pmcraid_cmd *cmd_to_cancel
1237)
1238{
1239 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
1240 __be64 ioarcb_addr = cmd_to_cancel->ioa_cb->ioarcb.ioarcb_bus_addr;
1241
1242 /* Get the resource handle to where the command to be aborted has been
1243 * sent.
1244 */
1245 ioarcb->resource_handle = cmd_to_cancel->ioa_cb->ioarcb.resource_handle;
1246 ioarcb->request_type = REQ_TYPE_IOACMD;
1247 memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN);
1248 ioarcb->cdb[0] = PMCRAID_ABORT_CMD;
1249
1250 /* IOARCB address of the command to be cancelled is given in
1251 * cdb[2]..cdb[9] is Big-Endian format. Note that length bits in
1252 * IOARCB address are not masked.
1253 */
1254 ioarcb_addr = cpu_to_be64(ioarcb_addr);
1255 memcpy(&(ioarcb->cdb[2]), &ioarcb_addr, sizeof(ioarcb_addr));
1256}
1257
1258/**
1259 * pmcraid_cancel_hcam - sends ABORT task to abort a given HCAM
1260 *
1261 * @cmd: command to be used as cancelling command
1262 * @type: HCAM type
1263 * @cmd_done: op done function for the cancelling command
1264 */
1265static void pmcraid_cancel_hcam(
1266 struct pmcraid_cmd *cmd,
1267 u8 type,
1268 void (*cmd_done) (struct pmcraid_cmd *)
1269)
1270{
1271 struct pmcraid_instance *pinstance;
1272 struct pmcraid_hostrcb *hcam;
1273
1274 pinstance = cmd->drv_inst;
1275 hcam = (type == PMCRAID_HCAM_CODE_LOG_DATA) ?
1276 &pinstance->ldn : &pinstance->ccn;
1277
1278 /* prepare for cancelling previous hcam command. If the HCAM is
1279 * currently not pending with IOA, we would have hcam->cmd as non-null
1280 */
1281 if (hcam->cmd == NULL)
1282 return;
1283
1284 pmcraid_prepare_cancel_cmd(cmd, hcam->cmd);
1285
1286 /* writing to IOARRIN must be protected by host_lock, as mid-layer
1287 * schedule queuecommand while we are doing this
1288 */
1289 pmcraid_send_cmd(cmd, cmd_done,
1290 PMCRAID_INTERNAL_TIMEOUT,
1291 pmcraid_timeout_handler);
1292}
1293
1294/**
1295 * pmcraid_cancel_ccn - cancel CCN HCAM already registered with IOA
1296 *
1297 * @cmd: command block to be used for cancelling the HCAM
1298 */
1299static void pmcraid_cancel_ccn(struct pmcraid_cmd *cmd)
1300{
1301 pmcraid_info("response for Cancel LDN CDB[0] = %x ioasc = %x\n",
1302 cmd->ioa_cb->ioarcb.cdb[0],
1303 le32_to_cpu(cmd->ioa_cb->ioasa.ioasc));
1304
1305 pmcraid_reinit_cmdblk(cmd);
1306
1307 pmcraid_cancel_hcam(cmd,
1308 PMCRAID_HCAM_CODE_CONFIG_CHANGE,
1309 pmcraid_ioa_shutdown);
1310}
1311
1312/**
1313 * pmcraid_cancel_ldn - cancel LDN HCAM already registered with IOA
1314 *
1315 * @cmd: command block to be used for cancelling the HCAM
1316 */
1317static void pmcraid_cancel_ldn(struct pmcraid_cmd *cmd)
1318{
1319 pmcraid_cancel_hcam(cmd,
1320 PMCRAID_HCAM_CODE_LOG_DATA,
1321 pmcraid_cancel_ccn);
1322}
1323
1324/**
1325 * pmcraid_expose_resource - check if the resource can be exposed to OS
1326 *
c20c4267 1327 * @fw_version: firmware version code
89a36810
AR
1328 * @cfgte: pointer to configuration table entry of the resource
1329 *
1330 * Return value:
c20c4267 1331 * true if resource can be added to midlayer, false(0) otherwise
89a36810 1332 */
c20c4267
AR
1333static int pmcraid_expose_resource(u16 fw_version,
1334 struct pmcraid_config_table_entry *cfgte)
89a36810
AR
1335{
1336 int retval = 0;
1337
c20c4267
AR
1338 if (cfgte->resource_type == RES_TYPE_VSET) {
1339 if (fw_version <= PMCRAID_FW_VERSION_1)
1340 retval = ((cfgte->unique_flags1 & 0x80) == 0);
1341 else
1342 retval = ((cfgte->unique_flags0 & 0x80) == 0 &&
1343 (cfgte->unique_flags1 & 0x80) == 0);
1344
1345 } else if (cfgte->resource_type == RES_TYPE_GSCSI)
89a36810
AR
1346 retval = (RES_BUS(cfgte->resource_address) !=
1347 PMCRAID_VIRTUAL_ENCL_BUS_ID);
1348 return retval;
1349}
1350
1351/* attributes supported by pmcraid_event_family */
1352enum {
1353 PMCRAID_AEN_ATTR_UNSPEC,
1354 PMCRAID_AEN_ATTR_EVENT,
1355 __PMCRAID_AEN_ATTR_MAX,
1356};
1357#define PMCRAID_AEN_ATTR_MAX (__PMCRAID_AEN_ATTR_MAX - 1)
1358
1359/* commands supported by pmcraid_event_family */
1360enum {
1361 PMCRAID_AEN_CMD_UNSPEC,
1362 PMCRAID_AEN_CMD_EVENT,
1363 __PMCRAID_AEN_CMD_MAX,
1364};
1365#define PMCRAID_AEN_CMD_MAX (__PMCRAID_AEN_CMD_MAX - 1)
1366
5e53e689
JB
1367static struct genl_multicast_group pmcraid_mcgrps[] = {
1368 { .name = "events", /* not really used - see ID discussion below */ },
1369};
1370
56989f6d 1371static struct genl_family pmcraid_event_family __ro_after_init = {
489111e5 1372 .module = THIS_MODULE,
89a36810
AR
1373 .name = "pmcraid",
1374 .version = 1,
5e53e689
JB
1375 .maxattr = PMCRAID_AEN_ATTR_MAX,
1376 .mcgrps = pmcraid_mcgrps,
1377 .n_mcgrps = ARRAY_SIZE(pmcraid_mcgrps),
89a36810
AR
1378};
1379
1380/**
1381 * pmcraid_netlink_init - registers pmcraid_event_family
1382 *
1383 * Return value:
c20c4267
AR
1384 * 0 if the pmcraid_event_family is successfully registered
1385 * with netlink generic, non-zero otherwise
89a36810 1386 */
56989f6d 1387static int __init pmcraid_netlink_init(void)
89a36810
AR
1388{
1389 int result;
1390
1391 result = genl_register_family(&pmcraid_event_family);
1392
1393 if (result)
1394 return result;
1395
1396 pmcraid_info("registered NETLINK GENERIC group: %d\n",
1397 pmcraid_event_family.id);
1398
1399 return result;
1400}
1401
1402/**
1403 * pmcraid_netlink_release - unregisters pmcraid_event_family
1404 *
1405 * Return value:
c20c4267 1406 * none
89a36810
AR
1407 */
1408static void pmcraid_netlink_release(void)
1409{
1410 genl_unregister_family(&pmcraid_event_family);
1411}
1412
1413/**
1414 * pmcraid_notify_aen - sends event msg to user space application
1415 * @pinstance: pointer to adapter instance structure
1416 * @type: HCAM type
1417 *
1418 * Return value:
1419 * 0 if success, error value in case of any failure.
1420 */
c20c4267
AR
1421static int pmcraid_notify_aen(
1422 struct pmcraid_instance *pinstance,
1423 struct pmcraid_aen_msg *aen_msg,
1424 u32 data_size
1425)
89a36810
AR
1426{
1427 struct sk_buff *skb;
89a36810 1428 void *msg_header;
c20c4267 1429 u32 total_size, nla_genl_hdr_total_size;
89a36810
AR
1430 int result;
1431
89a36810
AR
1432 aen_msg->hostno = (pinstance->host->unique_id << 16 |
1433 MINOR(pinstance->cdev.dev));
1434 aen_msg->length = data_size;
c20c4267 1435
89a36810
AR
1436 data_size += sizeof(*aen_msg);
1437
1438 total_size = nla_total_size(data_size);
c20c4267
AR
1439 /* Add GENL_HDR to total_size */
1440 nla_genl_hdr_total_size =
1441 (total_size + (GENL_HDRLEN +
1442 ((struct genl_family *)&pmcraid_event_family)->hdrsize)
1443 + NLMSG_HDRLEN);
1444 skb = genlmsg_new(nla_genl_hdr_total_size, GFP_ATOMIC);
89a36810
AR
1445
1446
1447 if (!skb) {
1448 pmcraid_err("Failed to allocate aen data SKB of size: %x\n",
1449 total_size);
1450 return -ENOMEM;
1451 }
1452
1453 /* add the genetlink message header */
1454 msg_header = genlmsg_put(skb, 0, 0,
1455 &pmcraid_event_family, 0,
1456 PMCRAID_AEN_CMD_EVENT);
1457 if (!msg_header) {
1458 pmcraid_err("failed to copy command details\n");
1459 nlmsg_free(skb);
1460 return -ENOMEM;
1461 }
1462
1463 result = nla_put(skb, PMCRAID_AEN_ATTR_EVENT, data_size, aen_msg);
1464
1465 if (result) {
c20c4267 1466 pmcraid_err("failed to copy AEN attribute data\n");
89a36810
AR
1467 nlmsg_free(skb);
1468 return -EINVAL;
1469 }
1470
1471 /* send genetlink multicast message to notify appplications */
053c095a 1472 genlmsg_end(skb, msg_header);
89a36810 1473
5e53e689
JB
1474 result = genlmsg_multicast(&pmcraid_event_family, skb,
1475 0, 0, GFP_ATOMIC);
89a36810
AR
1476
1477 /* If there are no listeners, genlmsg_multicast may return non-zero
1478 * value.
1479 */
1480 if (result)
c20c4267 1481 pmcraid_info("error (%x) sending aen event message\n", result);
89a36810
AR
1482 return result;
1483}
1484
c20c4267
AR
1485/**
1486 * pmcraid_notify_ccn - notifies about CCN event msg to user space
1487 * @pinstance: pointer adapter instance structure
1488 *
1489 * Return value:
1490 * 0 if success, error value in case of any failure
1491 */
1492static int pmcraid_notify_ccn(struct pmcraid_instance *pinstance)
1493{
1494 return pmcraid_notify_aen(pinstance,
1495 pinstance->ccn.msg,
1496 pinstance->ccn.hcam->data_len +
1497 sizeof(struct pmcraid_hcam_hdr));
1498}
1499
1500/**
1501 * pmcraid_notify_ldn - notifies about CCN event msg to user space
1502 * @pinstance: pointer adapter instance structure
1503 *
1504 * Return value:
1505 * 0 if success, error value in case of any failure
1506 */
1507static int pmcraid_notify_ldn(struct pmcraid_instance *pinstance)
1508{
1509 return pmcraid_notify_aen(pinstance,
1510 pinstance->ldn.msg,
1511 pinstance->ldn.hcam->data_len +
1512 sizeof(struct pmcraid_hcam_hdr));
1513}
1514
1515/**
1516 * pmcraid_notify_ioastate - sends IOA state event msg to user space
1517 * @pinstance: pointer adapter instance structure
1518 * @evt: controller state event to be sent
1519 *
1520 * Return value:
1521 * 0 if success, error value in case of any failure
1522 */
1523static void pmcraid_notify_ioastate(struct pmcraid_instance *pinstance, u32 evt)
1524{
1525 pinstance->scn.ioa_state = evt;
1526 pmcraid_notify_aen(pinstance,
1527 &pinstance->scn.msg,
1528 sizeof(u32));
1529}
1530
89a36810
AR
1531/**
1532 * pmcraid_handle_config_change - Handle a config change from the adapter
1533 * @pinstance: pointer to per adapter instance structure
1534 *
1535 * Return value:
1536 * none
1537 */
729c8456 1538
89a36810
AR
1539static void pmcraid_handle_config_change(struct pmcraid_instance *pinstance)
1540{
1541 struct pmcraid_config_table_entry *cfg_entry;
1542 struct pmcraid_hcam_ccn *ccn_hcam;
1543 struct pmcraid_cmd *cmd;
1544 struct pmcraid_cmd *cfgcmd;
1545 struct pmcraid_resource_entry *res = NULL;
89a36810
AR
1546 unsigned long lock_flags;
1547 unsigned long host_lock_flags;
729c8456
AR
1548 u32 new_entry = 1;
1549 u32 hidden_entry = 0;
c20c4267 1550 u16 fw_version;
89a36810
AR
1551 int rc;
1552
1553 ccn_hcam = (struct pmcraid_hcam_ccn *)pinstance->ccn.hcam;
1554 cfg_entry = &ccn_hcam->cfg_entry;
c20c4267 1555 fw_version = be16_to_cpu(pinstance->inq_data->fw_version);
89a36810 1556
592488a3
AR
1557 pmcraid_info("CCN(%x): %x timestamp: %llx type: %x lost: %x flags: %x \
1558 res: %x:%x:%x:%x\n",
89a36810
AR
1559 pinstance->ccn.hcam->ilid,
1560 pinstance->ccn.hcam->op_code,
592488a3
AR
1561 ((pinstance->ccn.hcam->timestamp1) |
1562 ((pinstance->ccn.hcam->timestamp2 & 0xffffffffLL) << 32)),
89a36810
AR
1563 pinstance->ccn.hcam->notification_type,
1564 pinstance->ccn.hcam->notification_lost,
1565 pinstance->ccn.hcam->flags,
1566 pinstance->host->unique_id,
1567 RES_IS_VSET(*cfg_entry) ? PMCRAID_VSET_BUS_ID :
1568 (RES_IS_GSCSI(*cfg_entry) ? PMCRAID_PHYS_BUS_ID :
1569 RES_BUS(cfg_entry->resource_address)),
c20c4267
AR
1570 RES_IS_VSET(*cfg_entry) ?
1571 (fw_version <= PMCRAID_FW_VERSION_1 ?
1572 cfg_entry->unique_flags1 :
1573 cfg_entry->array_id & 0xFF) :
89a36810
AR
1574 RES_TARGET(cfg_entry->resource_address),
1575 RES_LUN(cfg_entry->resource_address));
1576
1577
1578 /* If this HCAM indicates a lost notification, read the config table */
1579 if (pinstance->ccn.hcam->notification_lost) {
1580 cfgcmd = pmcraid_get_free_cmd(pinstance);
1581 if (cfgcmd) {
1582 pmcraid_info("lost CCN, reading config table\b");
1583 pinstance->reinit_cfg_table = 1;
1584 pmcraid_querycfg(cfgcmd);
1585 } else {
1586 pmcraid_err("lost CCN, no free cmd for querycfg\n");
1587 }
1588 goto out_notify_apps;
1589 }
1590
1591 /* If this resource is not going to be added to mid-layer, just notify
729c8456
AR
1592 * applications and return. If this notification is about hiding a VSET
1593 * resource, check if it was exposed already.
89a36810 1594 */
729c8456
AR
1595 if (pinstance->ccn.hcam->notification_type ==
1596 NOTIFICATION_TYPE_ENTRY_CHANGED &&
c20c4267
AR
1597 cfg_entry->resource_type == RES_TYPE_VSET) {
1598
1599 if (fw_version <= PMCRAID_FW_VERSION_1)
1600 hidden_entry = (cfg_entry->unique_flags1 & 0x80) != 0;
1601 else
1602 hidden_entry = (cfg_entry->unique_flags1 & 0x80) != 0;
1603
1604 } else if (!pmcraid_expose_resource(fw_version, cfg_entry)) {
89a36810 1605 goto out_notify_apps;
c20c4267 1606 }
89a36810
AR
1607
1608 spin_lock_irqsave(&pinstance->resource_lock, lock_flags);
1609 list_for_each_entry(res, &pinstance->used_res_q, queue) {
1610 rc = memcmp(&res->cfg_entry.resource_address,
1611 &cfg_entry->resource_address,
1612 sizeof(cfg_entry->resource_address));
1613 if (!rc) {
1614 new_entry = 0;
1615 break;
1616 }
1617 }
1618
1619 if (new_entry) {
1620
729c8456
AR
1621 if (hidden_entry) {
1622 spin_unlock_irqrestore(&pinstance->resource_lock,
1623 lock_flags);
1624 goto out_notify_apps;
1625 }
1626
89a36810
AR
1627 /* If there are more number of resources than what driver can
1628 * manage, do not notify the applications about the CCN. Just
1629 * ignore this notifications and re-register the same HCAM
1630 */
1631 if (list_empty(&pinstance->free_res_q)) {
1632 spin_unlock_irqrestore(&pinstance->resource_lock,
1633 lock_flags);
1634 pmcraid_err("too many resources attached\n");
1635 spin_lock_irqsave(pinstance->host->host_lock,
1636 host_lock_flags);
1637 pmcraid_send_hcam(pinstance,
1638 PMCRAID_HCAM_CODE_CONFIG_CHANGE);
1639 spin_unlock_irqrestore(pinstance->host->host_lock,
1640 host_lock_flags);
1641 return;
1642 }
1643
1644 res = list_entry(pinstance->free_res_q.next,
1645 struct pmcraid_resource_entry, queue);
1646
1647 list_del(&res->queue);
1648 res->scsi_dev = NULL;
1649 res->reset_progress = 0;
1650 list_add_tail(&res->queue, &pinstance->used_res_q);
1651 }
1652
c20c4267 1653 memcpy(&res->cfg_entry, cfg_entry, pinstance->config_table_entry_size);
89a36810
AR
1654
1655 if (pinstance->ccn.hcam->notification_type ==
729c8456 1656 NOTIFICATION_TYPE_ENTRY_DELETED || hidden_entry) {
89a36810 1657 if (res->scsi_dev) {
c20c4267
AR
1658 if (fw_version <= PMCRAID_FW_VERSION_1)
1659 res->cfg_entry.unique_flags1 &= 0x7F;
1660 else
1661 res->cfg_entry.array_id &= 0xFF;
89a36810
AR
1662 res->change_detected = RES_CHANGE_DEL;
1663 res->cfg_entry.resource_handle =
1664 PMCRAID_INVALID_RES_HANDLE;
1665 schedule_work(&pinstance->worker_q);
1666 } else {
1667 /* This may be one of the non-exposed resources */
1668 list_move_tail(&res->queue, &pinstance->free_res_q);
1669 }
1670 } else if (!res->scsi_dev) {
1671 res->change_detected = RES_CHANGE_ADD;
1672 schedule_work(&pinstance->worker_q);
1673 }
1674 spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags);
1675
1676out_notify_apps:
1677
1678 /* Notify configuration changes to registered applications.*/
1679 if (!pmcraid_disable_aen)
c20c4267 1680 pmcraid_notify_ccn(pinstance);
89a36810
AR
1681
1682 cmd = pmcraid_init_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE);
1683 if (cmd)
1684 pmcraid_send_hcam_cmd(cmd);
1685}
1686
1687/**
1688 * pmcraid_get_error_info - return error string for an ioasc
1689 * @ioasc: ioasc code
1690 * Return Value
1691 * none
1692 */
1693static struct pmcraid_ioasc_error *pmcraid_get_error_info(u32 ioasc)
1694{
1695 int i;
1696 for (i = 0; i < ARRAY_SIZE(pmcraid_ioasc_error_table); i++) {
1697 if (pmcraid_ioasc_error_table[i].ioasc_code == ioasc)
1698 return &pmcraid_ioasc_error_table[i];
1699 }
1700 return NULL;
1701}
1702
1703/**
1704 * pmcraid_ioasc_logger - log IOASC information based user-settings
1705 * @ioasc: ioasc code
1706 * @cmd: pointer to command that resulted in 'ioasc'
1707 */
61b96d5b 1708static void pmcraid_ioasc_logger(u32 ioasc, struct pmcraid_cmd *cmd)
89a36810
AR
1709{
1710 struct pmcraid_ioasc_error *error_info = pmcraid_get_error_info(ioasc);
1711
1712 if (error_info == NULL ||
1713 cmd->drv_inst->current_log_level < error_info->log_level)
1714 return;
1715
1716 /* log the error string */
c20c4267 1717 pmcraid_err("cmd [%x] for resource %x failed with %x(%s)\n",
89a36810
AR
1718 cmd->ioa_cb->ioarcb.cdb[0],
1719 cmd->ioa_cb->ioarcb.resource_handle,
1720 le32_to_cpu(ioasc), error_info->error_string);
1721}
1722
1723/**
1724 * pmcraid_handle_error_log - Handle a config change (error log) from the IOA
1725 *
1726 * @pinstance: pointer to per adapter instance structure
1727 *
1728 * Return value:
1729 * none
1730 */
1731static void pmcraid_handle_error_log(struct pmcraid_instance *pinstance)
1732{
1733 struct pmcraid_hcam_ldn *hcam_ldn;
1734 u32 ioasc;
1735
1736 hcam_ldn = (struct pmcraid_hcam_ldn *)pinstance->ldn.hcam;
1737
1738 pmcraid_info
1739 ("LDN(%x): %x type: %x lost: %x flags: %x overlay id: %x\n",
1740 pinstance->ldn.hcam->ilid,
1741 pinstance->ldn.hcam->op_code,
1742 pinstance->ldn.hcam->notification_type,
1743 pinstance->ldn.hcam->notification_lost,
1744 pinstance->ldn.hcam->flags,
1745 pinstance->ldn.hcam->overlay_id);
1746
1747 /* log only the errors, no need to log informational log entries */
1748 if (pinstance->ldn.hcam->notification_type !=
1749 NOTIFICATION_TYPE_ERROR_LOG)
1750 return;
1751
1752 if (pinstance->ldn.hcam->notification_lost ==
1753 HOSTRCB_NOTIFICATIONS_LOST)
34876402 1754 dev_info(&pinstance->pdev->dev, "Error notifications lost\n");
89a36810
AR
1755
1756 ioasc = le32_to_cpu(hcam_ldn->error_log.fd_ioasc);
1757
1758 if (ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET ||
1759 ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET_BY_OTHER) {
34876402 1760 dev_info(&pinstance->pdev->dev,
89a36810
AR
1761 "UnitAttention due to IOA Bus Reset\n");
1762 scsi_report_bus_reset(
1763 pinstance->host,
1764 RES_BUS(hcam_ldn->error_log.fd_ra));
1765 }
1766
1767 return;
1768}
1769
1770/**
1771 * pmcraid_process_ccn - Op done function for a CCN.
1772 * @cmd: pointer to command struct
1773 *
1774 * This function is the op done function for a configuration
1775 * change notification
1776 *
1777 * Return value:
1778 * none
1779 */
1780static void pmcraid_process_ccn(struct pmcraid_cmd *cmd)
1781{
1782 struct pmcraid_instance *pinstance = cmd->drv_inst;
1783 u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
1784 unsigned long lock_flags;
1785
1786 pinstance->ccn.cmd = NULL;
1787 pmcraid_return_cmd(cmd);
1788
1789 /* If driver initiated IOA reset happened while this hcam was pending
1790 * with IOA, or IOA bringdown sequence is in progress, no need to
1791 * re-register the hcam
1792 */
1793 if (ioasc == PMCRAID_IOASC_IOA_WAS_RESET ||
1794 atomic_read(&pinstance->ccn.ignore) == 1) {
1795 return;
1796 } else if (ioasc) {
34876402 1797 dev_info(&pinstance->pdev->dev,
89a36810
AR
1798 "Host RCB (CCN) failed with IOASC: 0x%08X\n", ioasc);
1799 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
1800 pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE);
1801 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
1802 } else {
1803 pmcraid_handle_config_change(pinstance);
1804 }
1805}
1806
1807/**
1808 * pmcraid_process_ldn - op done function for an LDN
1809 * @cmd: pointer to command block
1810 *
1811 * Return value
1812 * none
1813 */
1814static void pmcraid_initiate_reset(struct pmcraid_instance *);
592488a3 1815static void pmcraid_set_timestamp(struct pmcraid_cmd *cmd);
89a36810
AR
1816
1817static void pmcraid_process_ldn(struct pmcraid_cmd *cmd)
1818{
1819 struct pmcraid_instance *pinstance = cmd->drv_inst;
1820 struct pmcraid_hcam_ldn *ldn_hcam =
1821 (struct pmcraid_hcam_ldn *)pinstance->ldn.hcam;
1822 u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
1823 u32 fd_ioasc = le32_to_cpu(ldn_hcam->error_log.fd_ioasc);
1824 unsigned long lock_flags;
1825
1826 /* return the command block back to freepool */
1827 pinstance->ldn.cmd = NULL;
1828 pmcraid_return_cmd(cmd);
1829
1830 /* If driver initiated IOA reset happened while this hcam was pending
1831 * with IOA, no need to re-register the hcam as reset engine will do it
1832 * once reset sequence is complete
1833 */
1834 if (ioasc == PMCRAID_IOASC_IOA_WAS_RESET ||
1835 atomic_read(&pinstance->ccn.ignore) == 1) {
1836 return;
1837 } else if (!ioasc) {
1838 pmcraid_handle_error_log(pinstance);
1839 if (fd_ioasc == PMCRAID_IOASC_NR_IOA_RESET_REQUIRED) {
1840 spin_lock_irqsave(pinstance->host->host_lock,
1841 lock_flags);
1842 pmcraid_initiate_reset(pinstance);
1843 spin_unlock_irqrestore(pinstance->host->host_lock,
1844 lock_flags);
1845 return;
1846 }
592488a3
AR
1847 if (fd_ioasc == PMCRAID_IOASC_TIME_STAMP_OUT_OF_SYNC) {
1848 pinstance->timestamp_error = 1;
1849 pmcraid_set_timestamp(cmd);
1850 }
89a36810 1851 } else {
34876402 1852 dev_info(&pinstance->pdev->dev,
89a36810
AR
1853 "Host RCB(LDN) failed with IOASC: 0x%08X\n", ioasc);
1854 }
1855 /* send netlink message for HCAM notification if enabled */
1856 if (!pmcraid_disable_aen)
c20c4267 1857 pmcraid_notify_ldn(pinstance);
89a36810
AR
1858
1859 cmd = pmcraid_init_hcam(pinstance, PMCRAID_HCAM_CODE_LOG_DATA);
1860 if (cmd)
1861 pmcraid_send_hcam_cmd(cmd);
1862}
1863
1864/**
1865 * pmcraid_register_hcams - register HCAMs for CCN and LDN
1866 *
1867 * @pinstance: pointer per adapter instance structure
1868 *
1869 * Return Value
1870 * none
1871 */
1872static void pmcraid_register_hcams(struct pmcraid_instance *pinstance)
1873{
1874 pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE);
1875 pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_LOG_DATA);
1876}
1877
1878/**
1879 * pmcraid_unregister_hcams - cancel HCAMs registered already
1880 * @cmd: pointer to command used as part of reset sequence
1881 */
1882static void pmcraid_unregister_hcams(struct pmcraid_cmd *cmd)
1883{
1884 struct pmcraid_instance *pinstance = cmd->drv_inst;
1885
1886 /* During IOA bringdown, HCAM gets fired and tasklet proceeds with
1887 * handling hcam response though it is not necessary. In order to
1888 * prevent this, set 'ignore', so that bring-down sequence doesn't
1889 * re-send any more hcams
1890 */
1891 atomic_set(&pinstance->ccn.ignore, 1);
1892 atomic_set(&pinstance->ldn.ignore, 1);
1893
1894 /* If adapter reset was forced as part of runtime reset sequence,
c20c4267
AR
1895 * start the reset sequence. Reset will be triggered even in case
1896 * IOA unit_check.
89a36810 1897 */
c20c4267
AR
1898 if ((pinstance->force_ioa_reset && !pinstance->ioa_bringdown) ||
1899 pinstance->ioa_unit_check) {
89a36810 1900 pinstance->force_ioa_reset = 0;
c20c4267 1901 pinstance->ioa_unit_check = 0;
89a36810
AR
1902 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
1903 pmcraid_reset_alert(cmd);
1904 return;
1905 }
1906
1907 /* Driver tries to cancel HCAMs by sending ABORT TASK for each HCAM
1908 * one after the other. So CCN cancellation will be triggered by
1909 * pmcraid_cancel_ldn itself.
1910 */
1911 pmcraid_cancel_ldn(cmd);
1912}
1913
1914/**
1915 * pmcraid_reset_enable_ioa - re-enable IOA after a hard reset
1916 * @pinstance: pointer to adapter instance structure
1917 * Return Value
1918 * 1 if TRANSITION_TO_OPERATIONAL is active, otherwise 0
1919 */
1920static void pmcraid_reinit_buffers(struct pmcraid_instance *);
1921
1922static int pmcraid_reset_enable_ioa(struct pmcraid_instance *pinstance)
1923{
1924 u32 intrs;
1925
1926 pmcraid_reinit_buffers(pinstance);
1927 intrs = pmcraid_read_interrupts(pinstance);
1928
1929 pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS);
1930
1931 if (intrs & INTRS_TRANSITION_TO_OPERATIONAL) {
c20c4267
AR
1932 if (!pinstance->interrupt_mode) {
1933 iowrite32(INTRS_TRANSITION_TO_OPERATIONAL,
1934 pinstance->int_regs.
1935 ioa_host_interrupt_mask_reg);
1936 iowrite32(INTRS_TRANSITION_TO_OPERATIONAL,
1937 pinstance->int_regs.ioa_host_interrupt_clr_reg);
1938 }
89a36810
AR
1939 return 1;
1940 } else {
1941 return 0;
1942 }
1943}
1944
1945/**
1946 * pmcraid_soft_reset - performs a soft reset and makes IOA become ready
1947 * @cmd : pointer to reset command block
1948 *
1949 * Return Value
1950 * none
1951 */
1952static void pmcraid_soft_reset(struct pmcraid_cmd *cmd)
1953{
1954 struct pmcraid_instance *pinstance = cmd->drv_inst;
1955 u32 int_reg;
1956 u32 doorbell;
1957
1958 /* There will be an interrupt when Transition to Operational bit is
1959 * set so tasklet would execute next reset task. The timeout handler
1960 * would re-initiate a reset
1961 */
1962 cmd->cmd_done = pmcraid_ioa_reset;
1963 cmd->timer.data = (unsigned long)cmd;
1964 cmd->timer.expires = jiffies +
1965 msecs_to_jiffies(PMCRAID_TRANSOP_TIMEOUT);
1966 cmd->timer.function = (void (*)(unsigned long))pmcraid_timeout_handler;
1967
1968 if (!timer_pending(&cmd->timer))
1969 add_timer(&cmd->timer);
1970
1971 /* Enable destructive diagnostics on IOA if it is not yet in
1972 * operational state
1973 */
1974 doorbell = DOORBELL_RUNTIME_RESET |
1975 DOORBELL_ENABLE_DESTRUCTIVE_DIAGS;
1976
c20c4267
AR
1977 /* Since we do RESET_ALERT and Start BIST we have to again write
1978 * MSIX Doorbell to indicate the interrupt mode
1979 */
1980 if (pinstance->interrupt_mode) {
1981 iowrite32(DOORBELL_INTR_MODE_MSIX,
1982 pinstance->int_regs.host_ioa_interrupt_reg);
1983 ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
1984 }
1985
89a36810 1986 iowrite32(doorbell, pinstance->int_regs.host_ioa_interrupt_reg);
c20c4267 1987 ioread32(pinstance->int_regs.host_ioa_interrupt_reg),
89a36810 1988 int_reg = ioread32(pinstance->int_regs.ioa_host_interrupt_reg);
c20c4267 1989
89a36810
AR
1990 pmcraid_info("Waiting for IOA to become operational %x:%x\n",
1991 ioread32(pinstance->int_regs.host_ioa_interrupt_reg),
1992 int_reg);
1993}
1994
1995/**
1996 * pmcraid_get_dump - retrieves IOA dump in case of Unit Check interrupt
1997 *
1998 * @pinstance: pointer to adapter instance structure
1999 *
2000 * Return Value
2001 * none
2002 */
2003static void pmcraid_get_dump(struct pmcraid_instance *pinstance)
2004{
2005 pmcraid_info("%s is not yet implemented\n", __func__);
2006}
2007
2008/**
2009 * pmcraid_fail_outstanding_cmds - Fails all outstanding ops.
2010 * @pinstance: pointer to adapter instance structure
2011 *
2012 * This function fails all outstanding ops. If they are submitted to IOA
2013 * already, it sends cancel all messages if IOA is still accepting IOARCBs,
2014 * otherwise just completes the commands and returns the cmd blocks to free
2015 * pool.
2016 *
2017 * Return value:
2018 * none
2019 */
2020static void pmcraid_fail_outstanding_cmds(struct pmcraid_instance *pinstance)
2021{
2022 struct pmcraid_cmd *cmd, *temp;
2023 unsigned long lock_flags;
2024
2025 /* pending command list is protected by pending_pool_lock. Its
2026 * traversal must be done as within this lock
2027 */
2028 spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags);
2029 list_for_each_entry_safe(cmd, temp, &pinstance->pending_cmd_pool,
2030 free_list) {
2031 list_del(&cmd->free_list);
2032 spin_unlock_irqrestore(&pinstance->pending_pool_lock,
2033 lock_flags);
2034 cmd->ioa_cb->ioasa.ioasc =
2035 cpu_to_le32(PMCRAID_IOASC_IOA_WAS_RESET);
2036 cmd->ioa_cb->ioasa.ilid =
2037 cpu_to_be32(PMCRAID_DRIVER_ILID);
2038
2039 /* In case the command timer is still running */
2040 del_timer(&cmd->timer);
2041
2042 /* If this is an IO command, complete it by invoking scsi_done
2043 * function. If this is one of the internal commands other
2044 * than pmcraid_ioa_reset and HCAM commands invoke cmd_done to
2045 * complete it
2046 */
2047 if (cmd->scsi_cmd) {
2048
2049 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
2050 __le32 resp = cmd->ioa_cb->ioarcb.response_handle;
2051
2052 scsi_cmd->result |= DID_ERROR << 16;
2053
2054 scsi_dma_unmap(scsi_cmd);
2055 pmcraid_return_cmd(cmd);
2056
89a36810
AR
2057 pmcraid_info("failing(%d) CDB[0] = %x result: %x\n",
2058 le32_to_cpu(resp) >> 2,
2059 cmd->ioa_cb->ioarcb.cdb[0],
2060 scsi_cmd->result);
2061 scsi_cmd->scsi_done(scsi_cmd);
2062 } else if (cmd->cmd_done == pmcraid_internal_done ||
2063 cmd->cmd_done == pmcraid_erp_done) {
2064 cmd->cmd_done(cmd);
c20c4267
AR
2065 } else if (cmd->cmd_done != pmcraid_ioa_reset &&
2066 cmd->cmd_done != pmcraid_ioa_shutdown_done) {
89a36810
AR
2067 pmcraid_return_cmd(cmd);
2068 }
2069
2070 atomic_dec(&pinstance->outstanding_cmds);
2071 spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags);
2072 }
2073
2074 spin_unlock_irqrestore(&pinstance->pending_pool_lock, lock_flags);
2075}
2076
2077/**
2078 * pmcraid_ioa_reset - Implementation of IOA reset logic
2079 *
2080 * @cmd: pointer to the cmd block to be used for entire reset process
2081 *
2082 * This function executes most of the steps required for IOA reset. This gets
2083 * called by user threads (modprobe/insmod/rmmod) timer, tasklet and midlayer's
25985edc 2084 * 'eh_' thread. Access to variables used for controlling the reset sequence is
89a36810
AR
2085 * synchronized using host lock. Various functions called during reset process
2086 * would make use of a single command block, pointer to which is also stored in
2087 * adapter instance structure.
2088 *
2089 * Return Value
2090 * None
2091 */
2092static void pmcraid_ioa_reset(struct pmcraid_cmd *cmd)
2093{
2094 struct pmcraid_instance *pinstance = cmd->drv_inst;
2095 u8 reset_complete = 0;
2096
2097 pinstance->ioa_reset_in_progress = 1;
2098
2099 if (pinstance->reset_cmd != cmd) {
2100 pmcraid_err("reset is called with different command block\n");
2101 pinstance->reset_cmd = cmd;
2102 }
2103
2104 pmcraid_info("reset_engine: state = %d, command = %p\n",
2105 pinstance->ioa_state, cmd);
2106
2107 switch (pinstance->ioa_state) {
2108
2109 case IOA_STATE_DEAD:
2110 /* If IOA is offline, whatever may be the reset reason, just
2111 * return. callers might be waiting on the reset wait_q, wake
2112 * up them
2113 */
2114 pmcraid_err("IOA is offline no reset is possible\n");
2115 reset_complete = 1;
2116 break;
2117
2118 case IOA_STATE_IN_BRINGDOWN:
2119 /* we enter here, once ioa shutdown command is processed by IOA
2120 * Alert IOA for a possible reset. If reset alert fails, IOA
2121 * goes through hard-reset
2122 */
2123 pmcraid_disable_interrupts(pinstance, ~0);
2124 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
2125 pmcraid_reset_alert(cmd);
2126 break;
2127
2128 case IOA_STATE_UNKNOWN:
2129 /* We may be called during probe or resume. Some pre-processing
2130 * is required for prior to reset
2131 */
2132 scsi_block_requests(pinstance->host);
2133
2134 /* If asked to reset while IOA was processing responses or
2135 * there are any error responses then IOA may require
2136 * hard-reset.
2137 */
2138 if (pinstance->ioa_hard_reset == 0) {
2139 if (ioread32(pinstance->ioa_status) &
2140 INTRS_TRANSITION_TO_OPERATIONAL) {
2141 pmcraid_info("sticky bit set, bring-up\n");
2142 pinstance->ioa_state = IOA_STATE_IN_BRINGUP;
2143 pmcraid_reinit_cmdblk(cmd);
2144 pmcraid_identify_hrrq(cmd);
2145 } else {
2146 pinstance->ioa_state = IOA_STATE_IN_SOFT_RESET;
2147 pmcraid_soft_reset(cmd);
2148 }
2149 } else {
2150 /* Alert IOA of a possible reset and wait for critical
2151 * operation in progress bit to reset
2152 */
2153 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
2154 pmcraid_reset_alert(cmd);
2155 }
2156 break;
2157
2158 case IOA_STATE_IN_RESET_ALERT:
2159 /* If critical operation in progress bit is reset or wait gets
2160 * timed out, reset proceeds with starting BIST on the IOA.
2161 * pmcraid_ioa_hard_reset keeps a count of reset attempts. If
2162 * they are 3 or more, reset engine marks IOA dead and returns
2163 */
2164 pinstance->ioa_state = IOA_STATE_IN_HARD_RESET;
2165 pmcraid_start_bist(cmd);
2166 break;
2167
2168 case IOA_STATE_IN_HARD_RESET:
2169 pinstance->ioa_reset_attempts++;
2170
2171 /* retry reset if we haven't reached maximum allowed limit */
2172 if (pinstance->ioa_reset_attempts > PMCRAID_RESET_ATTEMPTS) {
2173 pinstance->ioa_reset_attempts = 0;
2174 pmcraid_err("IOA didn't respond marking it as dead\n");
2175 pinstance->ioa_state = IOA_STATE_DEAD;
c20c4267
AR
2176
2177 if (pinstance->ioa_bringdown)
2178 pmcraid_notify_ioastate(pinstance,
2179 PMC_DEVICE_EVENT_SHUTDOWN_FAILED);
2180 else
2181 pmcraid_notify_ioastate(pinstance,
2182 PMC_DEVICE_EVENT_RESET_FAILED);
89a36810
AR
2183 reset_complete = 1;
2184 break;
2185 }
2186
2187 /* Once either bist or pci reset is done, restore PCI config
2188 * space. If this fails, proceed with hard reset again
2189 */
1d3c16a8 2190 pci_restore_state(pinstance->pdev);
89a36810
AR
2191
2192 /* fail all pending commands */
2193 pmcraid_fail_outstanding_cmds(pinstance);
2194
2195 /* check if unit check is active, if so extract dump */
2196 if (pinstance->ioa_unit_check) {
2197 pmcraid_info("unit check is active\n");
2198 pinstance->ioa_unit_check = 0;
2199 pmcraid_get_dump(pinstance);
2200 pinstance->ioa_reset_attempts--;
2201 pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT;
2202 pmcraid_reset_alert(cmd);
2203 break;
2204 }
2205
2206 /* if the reset reason is to bring-down the ioa, we might be
2207 * done with the reset restore pci_config_space and complete
2208 * the reset
2209 */
2210 if (pinstance->ioa_bringdown) {
2211 pmcraid_info("bringing down the adapter\n");
2212 pinstance->ioa_shutdown_type = SHUTDOWN_NONE;
2213 pinstance->ioa_bringdown = 0;
2214 pinstance->ioa_state = IOA_STATE_UNKNOWN;
c20c4267
AR
2215 pmcraid_notify_ioastate(pinstance,
2216 PMC_DEVICE_EVENT_SHUTDOWN_SUCCESS);
89a36810
AR
2217 reset_complete = 1;
2218 } else {
2219 /* bring-up IOA, so proceed with soft reset
2220 * Reinitialize hrrq_buffers and their indices also
2221 * enable interrupts after a pci_restore_state
2222 */
2223 if (pmcraid_reset_enable_ioa(pinstance)) {
2224 pinstance->ioa_state = IOA_STATE_IN_BRINGUP;
2225 pmcraid_info("bringing up the adapter\n");
2226 pmcraid_reinit_cmdblk(cmd);
2227 pmcraid_identify_hrrq(cmd);
2228 } else {
2229 pinstance->ioa_state = IOA_STATE_IN_SOFT_RESET;
2230 pmcraid_soft_reset(cmd);
2231 }
2232 }
2233 break;
2234
2235 case IOA_STATE_IN_SOFT_RESET:
2236 /* TRANSITION TO OPERATIONAL is on so start initialization
2237 * sequence
2238 */
2239 pmcraid_info("In softreset proceeding with bring-up\n");
2240 pinstance->ioa_state = IOA_STATE_IN_BRINGUP;
2241
2242 /* Initialization commands start with HRRQ identification. From
2243 * now on tasklet completes most of the commands as IOA is up
2244 * and intrs are enabled
2245 */
2246 pmcraid_identify_hrrq(cmd);
2247 break;
2248
2249 case IOA_STATE_IN_BRINGUP:
2250 /* we are done with bringing up of IOA, change the ioa_state to
2251 * operational and wake up any waiters
2252 */
2253 pinstance->ioa_state = IOA_STATE_OPERATIONAL;
2254 reset_complete = 1;
2255 break;
2256
2257 case IOA_STATE_OPERATIONAL:
2258 default:
2259 /* When IOA is operational and a reset is requested, check for
2260 * the reset reason. If reset is to bring down IOA, unregister
2261 * HCAMs and initiate shutdown; if adapter reset is forced then
2262 * restart reset sequence again
2263 */
2264 if (pinstance->ioa_shutdown_type == SHUTDOWN_NONE &&
2265 pinstance->force_ioa_reset == 0) {
c20c4267
AR
2266 pmcraid_notify_ioastate(pinstance,
2267 PMC_DEVICE_EVENT_RESET_SUCCESS);
89a36810
AR
2268 reset_complete = 1;
2269 } else {
2270 if (pinstance->ioa_shutdown_type != SHUTDOWN_NONE)
2271 pinstance->ioa_state = IOA_STATE_IN_BRINGDOWN;
2272 pmcraid_reinit_cmdblk(cmd);
2273 pmcraid_unregister_hcams(cmd);
2274 }
2275 break;
2276 }
2277
2278 /* reset will be completed if ioa_state is either DEAD or UNKNOWN or
2279 * OPERATIONAL. Reset all control variables used during reset, wake up
2280 * any waiting threads and let the SCSI mid-layer send commands. Note
2281 * that host_lock must be held before invoking scsi_report_bus_reset.
2282 */
2283 if (reset_complete) {
2284 pinstance->ioa_reset_in_progress = 0;
2285 pinstance->ioa_reset_attempts = 0;
2286 pinstance->reset_cmd = NULL;
2287 pinstance->ioa_shutdown_type = SHUTDOWN_NONE;
2288 pinstance->ioa_bringdown = 0;
2289 pmcraid_return_cmd(cmd);
2290
2291 /* If target state is to bring up the adapter, proceed with
2292 * hcam registration and resource exposure to mid-layer.
2293 */
2294 if (pinstance->ioa_state == IOA_STATE_OPERATIONAL)
2295 pmcraid_register_hcams(pinstance);
2296
2297 wake_up_all(&pinstance->reset_wait_q);
2298 }
2299
2300 return;
2301}
2302
2303/**
2304 * pmcraid_initiate_reset - initiates reset sequence. This is called from
2305 * ISR/tasklet during error interrupts including IOA unit check. If reset
2306 * is already in progress, it just returns, otherwise initiates IOA reset
2307 * to bring IOA up to operational state.
2308 *
2309 * @pinstance: pointer to adapter instance structure
2310 *
2311 * Return value
2312 * none
2313 */
2314static void pmcraid_initiate_reset(struct pmcraid_instance *pinstance)
2315{
2316 struct pmcraid_cmd *cmd;
2317
2318 /* If the reset is already in progress, just return, otherwise start
2319 * reset sequence and return
2320 */
2321 if (!pinstance->ioa_reset_in_progress) {
2322 scsi_block_requests(pinstance->host);
2323 cmd = pmcraid_get_free_cmd(pinstance);
2324
2325 if (cmd == NULL) {
2326 pmcraid_err("no cmnd blocks for initiate_reset\n");
2327 return;
2328 }
2329
2330 pinstance->ioa_shutdown_type = SHUTDOWN_NONE;
2331 pinstance->reset_cmd = cmd;
2332 pinstance->force_ioa_reset = 1;
c20c4267
AR
2333 pmcraid_notify_ioastate(pinstance,
2334 PMC_DEVICE_EVENT_RESET_START);
89a36810
AR
2335 pmcraid_ioa_reset(cmd);
2336 }
2337}
2338
2339/**
2340 * pmcraid_reset_reload - utility routine for doing IOA reset either to bringup
2341 * or bringdown IOA
2342 * @pinstance: pointer adapter instance structure
2343 * @shutdown_type: shutdown type to be used NONE, NORMAL or ABRREV
2344 * @target_state: expected target state after reset
2345 *
2346 * Note: This command initiates reset and waits for its completion. Hence this
2347 * should not be called from isr/timer/tasklet functions (timeout handlers,
2348 * error response handlers and interrupt handlers).
2349 *
2350 * Return Value
2351 * 1 in case ioa_state is not target_state, 0 otherwise.
2352 */
2353static int pmcraid_reset_reload(
2354 struct pmcraid_instance *pinstance,
2355 u8 shutdown_type,
2356 u8 target_state
2357)
2358{
2359 struct pmcraid_cmd *reset_cmd = NULL;
2360 unsigned long lock_flags;
2361 int reset = 1;
2362
2363 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
2364
2365 if (pinstance->ioa_reset_in_progress) {
2366 pmcraid_info("reset_reload: reset is already in progress\n");
2367
2368 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
2369
2370 wait_event(pinstance->reset_wait_q,
2371 !pinstance->ioa_reset_in_progress);
2372
2373 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
2374
2375 if (pinstance->ioa_state == IOA_STATE_DEAD) {
89a36810 2376 pmcraid_info("reset_reload: IOA is dead\n");
91402608
CH
2377 goto out_unlock;
2378 }
2379
2380 if (pinstance->ioa_state == target_state) {
89a36810 2381 reset = 0;
91402608 2382 goto out_unlock;
89a36810
AR
2383 }
2384 }
2385
91402608
CH
2386 pmcraid_info("reset_reload: proceeding with reset\n");
2387 scsi_block_requests(pinstance->host);
2388 reset_cmd = pmcraid_get_free_cmd(pinstance);
2389 if (reset_cmd == NULL) {
2390 pmcraid_err("no free cmnd for reset_reload\n");
2391 goto out_unlock;
2392 }
89a36810 2393
91402608
CH
2394 if (shutdown_type == SHUTDOWN_NORMAL)
2395 pinstance->ioa_bringdown = 1;
89a36810 2396
91402608
CH
2397 pinstance->ioa_shutdown_type = shutdown_type;
2398 pinstance->reset_cmd = reset_cmd;
2399 pinstance->force_ioa_reset = reset;
2400 pmcraid_info("reset_reload: initiating reset\n");
2401 pmcraid_ioa_reset(reset_cmd);
2402 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
2403 pmcraid_info("reset_reload: waiting for reset to complete\n");
2404 wait_event(pinstance->reset_wait_q,
2405 !pinstance->ioa_reset_in_progress);
89a36810 2406
91402608
CH
2407 pmcraid_info("reset_reload: reset is complete !!\n");
2408 scsi_unblock_requests(pinstance->host);
2409 return pinstance->ioa_state != target_state;
89a36810 2410
91402608
CH
2411out_unlock:
2412 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
89a36810
AR
2413 return reset;
2414}
2415
2416/**
2417 * pmcraid_reset_bringdown - wrapper over pmcraid_reset_reload to bringdown IOA
2418 *
2419 * @pinstance: pointer to adapter instance structure
2420 *
2421 * Return Value
2422 * whatever is returned from pmcraid_reset_reload
2423 */
2424static int pmcraid_reset_bringdown(struct pmcraid_instance *pinstance)
2425{
2426 return pmcraid_reset_reload(pinstance,
2427 SHUTDOWN_NORMAL,
2428 IOA_STATE_UNKNOWN);
2429}
2430
2431/**
2432 * pmcraid_reset_bringup - wrapper over pmcraid_reset_reload to bring up IOA
2433 *
2434 * @pinstance: pointer to adapter instance structure
2435 *
2436 * Return Value
2437 * whatever is returned from pmcraid_reset_reload
2438 */
2439static int pmcraid_reset_bringup(struct pmcraid_instance *pinstance)
2440{
c20c4267
AR
2441 pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_START);
2442
89a36810
AR
2443 return pmcraid_reset_reload(pinstance,
2444 SHUTDOWN_NONE,
2445 IOA_STATE_OPERATIONAL);
2446}
2447
2448/**
2449 * pmcraid_request_sense - Send request sense to a device
2450 * @cmd: pmcraid command struct
2451 *
2452 * This function sends a request sense to a device as a result of a check
2453 * condition. This method re-uses the same command block that failed earlier.
2454 */
2455static void pmcraid_request_sense(struct pmcraid_cmd *cmd)
2456{
2457 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
2458 struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl;
2459
2460 /* allocate DMAable memory for sense buffers */
2461 cmd->sense_buffer = pci_alloc_consistent(cmd->drv_inst->pdev,
2462 SCSI_SENSE_BUFFERSIZE,
2463 &cmd->sense_buffer_dma);
2464
2465 if (cmd->sense_buffer == NULL) {
2466 pmcraid_err
2467 ("couldn't allocate sense buffer for request sense\n");
2468 pmcraid_erp_done(cmd);
2469 return;
2470 }
2471
2472 /* re-use the command block */
2473 memset(&cmd->ioa_cb->ioasa, 0, sizeof(struct pmcraid_ioasa));
2474 memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN);
2475 ioarcb->request_flags0 = (SYNC_COMPLETE |
2476 NO_LINK_DESCS |
2477 INHIBIT_UL_CHECK);
2478 ioarcb->request_type = REQ_TYPE_SCSI;
2479 ioarcb->cdb[0] = REQUEST_SENSE;
2480 ioarcb->cdb[4] = SCSI_SENSE_BUFFERSIZE;
2481
2482 ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) +
2483 offsetof(struct pmcraid_ioarcb,
2484 add_data.u.ioadl[0]));
2485 ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc));
2486
2487 ioarcb->data_transfer_length = cpu_to_le32(SCSI_SENSE_BUFFERSIZE);
2488
2489 ioadl->address = cpu_to_le64(cmd->sense_buffer_dma);
2490 ioadl->data_len = cpu_to_le32(SCSI_SENSE_BUFFERSIZE);
88197966 2491 ioadl->flags = IOADL_FLAGS_LAST_DESC;
89a36810
AR
2492
2493 /* request sense might be called as part of error response processing
2494 * which runs in tasklets context. It is possible that mid-layer might
2495 * schedule queuecommand during this time, hence, writting to IOARRIN
2496 * must be protect by host_lock
2497 */
2498 pmcraid_send_cmd(cmd, pmcraid_erp_done,
2499 PMCRAID_REQUEST_SENSE_TIMEOUT,
2500 pmcraid_timeout_handler);
2501}
2502
2503/**
2504 * pmcraid_cancel_all - cancel all outstanding IOARCBs as part of error recovery
2505 * @cmd: command that failed
2506 * @sense: true if request_sense is required after cancel all
2507 *
2508 * This function sends a cancel all to a device to clear the queue.
2509 */
2510static void pmcraid_cancel_all(struct pmcraid_cmd *cmd, u32 sense)
2511{
2512 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
2513 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
2514 struct pmcraid_resource_entry *res = scsi_cmd->device->hostdata;
2515 void (*cmd_done) (struct pmcraid_cmd *) = sense ? pmcraid_erp_done
2516 : pmcraid_request_sense;
2517
2518 memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN);
2519 ioarcb->request_flags0 = SYNC_OVERRIDE;
2520 ioarcb->request_type = REQ_TYPE_IOACMD;
2521 ioarcb->cdb[0] = PMCRAID_CANCEL_ALL_REQUESTS;
2522
2523 if (RES_IS_GSCSI(res->cfg_entry))
2524 ioarcb->cdb[1] = PMCRAID_SYNC_COMPLETE_AFTER_CANCEL;
2525
2526 ioarcb->ioadl_bus_addr = 0;
2527 ioarcb->ioadl_length = 0;
2528 ioarcb->data_transfer_length = 0;
2529 ioarcb->ioarcb_bus_addr &= (~0x1FULL);
2530
2531 /* writing to IOARRIN must be protected by host_lock, as mid-layer
2532 * schedule queuecommand while we are doing this
2533 */
2534 pmcraid_send_cmd(cmd, cmd_done,
2535 PMCRAID_REQUEST_SENSE_TIMEOUT,
2536 pmcraid_timeout_handler);
2537}
2538
2539/**
2540 * pmcraid_frame_auto_sense: frame fixed format sense information
2541 *
2542 * @cmd: pointer to failing command block
2543 *
2544 * Return value
2545 * none
2546 */
2547static void pmcraid_frame_auto_sense(struct pmcraid_cmd *cmd)
2548{
2549 u8 *sense_buf = cmd->scsi_cmd->sense_buffer;
2550 struct pmcraid_resource_entry *res = cmd->scsi_cmd->device->hostdata;
2551 struct pmcraid_ioasa *ioasa = &cmd->ioa_cb->ioasa;
2552 u32 ioasc = le32_to_cpu(ioasa->ioasc);
2553 u32 failing_lba = 0;
2554
2555 memset(sense_buf, 0, SCSI_SENSE_BUFFERSIZE);
2556 cmd->scsi_cmd->result = SAM_STAT_CHECK_CONDITION;
2557
2558 if (RES_IS_VSET(res->cfg_entry) &&
2559 ioasc == PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC &&
2560 ioasa->u.vset.failing_lba_hi != 0) {
2561
2562 sense_buf[0] = 0x72;
2563 sense_buf[1] = PMCRAID_IOASC_SENSE_KEY(ioasc);
2564 sense_buf[2] = PMCRAID_IOASC_SENSE_CODE(ioasc);
2565 sense_buf[3] = PMCRAID_IOASC_SENSE_QUAL(ioasc);
2566
2567 sense_buf[7] = 12;
2568 sense_buf[8] = 0;
2569 sense_buf[9] = 0x0A;
2570 sense_buf[10] = 0x80;
2571
2572 failing_lba = le32_to_cpu(ioasa->u.vset.failing_lba_hi);
2573
2574 sense_buf[12] = (failing_lba & 0xff000000) >> 24;
2575 sense_buf[13] = (failing_lba & 0x00ff0000) >> 16;
2576 sense_buf[14] = (failing_lba & 0x0000ff00) >> 8;
2577 sense_buf[15] = failing_lba & 0x000000ff;
2578
2579 failing_lba = le32_to_cpu(ioasa->u.vset.failing_lba_lo);
2580
2581 sense_buf[16] = (failing_lba & 0xff000000) >> 24;
2582 sense_buf[17] = (failing_lba & 0x00ff0000) >> 16;
2583 sense_buf[18] = (failing_lba & 0x0000ff00) >> 8;
2584 sense_buf[19] = failing_lba & 0x000000ff;
2585 } else {
2586 sense_buf[0] = 0x70;
2587 sense_buf[2] = PMCRAID_IOASC_SENSE_KEY(ioasc);
2588 sense_buf[12] = PMCRAID_IOASC_SENSE_CODE(ioasc);
2589 sense_buf[13] = PMCRAID_IOASC_SENSE_QUAL(ioasc);
2590
2591 if (ioasc == PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC) {
2592 if (RES_IS_VSET(res->cfg_entry))
2593 failing_lba =
2594 le32_to_cpu(ioasa->u.
2595 vset.failing_lba_lo);
2596 sense_buf[0] |= 0x80;
2597 sense_buf[3] = (failing_lba >> 24) & 0xff;
2598 sense_buf[4] = (failing_lba >> 16) & 0xff;
2599 sense_buf[5] = (failing_lba >> 8) & 0xff;
2600 sense_buf[6] = failing_lba & 0xff;
2601 }
2602
2603 sense_buf[7] = 6; /* additional length */
2604 }
2605}
2606
2607/**
2608 * pmcraid_error_handler - Error response handlers for a SCSI op
2609 * @cmd: pointer to pmcraid_cmd that has failed
2610 *
2611 * This function determines whether or not to initiate ERP on the affected
2612 * device. This is called from a tasklet, which doesn't hold any locks.
2613 *
2614 * Return value:
2615 * 0 it caller can complete the request, otherwise 1 where in error
2616 * handler itself completes the request and returns the command block
2617 * back to free-pool
2618 */
2619static int pmcraid_error_handler(struct pmcraid_cmd *cmd)
2620{
2621 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
2622 struct pmcraid_resource_entry *res = scsi_cmd->device->hostdata;
2623 struct pmcraid_instance *pinstance = cmd->drv_inst;
2624 struct pmcraid_ioasa *ioasa = &cmd->ioa_cb->ioasa;
2625 u32 ioasc = le32_to_cpu(ioasa->ioasc);
2626 u32 masked_ioasc = ioasc & PMCRAID_IOASC_SENSE_MASK;
2627 u32 sense_copied = 0;
2628
2629 if (!res) {
2630 pmcraid_info("resource pointer is NULL\n");
2631 return 0;
2632 }
2633
2634 /* If this was a SCSI read/write command keep count of errors */
2635 if (SCSI_CMD_TYPE(scsi_cmd->cmnd[0]) == SCSI_READ_CMD)
2636 atomic_inc(&res->read_failures);
2637 else if (SCSI_CMD_TYPE(scsi_cmd->cmnd[0]) == SCSI_WRITE_CMD)
2638 atomic_inc(&res->write_failures);
2639
2640 if (!RES_IS_GSCSI(res->cfg_entry) &&
2641 masked_ioasc != PMCRAID_IOASC_HW_DEVICE_BUS_STATUS_ERROR) {
2642 pmcraid_frame_auto_sense(cmd);
2643 }
2644
2645 /* Log IOASC/IOASA information based on user settings */
2646 pmcraid_ioasc_logger(ioasc, cmd);
2647
2648 switch (masked_ioasc) {
2649
2650 case PMCRAID_IOASC_AC_TERMINATED_BY_HOST:
2651 scsi_cmd->result |= (DID_ABORT << 16);
2652 break;
2653
2654 case PMCRAID_IOASC_IR_INVALID_RESOURCE_HANDLE:
2655 case PMCRAID_IOASC_HW_CANNOT_COMMUNICATE:
2656 scsi_cmd->result |= (DID_NO_CONNECT << 16);
2657 break;
2658
2659 case PMCRAID_IOASC_NR_SYNC_REQUIRED:
2660 res->sync_reqd = 1;
2661 scsi_cmd->result |= (DID_IMM_RETRY << 16);
2662 break;
2663
2664 case PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC:
2665 scsi_cmd->result |= (DID_PASSTHROUGH << 16);
2666 break;
2667
2668 case PMCRAID_IOASC_UA_BUS_WAS_RESET:
2669 case PMCRAID_IOASC_UA_BUS_WAS_RESET_BY_OTHER:
2670 if (!res->reset_progress)
2671 scsi_report_bus_reset(pinstance->host,
2672 scsi_cmd->device->channel);
2673 scsi_cmd->result |= (DID_ERROR << 16);
2674 break;
2675
2676 case PMCRAID_IOASC_HW_DEVICE_BUS_STATUS_ERROR:
2677 scsi_cmd->result |= PMCRAID_IOASC_SENSE_STATUS(ioasc);
2678 res->sync_reqd = 1;
2679
2680 /* if check_condition is not active return with error otherwise
2681 * get/frame the sense buffer
2682 */
2683 if (PMCRAID_IOASC_SENSE_STATUS(ioasc) !=
2684 SAM_STAT_CHECK_CONDITION &&
2685 PMCRAID_IOASC_SENSE_STATUS(ioasc) != SAM_STAT_ACA_ACTIVE)
2686 return 0;
2687
2688 /* If we have auto sense data as part of IOASA pass it to
2689 * mid-layer
2690 */
2691 if (ioasa->auto_sense_length != 0) {
2692 short sense_len = ioasa->auto_sense_length;
2693 int data_size = min_t(u16, le16_to_cpu(sense_len),
2694 SCSI_SENSE_BUFFERSIZE);
2695
2696 memcpy(scsi_cmd->sense_buffer,
2697 ioasa->sense_data,
2698 data_size);
2699 sense_copied = 1;
2700 }
2701
a70757ba 2702 if (RES_IS_GSCSI(res->cfg_entry))
89a36810 2703 pmcraid_cancel_all(cmd, sense_copied);
a70757ba 2704 else if (sense_copied)
89a36810 2705 pmcraid_erp_done(cmd);
a70757ba 2706 else
89a36810 2707 pmcraid_request_sense(cmd);
89a36810
AR
2708
2709 return 1;
2710
2711 case PMCRAID_IOASC_NR_INIT_CMD_REQUIRED:
2712 break;
2713
2714 default:
2715 if (PMCRAID_IOASC_SENSE_KEY(ioasc) > RECOVERED_ERROR)
2716 scsi_cmd->result |= (DID_ERROR << 16);
2717 break;
2718 }
2719 return 0;
2720}
2721
2722/**
2723 * pmcraid_reset_device - device reset handler functions
2724 *
2725 * @scsi_cmd: scsi command struct
2726 * @modifier: reset modifier indicating the reset sequence to be performed
2727 *
2728 * This function issues a device reset to the affected device.
2729 * A LUN reset will be sent to the device first. If that does
2730 * not work, a target reset will be sent.
2731 *
2732 * Return value:
2733 * SUCCESS / FAILED
2734 */
2735static int pmcraid_reset_device(
2736 struct scsi_cmnd *scsi_cmd,
2737 unsigned long timeout,
2738 u8 modifier
2739)
2740{
2741 struct pmcraid_cmd *cmd;
2742 struct pmcraid_instance *pinstance;
2743 struct pmcraid_resource_entry *res;
2744 struct pmcraid_ioarcb *ioarcb;
2745 unsigned long lock_flags;
2746 u32 ioasc;
2747
2748 pinstance =
2749 (struct pmcraid_instance *)scsi_cmd->device->host->hostdata;
2750 res = scsi_cmd->device->hostdata;
2751
2752 if (!res) {
34876402
AR
2753 sdev_printk(KERN_ERR, scsi_cmd->device,
2754 "reset_device: NULL resource pointer\n");
89a36810
AR
2755 return FAILED;
2756 }
2757
2758 /* If adapter is currently going through reset/reload, return failed.
2759 * This will force the mid-layer to call _eh_bus/host reset, which
2760 * will then go to sleep and wait for the reset to complete
2761 */
2762 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
2763 if (pinstance->ioa_reset_in_progress ||
2764 pinstance->ioa_state == IOA_STATE_DEAD) {
2765 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
2766 return FAILED;
2767 }
2768
2769 res->reset_progress = 1;
2770 pmcraid_info("Resetting %s resource with addr %x\n",
2771 ((modifier & RESET_DEVICE_LUN) ? "LUN" :
2772 ((modifier & RESET_DEVICE_TARGET) ? "TARGET" : "BUS")),
2773 le32_to_cpu(res->cfg_entry.resource_address));
2774
2775 /* get a free cmd block */
2776 cmd = pmcraid_get_free_cmd(pinstance);
2777
2778 if (cmd == NULL) {
2779 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
2780 pmcraid_err("%s: no cmd blocks are available\n", __func__);
2781 return FAILED;
2782 }
2783
2784 ioarcb = &cmd->ioa_cb->ioarcb;
2785 ioarcb->resource_handle = res->cfg_entry.resource_handle;
2786 ioarcb->request_type = REQ_TYPE_IOACMD;
2787 ioarcb->cdb[0] = PMCRAID_RESET_DEVICE;
2788
2789 /* Initialize reset modifier bits */
2790 if (modifier)
2791 modifier = ENABLE_RESET_MODIFIER | modifier;
2792
2793 ioarcb->cdb[1] = modifier;
2794
2795 init_completion(&cmd->wait_for_completion);
2796 cmd->completion_req = 1;
2797
2798 pmcraid_info("cmd(CDB[0] = %x) for %x with index = %d\n",
2799 cmd->ioa_cb->ioarcb.cdb[0],
2800 le32_to_cpu(cmd->ioa_cb->ioarcb.resource_handle),
2801 le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2);
2802
2803 pmcraid_send_cmd(cmd,
2804 pmcraid_internal_done,
2805 timeout,
2806 pmcraid_timeout_handler);
2807
2808 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
2809
2810 /* RESET_DEVICE command completes after all pending IOARCBs are
2811 * completed. Once this command is completed, pmcraind_internal_done
2812 * will wake up the 'completion' queue.
2813 */
2814 wait_for_completion(&cmd->wait_for_completion);
2815
2816 /* complete the command here itself and return the command block
2817 * to free list
2818 */
2819 pmcraid_return_cmd(cmd);
2820 res->reset_progress = 0;
2821 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
2822
2823 /* set the return value based on the returned ioasc */
2824 return PMCRAID_IOASC_SENSE_KEY(ioasc) ? FAILED : SUCCESS;
2825}
2826
2827/**
2828 * _pmcraid_io_done - helper for pmcraid_io_done function
2829 *
2830 * @cmd: pointer to pmcraid command struct
2831 * @reslen: residual data length to be set in the ioasa
2832 * @ioasc: ioasc either returned by IOA or set by driver itself.
2833 *
2834 * This function is invoked by pmcraid_io_done to complete mid-layer
2835 * scsi ops.
2836 *
2837 * Return value:
2838 * 0 if caller is required to return it to free_pool. Returns 1 if
2839 * caller need not worry about freeing command block as error handler
2840 * will take care of that.
2841 */
2842
2843static int _pmcraid_io_done(struct pmcraid_cmd *cmd, int reslen, int ioasc)
2844{
2845 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
2846 int rc = 0;
2847
2848 scsi_set_resid(scsi_cmd, reslen);
2849
2850 pmcraid_info("response(%d) CDB[0] = %x ioasc:result: %x:%x\n",
2851 le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2,
2852 cmd->ioa_cb->ioarcb.cdb[0],
2853 ioasc, scsi_cmd->result);
2854
2855 if (PMCRAID_IOASC_SENSE_KEY(ioasc) != 0)
2856 rc = pmcraid_error_handler(cmd);
2857
2858 if (rc == 0) {
2859 scsi_dma_unmap(scsi_cmd);
2860 scsi_cmd->scsi_done(scsi_cmd);
2861 }
2862
2863 return rc;
2864}
2865
2866/**
2867 * pmcraid_io_done - SCSI completion function
2868 *
2869 * @cmd: pointer to pmcraid command struct
2870 *
2871 * This function is invoked by tasklet/mid-layer error handler to completing
2872 * the SCSI ops sent from mid-layer.
2873 *
2874 * Return value
2875 * none
2876 */
2877
2878static void pmcraid_io_done(struct pmcraid_cmd *cmd)
2879{
2880 u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc);
2881 u32 reslen = le32_to_cpu(cmd->ioa_cb->ioasa.residual_data_length);
2882
2883 if (_pmcraid_io_done(cmd, reslen, ioasc) == 0)
2884 pmcraid_return_cmd(cmd);
2885}
2886
2887/**
2888 * pmcraid_abort_cmd - Aborts a single IOARCB already submitted to IOA
2889 *
2890 * @cmd: command block of the command to be aborted
2891 *
2892 * Return Value:
2893 * returns pointer to command structure used as cancelling cmd
2894 */
2895static struct pmcraid_cmd *pmcraid_abort_cmd(struct pmcraid_cmd *cmd)
2896{
2897 struct pmcraid_cmd *cancel_cmd;
2898 struct pmcraid_instance *pinstance;
2899 struct pmcraid_resource_entry *res;
2900
2901 pinstance = (struct pmcraid_instance *)cmd->drv_inst;
2902 res = cmd->scsi_cmd->device->hostdata;
2903
2904 cancel_cmd = pmcraid_get_free_cmd(pinstance);
2905
2906 if (cancel_cmd == NULL) {
2907 pmcraid_err("%s: no cmd blocks are available\n", __func__);
2908 return NULL;
2909 }
2910
2911 pmcraid_prepare_cancel_cmd(cancel_cmd, cmd);
2912
2913 pmcraid_info("aborting command CDB[0]= %x with index = %d\n",
2914 cmd->ioa_cb->ioarcb.cdb[0],
2915 cmd->ioa_cb->ioarcb.response_handle >> 2);
2916
2917 init_completion(&cancel_cmd->wait_for_completion);
2918 cancel_cmd->completion_req = 1;
2919
2920 pmcraid_info("command (%d) CDB[0] = %x for %x\n",
2921 le32_to_cpu(cancel_cmd->ioa_cb->ioarcb.response_handle) >> 2,
c20c4267 2922 cancel_cmd->ioa_cb->ioarcb.cdb[0],
89a36810
AR
2923 le32_to_cpu(cancel_cmd->ioa_cb->ioarcb.resource_handle));
2924
2925 pmcraid_send_cmd(cancel_cmd,
2926 pmcraid_internal_done,
2927 PMCRAID_INTERNAL_TIMEOUT,
2928 pmcraid_timeout_handler);
2929 return cancel_cmd;
2930}
2931
2932/**
2933 * pmcraid_abort_complete - Waits for ABORT TASK completion
2934 *
2935 * @cancel_cmd: command block use as cancelling command
2936 *
2937 * Return Value:
2938 * returns SUCCESS if ABORT TASK has good completion
2939 * otherwise FAILED
2940 */
2941static int pmcraid_abort_complete(struct pmcraid_cmd *cancel_cmd)
2942{
2943 struct pmcraid_resource_entry *res;
2944 u32 ioasc;
2945
2946 wait_for_completion(&cancel_cmd->wait_for_completion);
c20c4267
AR
2947 res = cancel_cmd->res;
2948 cancel_cmd->res = NULL;
89a36810
AR
2949 ioasc = le32_to_cpu(cancel_cmd->ioa_cb->ioasa.ioasc);
2950
2951 /* If the abort task is not timed out we will get a Good completion
2952 * as sense_key, otherwise we may get one the following responses
25985edc 2953 * due to subsequent bus reset or device reset. In case IOASC is
89a36810
AR
2954 * NR_SYNC_REQUIRED, set sync_reqd flag for the corresponding resource
2955 */
2956 if (ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET ||
2957 ioasc == PMCRAID_IOASC_NR_SYNC_REQUIRED) {
2958 if (ioasc == PMCRAID_IOASC_NR_SYNC_REQUIRED)
2959 res->sync_reqd = 1;
2960 ioasc = 0;
2961 }
2962
2963 /* complete the command here itself */
2964 pmcraid_return_cmd(cancel_cmd);
2965 return PMCRAID_IOASC_SENSE_KEY(ioasc) ? FAILED : SUCCESS;
2966}
2967
2968/**
2969 * pmcraid_eh_abort_handler - entry point for aborting a single task on errors
2970 *
2971 * @scsi_cmd: scsi command struct given by mid-layer. When this is called
2972 * mid-layer ensures that no other commands are queued. This
2973 * never gets called under interrupt, but a separate eh thread.
2974 *
2975 * Return value:
2976 * SUCCESS / FAILED
2977 */
2978static int pmcraid_eh_abort_handler(struct scsi_cmnd *scsi_cmd)
2979{
2980 struct pmcraid_instance *pinstance;
2981 struct pmcraid_cmd *cmd;
2982 struct pmcraid_resource_entry *res;
2983 unsigned long host_lock_flags;
2984 unsigned long pending_lock_flags;
2985 struct pmcraid_cmd *cancel_cmd = NULL;
2986 int cmd_found = 0;
2987 int rc = FAILED;
2988
2989 pinstance =
2990 (struct pmcraid_instance *)scsi_cmd->device->host->hostdata;
2991
34876402
AR
2992 scmd_printk(KERN_INFO, scsi_cmd,
2993 "I/O command timed out, aborting it.\n");
89a36810
AR
2994
2995 res = scsi_cmd->device->hostdata;
2996
2997 if (res == NULL)
2998 return rc;
2999
3000 /* If we are currently going through reset/reload, return failed.
3001 * This will force the mid-layer to eventually call
3002 * pmcraid_eh_host_reset which will then go to sleep and wait for the
3003 * reset to complete
3004 */
3005 spin_lock_irqsave(pinstance->host->host_lock, host_lock_flags);
3006
3007 if (pinstance->ioa_reset_in_progress ||
3008 pinstance->ioa_state == IOA_STATE_DEAD) {
3009 spin_unlock_irqrestore(pinstance->host->host_lock,
3010 host_lock_flags);
3011 return rc;
3012 }
3013
3014 /* loop over pending cmd list to find cmd corresponding to this
3015 * scsi_cmd. Note that this command might not have been completed
3016 * already. locking: all pending commands are protected with
3017 * pending_pool_lock.
3018 */
3019 spin_lock_irqsave(&pinstance->pending_pool_lock, pending_lock_flags);
3020 list_for_each_entry(cmd, &pinstance->pending_cmd_pool, free_list) {
3021
3022 if (cmd->scsi_cmd == scsi_cmd) {
3023 cmd_found = 1;
3024 break;
3025 }
3026 }
3027
3028 spin_unlock_irqrestore(&pinstance->pending_pool_lock,
3029 pending_lock_flags);
3030
3031 /* If the command to be aborted was given to IOA and still pending with
3032 * it, send ABORT_TASK to abort this and wait for its completion
3033 */
3034 if (cmd_found)
3035 cancel_cmd = pmcraid_abort_cmd(cmd);
3036
3037 spin_unlock_irqrestore(pinstance->host->host_lock,
3038 host_lock_flags);
3039
3040 if (cancel_cmd) {
c20c4267 3041 cancel_cmd->res = cmd->scsi_cmd->device->hostdata;
89a36810
AR
3042 rc = pmcraid_abort_complete(cancel_cmd);
3043 }
3044
3045 return cmd_found ? rc : SUCCESS;
3046}
3047
3048/**
3049 * pmcraid_eh_xxxx_reset_handler - bus/target/device reset handler callbacks
3050 *
3051 * @scmd: pointer to scsi_cmd that was sent to the resource to be reset.
3052 *
3053 * All these routines invokve pmcraid_reset_device with appropriate parameters.
3054 * Since these are called from mid-layer EH thread, no other IO will be queued
3055 * to the resource being reset. However, control path (IOCTL) may be active so
3056 * it is necessary to synchronize IOARRIN writes which pmcraid_reset_device
3057 * takes care by locking/unlocking host_lock.
3058 *
3059 * Return value
c20c4267 3060 * SUCCESS or FAILED
89a36810
AR
3061 */
3062static int pmcraid_eh_device_reset_handler(struct scsi_cmnd *scmd)
3063{
34876402
AR
3064 scmd_printk(KERN_INFO, scmd,
3065 "resetting device due to an I/O command timeout.\n");
89a36810
AR
3066 return pmcraid_reset_device(scmd,
3067 PMCRAID_INTERNAL_TIMEOUT,
3068 RESET_DEVICE_LUN);
3069}
3070
3071static int pmcraid_eh_bus_reset_handler(struct scsi_cmnd *scmd)
3072{
34876402
AR
3073 scmd_printk(KERN_INFO, scmd,
3074 "Doing bus reset due to an I/O command timeout.\n");
89a36810
AR
3075 return pmcraid_reset_device(scmd,
3076 PMCRAID_RESET_BUS_TIMEOUT,
3077 RESET_DEVICE_BUS);
3078}
3079
3080static int pmcraid_eh_target_reset_handler(struct scsi_cmnd *scmd)
3081{
34876402
AR
3082 scmd_printk(KERN_INFO, scmd,
3083 "Doing target reset due to an I/O command timeout.\n");
89a36810
AR
3084 return pmcraid_reset_device(scmd,
3085 PMCRAID_INTERNAL_TIMEOUT,
3086 RESET_DEVICE_TARGET);
3087}
3088
3089/**
3090 * pmcraid_eh_host_reset_handler - adapter reset handler callback
3091 *
3092 * @scmd: pointer to scsi_cmd that was sent to a resource of adapter
3093 *
3094 * Initiates adapter reset to bring it up to operational state
3095 *
3096 * Return value
c20c4267 3097 * SUCCESS or FAILED
89a36810
AR
3098 */
3099static int pmcraid_eh_host_reset_handler(struct scsi_cmnd *scmd)
3100{
3101 unsigned long interval = 10000; /* 10 seconds interval */
3102 int waits = jiffies_to_msecs(PMCRAID_RESET_HOST_TIMEOUT) / interval;
3103 struct pmcraid_instance *pinstance =
3104 (struct pmcraid_instance *)(scmd->device->host->hostdata);
3105
3106
3107 /* wait for an additional 150 seconds just in case firmware could come
3108 * up and if it could complete all the pending commands excluding the
3109 * two HCAM (CCN and LDN).
3110 */
3111 while (waits--) {
3112 if (atomic_read(&pinstance->outstanding_cmds) <=
3113 PMCRAID_MAX_HCAM_CMD)
3114 return SUCCESS;
3115 msleep(interval);
3116 }
3117
3118 dev_err(&pinstance->pdev->dev,
3119 "Adapter being reset due to an I/O command timeout.\n");
3120 return pmcraid_reset_bringup(pinstance) == 0 ? SUCCESS : FAILED;
3121}
3122
89a36810
AR
3123/**
3124 * pmcraid_init_ioadls - initializes IOADL related fields in IOARCB
3125 * @cmd: pmcraid command struct
3126 * @sgcount: count of scatter-gather elements
3127 *
3128 * Return value
3129 * returns pointer pmcraid_ioadl_desc, initialized to point to internal
3130 * or external IOADLs
3131 */
61b96d5b 3132static struct pmcraid_ioadl_desc *
89a36810
AR
3133pmcraid_init_ioadls(struct pmcraid_cmd *cmd, int sgcount)
3134{
3135 struct pmcraid_ioadl_desc *ioadl;
3136 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
3137 int ioadl_count = 0;
3138
3139 if (ioarcb->add_cmd_param_length)
3140 ioadl_count = DIV_ROUND_UP(ioarcb->add_cmd_param_length, 16);
3141 ioarcb->ioadl_length =
3142 sizeof(struct pmcraid_ioadl_desc) * sgcount;
3143
3144 if ((sgcount + ioadl_count) > (ARRAY_SIZE(ioarcb->add_data.u.ioadl))) {
3145 /* external ioadls start at offset 0x80 from control_block
3146 * structure, re-using 24 out of 27 ioadls part of IOARCB.
3147 * It is necessary to indicate to firmware that driver is
3148 * using ioadls to be treated as external to IOARCB.
3149 */
3150 ioarcb->ioarcb_bus_addr &= ~(0x1FULL);
3151 ioarcb->ioadl_bus_addr =
3152 cpu_to_le64((cmd->ioa_cb_bus_addr) +
3153 offsetof(struct pmcraid_ioarcb,
3154 add_data.u.ioadl[3]));
3155 ioadl = &ioarcb->add_data.u.ioadl[3];
3156 } else {
3157 ioarcb->ioadl_bus_addr =
3158 cpu_to_le64((cmd->ioa_cb_bus_addr) +
3159 offsetof(struct pmcraid_ioarcb,
3160 add_data.u.ioadl[ioadl_count]));
3161
3162 ioadl = &ioarcb->add_data.u.ioadl[ioadl_count];
3163 ioarcb->ioarcb_bus_addr |=
3164 DIV_ROUND_CLOSEST(sgcount + ioadl_count, 8);
3165 }
3166
3167 return ioadl;
3168}
3169
3170/**
3171 * pmcraid_build_ioadl - Build a scatter/gather list and map the buffer
3172 * @pinstance: pointer to adapter instance structure
3173 * @cmd: pmcraid command struct
3174 *
3175 * This function is invoked by queuecommand entry point while sending a command
3176 * to firmware. This builds ioadl descriptors and sets up ioarcb fields.
3177 *
3178 * Return value:
c20c4267 3179 * 0 on success or -1 on failure
89a36810
AR
3180 */
3181static int pmcraid_build_ioadl(
3182 struct pmcraid_instance *pinstance,
3183 struct pmcraid_cmd *cmd
3184)
3185{
3186 int i, nseg;
3187 struct scatterlist *sglist;
3188
3189 struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd;
3190 struct pmcraid_ioarcb *ioarcb = &(cmd->ioa_cb->ioarcb);
3191 struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl;
3192
3193 u32 length = scsi_bufflen(scsi_cmd);
3194
3195 if (!length)
3196 return 0;
3197
3198 nseg = scsi_dma_map(scsi_cmd);
3199
3200 if (nseg < 0) {
34876402 3201 scmd_printk(KERN_ERR, scsi_cmd, "scsi_map_dma failed!\n");
89a36810
AR
3202 return -1;
3203 } else if (nseg > PMCRAID_MAX_IOADLS) {
3204 scsi_dma_unmap(scsi_cmd);
34876402 3205 scmd_printk(KERN_ERR, scsi_cmd,
89a36810
AR
3206 "sg count is (%d) more than allowed!\n", nseg);
3207 return -1;
3208 }
3209
3210 /* Initialize IOARCB data transfer length fields */
3211 if (scsi_cmd->sc_data_direction == DMA_TO_DEVICE)
3212 ioarcb->request_flags0 |= TRANSFER_DIR_WRITE;
3213
3214 ioarcb->request_flags0 |= NO_LINK_DESCS;
3215 ioarcb->data_transfer_length = cpu_to_le32(length);
3216 ioadl = pmcraid_init_ioadls(cmd, nseg);
3217
3218 /* Initialize IOADL descriptor addresses */
3219 scsi_for_each_sg(scsi_cmd, sglist, nseg, i) {
3220 ioadl[i].data_len = cpu_to_le32(sg_dma_len(sglist));
3221 ioadl[i].address = cpu_to_le64(sg_dma_address(sglist));
3222 ioadl[i].flags = 0;
3223 }
3224 /* setup last descriptor */
88197966 3225 ioadl[i - 1].flags = IOADL_FLAGS_LAST_DESC;
89a36810
AR
3226
3227 return 0;
3228}
3229
3230/**
3231 * pmcraid_free_sglist - Frees an allocated SG buffer list
3232 * @sglist: scatter/gather list pointer
3233 *
3234 * Free a DMA'able memory previously allocated with pmcraid_alloc_sglist
3235 *
3236 * Return value:
c20c4267 3237 * none
89a36810
AR
3238 */
3239static void pmcraid_free_sglist(struct pmcraid_sglist *sglist)
3240{
3241 int i;
3242
3243 for (i = 0; i < sglist->num_sg; i++)
3244 __free_pages(sg_page(&(sglist->scatterlist[i])),
3245 sglist->order);
3246
3247 kfree(sglist);
3248}
3249
3250/**
3251 * pmcraid_alloc_sglist - Allocates memory for a SG list
3252 * @buflen: buffer length
3253 *
3254 * Allocates a DMA'able buffer in chunks and assembles a scatter/gather
3255 * list.
3256 *
3257 * Return value
c20c4267 3258 * pointer to sglist / NULL on failure
89a36810
AR
3259 */
3260static struct pmcraid_sglist *pmcraid_alloc_sglist(int buflen)
3261{
3262 struct pmcraid_sglist *sglist;
3263 struct scatterlist *scatterlist;
3264 struct page *page;
3265 int num_elem, i, j;
3266 int sg_size;
3267 int order;
3268 int bsize_elem;
3269
3270 sg_size = buflen / (PMCRAID_MAX_IOADLS - 1);
3271 order = (sg_size > 0) ? get_order(sg_size) : 0;
3272 bsize_elem = PAGE_SIZE * (1 << order);
3273
3274 /* Determine the actual number of sg entries needed */
3275 if (buflen % bsize_elem)
3276 num_elem = (buflen / bsize_elem) + 1;
3277 else
3278 num_elem = buflen / bsize_elem;
3279
3280 /* Allocate a scatter/gather list for the DMA */
3281 sglist = kzalloc(sizeof(struct pmcraid_sglist) +
3282 (sizeof(struct scatterlist) * (num_elem - 1)),
3283 GFP_KERNEL);
3284
3285 if (sglist == NULL)
3286 return NULL;
3287
3288 scatterlist = sglist->scatterlist;
3289 sg_init_table(scatterlist, num_elem);
3290 sglist->order = order;
3291 sglist->num_sg = num_elem;
3292 sg_size = buflen;
3293
3294 for (i = 0; i < num_elem; i++) {
592488a3 3295 page = alloc_pages(GFP_KERNEL|GFP_DMA|__GFP_ZERO, order);
89a36810
AR
3296 if (!page) {
3297 for (j = i - 1; j >= 0; j--)
3298 __free_pages(sg_page(&scatterlist[j]), order);
3299 kfree(sglist);
3300 return NULL;
3301 }
3302
3303 sg_set_page(&scatterlist[i], page,
3304 sg_size < bsize_elem ? sg_size : bsize_elem, 0);
3305 sg_size -= bsize_elem;
3306 }
3307
3308 return sglist;
3309}
3310
3311/**
3312 * pmcraid_copy_sglist - Copy user buffer to kernel buffer's SG list
3313 * @sglist: scatter/gather list pointer
3314 * @buffer: buffer pointer
3315 * @len: buffer length
3316 * @direction: data transfer direction
3317 *
3318 * Copy a user buffer into a buffer allocated by pmcraid_alloc_sglist
3319 *
3320 * Return value:
3321 * 0 on success / other on failure
3322 */
3323static int pmcraid_copy_sglist(
3324 struct pmcraid_sglist *sglist,
3397623b 3325 void __user *buffer,
89a36810
AR
3326 u32 len,
3327 int direction
3328)
3329{
3330 struct scatterlist *scatterlist;
3331 void *kaddr;
3332 int bsize_elem;
3333 int i;
3334 int rc = 0;
3335
3336 /* Determine the actual number of bytes per element */
3337 bsize_elem = PAGE_SIZE * (1 << sglist->order);
3338
3339 scatterlist = sglist->scatterlist;
3340
3341 for (i = 0; i < (len / bsize_elem); i++, buffer += bsize_elem) {
3342 struct page *page = sg_page(&scatterlist[i]);
3343
3344 kaddr = kmap(page);
3345 if (direction == DMA_TO_DEVICE)
3397623b 3346 rc = __copy_from_user(kaddr, buffer, bsize_elem);
89a36810 3347 else
3397623b 3348 rc = __copy_to_user(buffer, kaddr, bsize_elem);
89a36810
AR
3349
3350 kunmap(page);
3351
3352 if (rc) {
3353 pmcraid_err("failed to copy user data into sg list\n");
3354 return -EFAULT;
3355 }
3356
3357 scatterlist[i].length = bsize_elem;
3358 }
3359
3360 if (len % bsize_elem) {
3361 struct page *page = sg_page(&scatterlist[i]);
3362
3363 kaddr = kmap(page);
3364
3365 if (direction == DMA_TO_DEVICE)
3397623b 3366 rc = __copy_from_user(kaddr, buffer, len % bsize_elem);
89a36810 3367 else
3397623b 3368 rc = __copy_to_user(buffer, kaddr, len % bsize_elem);
89a36810
AR
3369
3370 kunmap(page);
3371
3372 scatterlist[i].length = len % bsize_elem;
3373 }
3374
3375 if (rc) {
3376 pmcraid_err("failed to copy user data into sg list\n");
3377 rc = -EFAULT;
3378 }
3379
3380 return rc;
3381}
3382
3383/**
3384 * pmcraid_queuecommand - Queue a mid-layer request
3385 * @scsi_cmd: scsi command struct
3386 * @done: done function
3387 *
3388 * This function queues a request generated by the mid-layer. Midlayer calls
3389 * this routine within host->lock. Some of the functions called by queuecommand
3390 * would use cmd block queue locks (free_pool_lock and pending_pool_lock)
3391 *
3392 * Return value:
3393 * 0 on success
3394 * SCSI_MLQUEUE_DEVICE_BUSY if device is busy
3395 * SCSI_MLQUEUE_HOST_BUSY if host is busy
3396 */
f281233d 3397static int pmcraid_queuecommand_lck(
89a36810
AR
3398 struct scsi_cmnd *scsi_cmd,
3399 void (*done) (struct scsi_cmnd *)
3400)
3401{
3402 struct pmcraid_instance *pinstance;
3403 struct pmcraid_resource_entry *res;
3404 struct pmcraid_ioarcb *ioarcb;
3405 struct pmcraid_cmd *cmd;
c20c4267 3406 u32 fw_version;
89a36810
AR
3407 int rc = 0;
3408
3409 pinstance =
3410 (struct pmcraid_instance *)scsi_cmd->device->host->hostdata;
c20c4267 3411 fw_version = be16_to_cpu(pinstance->inq_data->fw_version);
89a36810
AR
3412 scsi_cmd->scsi_done = done;
3413 res = scsi_cmd->device->hostdata;
3414 scsi_cmd->result = (DID_OK << 16);
3415
3416 /* if adapter is marked as dead, set result to DID_NO_CONNECT complete
3417 * the command
3418 */
3419 if (pinstance->ioa_state == IOA_STATE_DEAD) {
3420 pmcraid_info("IOA is dead, but queuecommand is scheduled\n");
3421 scsi_cmd->result = (DID_NO_CONNECT << 16);
3422 scsi_cmd->scsi_done(scsi_cmd);
3423 return 0;
3424 }
3425
3426 /* If IOA reset is in progress, can't queue the commands */
3427 if (pinstance->ioa_reset_in_progress)
3428 return SCSI_MLQUEUE_HOST_BUSY;
3429
c20c4267
AR
3430 /* Firmware doesn't support SYNCHRONIZE_CACHE command (0x35), complete
3431 * the command here itself with success return
3432 */
3433 if (scsi_cmd->cmnd[0] == SYNCHRONIZE_CACHE) {
3434 pmcraid_info("SYNC_CACHE(0x35), completing in driver itself\n");
3435 scsi_cmd->scsi_done(scsi_cmd);
3436 return 0;
3437 }
3438
89a36810
AR
3439 /* initialize the command and IOARCB to be sent to IOA */
3440 cmd = pmcraid_get_free_cmd(pinstance);
3441
3442 if (cmd == NULL) {
3443 pmcraid_err("free command block is not available\n");
3444 return SCSI_MLQUEUE_HOST_BUSY;
3445 }
3446
3447 cmd->scsi_cmd = scsi_cmd;
3448 ioarcb = &(cmd->ioa_cb->ioarcb);
3449 memcpy(ioarcb->cdb, scsi_cmd->cmnd, scsi_cmd->cmd_len);
3450 ioarcb->resource_handle = res->cfg_entry.resource_handle;
3451 ioarcb->request_type = REQ_TYPE_SCSI;
3452
c20c4267
AR
3453 /* set hrrq number where the IOA should respond to. Note that all cmds
3454 * generated internally uses hrrq_id 0, exception to this is the cmd
3455 * block of scsi_cmd which is re-used (e.g. cancel/abort), which uses
3456 * hrrq_id assigned here in queuecommand
3457 */
3458 ioarcb->hrrq_id = atomic_add_return(1, &(pinstance->last_message_id)) %
3459 pinstance->num_hrrq;
89a36810
AR
3460 cmd->cmd_done = pmcraid_io_done;
3461
3462 if (RES_IS_GSCSI(res->cfg_entry) || RES_IS_VSET(res->cfg_entry)) {
3463 if (scsi_cmd->underflow == 0)
3464 ioarcb->request_flags0 |= INHIBIT_UL_CHECK;
3465
3466 if (res->sync_reqd) {
3467 ioarcb->request_flags0 |= SYNC_COMPLETE;
3468 res->sync_reqd = 0;
3469 }
3470
3471 ioarcb->request_flags0 |= NO_LINK_DESCS;
50668633
CH
3472
3473 if (scsi_cmd->flags & SCMD_TAGGED)
3474 ioarcb->request_flags1 |= TASK_TAG_SIMPLE;
89a36810
AR
3475
3476 if (RES_IS_GSCSI(res->cfg_entry))
3477 ioarcb->request_flags1 |= DELAY_AFTER_RESET;
3478 }
3479
3480 rc = pmcraid_build_ioadl(pinstance, cmd);
3481
3482 pmcraid_info("command (%d) CDB[0] = %x for %x:%x:%x:%x\n",
3483 le32_to_cpu(ioarcb->response_handle) >> 2,
3484 scsi_cmd->cmnd[0], pinstance->host->unique_id,
3485 RES_IS_VSET(res->cfg_entry) ? PMCRAID_VSET_BUS_ID :
3486 PMCRAID_PHYS_BUS_ID,
3487 RES_IS_VSET(res->cfg_entry) ?
c20c4267
AR
3488 (fw_version <= PMCRAID_FW_VERSION_1 ?
3489 res->cfg_entry.unique_flags1 :
3490 res->cfg_entry.array_id & 0xFF) :
89a36810
AR
3491 RES_TARGET(res->cfg_entry.resource_address),
3492 RES_LUN(res->cfg_entry.resource_address));
3493
3494 if (likely(rc == 0)) {
3495 _pmcraid_fire_command(cmd);
3496 } else {
3497 pmcraid_err("queuecommand could not build ioadl\n");
3498 pmcraid_return_cmd(cmd);
3499 rc = SCSI_MLQUEUE_HOST_BUSY;
3500 }
3501
3502 return rc;
3503}
3504
f281233d
JG
3505static DEF_SCSI_QCMD(pmcraid_queuecommand)
3506
89a36810
AR
3507/**
3508 * pmcraid_open -char node "open" entry, allowed only users with admin access
3509 */
3510static int pmcraid_chr_open(struct inode *inode, struct file *filep)
3511{
3512 struct pmcraid_instance *pinstance;
3513
3514 if (!capable(CAP_SYS_ADMIN))
3515 return -EACCES;
3516
3517 /* Populate adapter instance * pointer for use by ioctl */
3518 pinstance = container_of(inode->i_cdev, struct pmcraid_instance, cdev);
3519 filep->private_data = pinstance;
3520
3521 return 0;
3522}
3523
89a36810
AR
3524/**
3525 * pmcraid_fasync - Async notifier registration from applications
3526 *
3527 * This function adds the calling process to a driver global queue. When an
3528 * event occurs, SIGIO will be sent to all processes in this queue.
3529 */
3530static int pmcraid_chr_fasync(int fd, struct file *filep, int mode)
3531{
3532 struct pmcraid_instance *pinstance;
3533 int rc;
3534
660bdddb 3535 pinstance = filep->private_data;
89a36810
AR
3536 mutex_lock(&pinstance->aen_queue_lock);
3537 rc = fasync_helper(fd, filep, mode, &pinstance->aen_queue);
3538 mutex_unlock(&pinstance->aen_queue_lock);
3539
3540 return rc;
3541}
3542
3543
3544/**
3545 * pmcraid_build_passthrough_ioadls - builds SG elements for passthrough
3546 * commands sent over IOCTL interface
3547 *
3548 * @cmd : pointer to struct pmcraid_cmd
3549 * @buflen : length of the request buffer
3550 * @direction : data transfer direction
3551 *
3552 * Return value
af901ca1 3553 * 0 on success, non-zero error code on failure
89a36810
AR
3554 */
3555static int pmcraid_build_passthrough_ioadls(
3556 struct pmcraid_cmd *cmd,
3557 int buflen,
3558 int direction
3559)
3560{
3561 struct pmcraid_sglist *sglist = NULL;
3562 struct scatterlist *sg = NULL;
3563 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
3564 struct pmcraid_ioadl_desc *ioadl;
3565 int i;
3566
3567 sglist = pmcraid_alloc_sglist(buflen);
3568
3569 if (!sglist) {
3570 pmcraid_err("can't allocate memory for passthrough SGls\n");
3571 return -ENOMEM;
3572 }
3573
3574 sglist->num_dma_sg = pci_map_sg(cmd->drv_inst->pdev,
3575 sglist->scatterlist,
3576 sglist->num_sg, direction);
3577
3578 if (!sglist->num_dma_sg || sglist->num_dma_sg > PMCRAID_MAX_IOADLS) {
3579 dev_err(&cmd->drv_inst->pdev->dev,
3580 "Failed to map passthrough buffer!\n");
3581 pmcraid_free_sglist(sglist);
3582 return -EIO;
3583 }
3584
3585 cmd->sglist = sglist;
3586 ioarcb->request_flags0 |= NO_LINK_DESCS;
3587
3588 ioadl = pmcraid_init_ioadls(cmd, sglist->num_dma_sg);
3589
3590 /* Initialize IOADL descriptor addresses */
3591 for_each_sg(sglist->scatterlist, sg, sglist->num_dma_sg, i) {
3592 ioadl[i].data_len = cpu_to_le32(sg_dma_len(sg));
3593 ioadl[i].address = cpu_to_le64(sg_dma_address(sg));
3594 ioadl[i].flags = 0;
3595 }
3596
3597 /* setup the last descriptor */
88197966 3598 ioadl[i - 1].flags = IOADL_FLAGS_LAST_DESC;
89a36810
AR
3599
3600 return 0;
3601}
3602
3603
3604/**
3605 * pmcraid_release_passthrough_ioadls - release passthrough ioadls
3606 *
3607 * @cmd: pointer to struct pmcraid_cmd for which ioadls were allocated
3608 * @buflen: size of the request buffer
3609 * @direction: data transfer direction
3610 *
3611 * Return value
af901ca1 3612 * 0 on success, non-zero error code on failure
89a36810
AR
3613 */
3614static void pmcraid_release_passthrough_ioadls(
3615 struct pmcraid_cmd *cmd,
3616 int buflen,
3617 int direction
3618)
3619{
3620 struct pmcraid_sglist *sglist = cmd->sglist;
3621
3622 if (buflen > 0) {
3623 pci_unmap_sg(cmd->drv_inst->pdev,
3624 sglist->scatterlist,
3625 sglist->num_sg,
3626 direction);
3627 pmcraid_free_sglist(sglist);
3628 cmd->sglist = NULL;
3629 }
3630}
3631
3632/**
3633 * pmcraid_ioctl_passthrough - handling passthrough IOCTL commands
3634 *
3635 * @pinstance: pointer to adapter instance structure
3636 * @cmd: ioctl code
3637 * @arg: pointer to pmcraid_passthrough_buffer user buffer
3638 *
3639 * Return value
af901ca1 3640 * 0 on success, non-zero error code on failure
89a36810
AR
3641 */
3642static long pmcraid_ioctl_passthrough(
3643 struct pmcraid_instance *pinstance,
3644 unsigned int ioctl_cmd,
3645 unsigned int buflen,
3397623b 3646 void __user *arg
89a36810
AR
3647)
3648{
3649 struct pmcraid_passthrough_ioctl_buffer *buffer;
3650 struct pmcraid_ioarcb *ioarcb;
3651 struct pmcraid_cmd *cmd;
3652 struct pmcraid_cmd *cancel_cmd;
3397623b 3653 void __user *request_buffer;
89a36810
AR
3654 unsigned long request_offset;
3655 unsigned long lock_flags;
3397623b 3656 void __user *ioasa;
c20c4267 3657 u32 ioasc;
89a36810
AR
3658 int request_size;
3659 int buffer_size;
3660 u8 access, direction;
3661 int rc = 0;
3662
3663 /* If IOA reset is in progress, wait 10 secs for reset to complete */
3664 if (pinstance->ioa_reset_in_progress) {
3665 rc = wait_event_interruptible_timeout(
3666 pinstance->reset_wait_q,
3667 !pinstance->ioa_reset_in_progress,
3668 msecs_to_jiffies(10000));
3669
3670 if (!rc)
3671 return -ETIMEDOUT;
3672 else if (rc < 0)
3673 return -ERESTARTSYS;
3674 }
3675
3676 /* If adapter is not in operational state, return error */
3677 if (pinstance->ioa_state != IOA_STATE_OPERATIONAL) {
3678 pmcraid_err("IOA is not operational\n");
3679 return -ENOTTY;
3680 }
3681
3682 buffer_size = sizeof(struct pmcraid_passthrough_ioctl_buffer);
3683 buffer = kmalloc(buffer_size, GFP_KERNEL);
3684
3685 if (!buffer) {
3686 pmcraid_err("no memory for passthrough buffer\n");
3687 return -ENOMEM;
3688 }
3689
3690 request_offset =
3691 offsetof(struct pmcraid_passthrough_ioctl_buffer, request_buffer);
3692
3693 request_buffer = arg + request_offset;
3694
3397623b 3695 rc = __copy_from_user(buffer, arg,
89a36810 3696 sizeof(struct pmcraid_passthrough_ioctl_buffer));
592488a3 3697
3397623b 3698 ioasa = arg + offsetof(struct pmcraid_passthrough_ioctl_buffer, ioasa);
592488a3 3699
89a36810
AR
3700 if (rc) {
3701 pmcraid_err("ioctl: can't copy passthrough buffer\n");
3702 rc = -EFAULT;
3703 goto out_free_buffer;
3704 }
3705
3706 request_size = buffer->ioarcb.data_transfer_length;
3707
3708 if (buffer->ioarcb.request_flags0 & TRANSFER_DIR_WRITE) {
3709 access = VERIFY_READ;
3710 direction = DMA_TO_DEVICE;
3711 } else {
3712 access = VERIFY_WRITE;
3713 direction = DMA_FROM_DEVICE;
3714 }
3715
3716 if (request_size > 0) {
3717 rc = access_ok(access, arg, request_offset + request_size);
3718
3719 if (!rc) {
3720 rc = -EFAULT;
3721 goto out_free_buffer;
3722 }
5f6279da
DR
3723 } else if (request_size < 0) {
3724 rc = -EINVAL;
3725 goto out_free_buffer;
89a36810
AR
3726 }
3727
3728 /* check if we have any additional command parameters */
3729 if (buffer->ioarcb.add_cmd_param_length > PMCRAID_ADD_CMD_PARAM_LEN) {
3730 rc = -EINVAL;
3731 goto out_free_buffer;
3732 }
3733
3734 cmd = pmcraid_get_free_cmd(pinstance);
3735
3736 if (!cmd) {
3737 pmcraid_err("free command block is not available\n");
3738 rc = -ENOMEM;
3739 goto out_free_buffer;
3740 }
3741
3742 cmd->scsi_cmd = NULL;
3743 ioarcb = &(cmd->ioa_cb->ioarcb);
3744
3745 /* Copy the user-provided IOARCB stuff field by field */
3746 ioarcb->resource_handle = buffer->ioarcb.resource_handle;
3747 ioarcb->data_transfer_length = buffer->ioarcb.data_transfer_length;
3748 ioarcb->cmd_timeout = buffer->ioarcb.cmd_timeout;
3749 ioarcb->request_type = buffer->ioarcb.request_type;
3750 ioarcb->request_flags0 = buffer->ioarcb.request_flags0;
3751 ioarcb->request_flags1 = buffer->ioarcb.request_flags1;
3752 memcpy(ioarcb->cdb, buffer->ioarcb.cdb, PMCRAID_MAX_CDB_LEN);
3753
3754 if (buffer->ioarcb.add_cmd_param_length) {
3755 ioarcb->add_cmd_param_length =
3756 buffer->ioarcb.add_cmd_param_length;
3757 ioarcb->add_cmd_param_offset =
3758 buffer->ioarcb.add_cmd_param_offset;
3759 memcpy(ioarcb->add_data.u.add_cmd_params,
3760 buffer->ioarcb.add_data.u.add_cmd_params,
3761 buffer->ioarcb.add_cmd_param_length);
3762 }
3763
c20c4267
AR
3764 /* set hrrq number where the IOA should respond to. Note that all cmds
3765 * generated internally uses hrrq_id 0, exception to this is the cmd
3766 * block of scsi_cmd which is re-used (e.g. cancel/abort), which uses
3767 * hrrq_id assigned here in queuecommand
3768 */
3769 ioarcb->hrrq_id = atomic_add_return(1, &(pinstance->last_message_id)) %
3770 pinstance->num_hrrq;
3771
89a36810
AR
3772 if (request_size) {
3773 rc = pmcraid_build_passthrough_ioadls(cmd,
3774 request_size,
3775 direction);
3776 if (rc) {
3777 pmcraid_err("couldn't build passthrough ioadls\n");
2d76a247 3778 goto out_free_cmd;
89a36810 3779 }
b5b51544
DR
3780 } else if (request_size < 0) {
3781 rc = -EINVAL;
2d76a247 3782 goto out_free_cmd;
89a36810
AR
3783 }
3784
3785 /* If data is being written into the device, copy the data from user
3786 * buffers
3787 */
3788 if (direction == DMA_TO_DEVICE && request_size > 0) {
3789 rc = pmcraid_copy_sglist(cmd->sglist,
3790 request_buffer,
3791 request_size,
3792 direction);
3793 if (rc) {
3794 pmcraid_err("failed to copy user buffer\n");
3795 goto out_free_sglist;
3796 }
3797 }
3798
3799 /* passthrough ioctl is a blocking command so, put the user to sleep
3800 * until timeout. Note that a timeout value of 0 means, do timeout.
3801 */
3802 cmd->cmd_done = pmcraid_internal_done;
3803 init_completion(&cmd->wait_for_completion);
3804 cmd->completion_req = 1;
3805
3806 pmcraid_info("command(%d) (CDB[0] = %x) for %x\n",
3807 le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2,
3808 cmd->ioa_cb->ioarcb.cdb[0],
3809 le32_to_cpu(cmd->ioa_cb->ioarcb.resource_handle));
3810
3811 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
3812 _pmcraid_fire_command(cmd);
3813 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
3814
c20c4267
AR
3815 /* NOTE ! Remove the below line once abort_task is implemented
3816 * in firmware. This line disables ioctl command timeout handling logic
3817 * similar to IO command timeout handling, making ioctl commands to wait
3818 * until the command completion regardless of timeout value specified in
3819 * ioarcb
3820 */
3821 buffer->ioarcb.cmd_timeout = 0;
3822
89a36810
AR
3823 /* If command timeout is specified put caller to wait till that time,
3824 * otherwise it would be blocking wait. If command gets timed out, it
3825 * will be aborted.
3826 */
3827 if (buffer->ioarcb.cmd_timeout == 0) {
3828 wait_for_completion(&cmd->wait_for_completion);
3829 } else if (!wait_for_completion_timeout(
3830 &cmd->wait_for_completion,
3831 msecs_to_jiffies(buffer->ioarcb.cmd_timeout * 1000))) {
3832
3833 pmcraid_info("aborting cmd %d (CDB[0] = %x) due to timeout\n",
3834 le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle >> 2),
3835 cmd->ioa_cb->ioarcb.cdb[0]);
3836
89a36810
AR
3837 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
3838 cancel_cmd = pmcraid_abort_cmd(cmd);
3839 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
3840
3841 if (cancel_cmd) {
3842 wait_for_completion(&cancel_cmd->wait_for_completion);
c20c4267 3843 ioasc = cancel_cmd->ioa_cb->ioasa.ioasc;
89a36810 3844 pmcraid_return_cmd(cancel_cmd);
c20c4267
AR
3845
3846 /* if abort task couldn't find the command i.e it got
3847 * completed prior to aborting, return good completion.
25985edc 3848 * if command got aborted successfully or there was IOA
c20c4267
AR
3849 * reset due to abort task itself getting timedout then
3850 * return -ETIMEDOUT
3851 */
3852 if (ioasc == PMCRAID_IOASC_IOA_WAS_RESET ||
3853 PMCRAID_IOASC_SENSE_KEY(ioasc) == 0x00) {
3854 if (ioasc != PMCRAID_IOASC_GC_IOARCB_NOTFOUND)
3855 rc = -ETIMEDOUT;
3856 goto out_handle_response;
3857 }
89a36810
AR
3858 }
3859
c20c4267
AR
3860 /* no command block for abort task or abort task failed to abort
3861 * the IOARCB, then wait for 150 more seconds and initiate reset
3862 * sequence after timeout
3863 */
3864 if (!wait_for_completion_timeout(
3865 &cmd->wait_for_completion,
3866 msecs_to_jiffies(150 * 1000))) {
3867 pmcraid_reset_bringup(cmd->drv_inst);
3868 rc = -ETIMEDOUT;
3869 }
89a36810
AR
3870 }
3871
c20c4267 3872out_handle_response:
592488a3
AR
3873 /* copy entire IOASA buffer and return IOCTL success.
3874 * If copying IOASA to user-buffer fails, return
89a36810
AR
3875 * EFAULT
3876 */
592488a3
AR
3877 if (copy_to_user(ioasa, &cmd->ioa_cb->ioasa,
3878 sizeof(struct pmcraid_ioasa))) {
3879 pmcraid_err("failed to copy ioasa buffer to user\n");
3880 rc = -EFAULT;
89a36810 3881 }
c20c4267 3882
89a36810
AR
3883 /* If the data transfer was from device, copy the data onto user
3884 * buffers
3885 */
3886 else if (direction == DMA_FROM_DEVICE && request_size > 0) {
3887 rc = pmcraid_copy_sglist(cmd->sglist,
3888 request_buffer,
3889 request_size,
3890 direction);
3891 if (rc) {
3892 pmcraid_err("failed to copy user buffer\n");
3893 rc = -EFAULT;
3894 }
3895 }
3896
3897out_free_sglist:
3898 pmcraid_release_passthrough_ioadls(cmd, request_size, direction);
2d76a247
QL
3899
3900out_free_cmd:
89a36810
AR
3901 pmcraid_return_cmd(cmd);
3902
3903out_free_buffer:
3904 kfree(buffer);
3905
3906 return rc;
3907}
3908
3909
3910
3911
3912/**
3913 * pmcraid_ioctl_driver - ioctl handler for commands handled by driver itself
3914 *
3915 * @pinstance: pointer to adapter instance structure
3916 * @cmd: ioctl command passed in
3917 * @buflen: length of user_buffer
3918 * @user_buffer: user buffer pointer
3919 *
3920 * Return Value
3921 * 0 in case of success, otherwise appropriate error code
3922 */
3923static long pmcraid_ioctl_driver(
3924 struct pmcraid_instance *pinstance,
3925 unsigned int cmd,
3926 unsigned int buflen,
3927 void __user *user_buffer
3928)
3929{
3930 int rc = -ENOSYS;
3931
3932 if (!access_ok(VERIFY_READ, user_buffer, _IOC_SIZE(cmd))) {
c20c4267 3933 pmcraid_err("ioctl_driver: access fault in request buffer\n");
89a36810
AR
3934 return -EFAULT;
3935 }
3936
3937 switch (cmd) {
3938 case PMCRAID_IOCTL_RESET_ADAPTER:
3939 pmcraid_reset_bringup(pinstance);
3940 rc = 0;
3941 break;
3942
3943 default:
3944 break;
3945 }
3946
3947 return rc;
3948}
3949
3950/**
3951 * pmcraid_check_ioctl_buffer - check for proper access to user buffer
3952 *
3953 * @cmd: ioctl command
3954 * @arg: user buffer
3955 * @hdr: pointer to kernel memory for pmcraid_ioctl_header
3956 *
3957 * Return Value
3958 * negetive error code if there are access issues, otherwise zero.
3959 * Upon success, returns ioctl header copied out of user buffer.
3960 */
3961
3962static int pmcraid_check_ioctl_buffer(
3963 int cmd,
3964 void __user *arg,
3965 struct pmcraid_ioctl_header *hdr
3966)
3967{
3968 int rc = 0;
3969 int access = VERIFY_READ;
3970
3971 if (copy_from_user(hdr, arg, sizeof(struct pmcraid_ioctl_header))) {
3972 pmcraid_err("couldn't copy ioctl header from user buffer\n");
3973 return -EFAULT;
3974 }
3975
3976 /* check for valid driver signature */
3977 rc = memcmp(hdr->signature,
3978 PMCRAID_IOCTL_SIGNATURE,
3979 sizeof(hdr->signature));
3980 if (rc) {
3981 pmcraid_err("signature verification failed\n");
3982 return -EINVAL;
3983 }
3984
89a36810
AR
3985 /* check for appropriate buffer access */
3986 if ((_IOC_DIR(cmd) & _IOC_READ) == _IOC_READ)
3987 access = VERIFY_WRITE;
3988
3989 rc = access_ok(access,
3990 (arg + sizeof(struct pmcraid_ioctl_header)),
3991 hdr->buffer_length);
3992 if (!rc) {
3993 pmcraid_err("access failed for user buffer of size %d\n",
3994 hdr->buffer_length);
3995 return -EFAULT;
3996 }
3997
3998 return 0;
3999}
4000
4001/**
4002 * pmcraid_ioctl - char node ioctl entry point
4003 */
4004static long pmcraid_chr_ioctl(
4005 struct file *filep,
4006 unsigned int cmd,
4007 unsigned long arg
4008)
4009{
4010 struct pmcraid_instance *pinstance = NULL;
4011 struct pmcraid_ioctl_header *hdr = NULL;
3397623b 4012 void __user *argp = (void __user *)arg;
89a36810
AR
4013 int retval = -ENOTTY;
4014
a63ec376 4015 hdr = kmalloc(sizeof(struct pmcraid_ioctl_header), GFP_KERNEL);
89a36810
AR
4016
4017 if (!hdr) {
4f91b114 4018 pmcraid_err("failed to allocate memory for ioctl header\n");
89a36810
AR
4019 return -ENOMEM;
4020 }
4021
3397623b 4022 retval = pmcraid_check_ioctl_buffer(cmd, argp, hdr);
89a36810
AR
4023
4024 if (retval) {
4025 pmcraid_info("chr_ioctl: header check failed\n");
4026 kfree(hdr);
4027 return retval;
4028 }
4029
660bdddb 4030 pinstance = filep->private_data;
89a36810
AR
4031
4032 if (!pinstance) {
4033 pmcraid_info("adapter instance is not found\n");
4034 kfree(hdr);
4035 return -ENOTTY;
4036 }
4037
4038 switch (_IOC_TYPE(cmd)) {
4039
4040 case PMCRAID_PASSTHROUGH_IOCTL:
4041 /* If ioctl code is to download microcode, we need to block
4042 * mid-layer requests.
4043 */
4044 if (cmd == PMCRAID_IOCTL_DOWNLOAD_MICROCODE)
4045 scsi_block_requests(pinstance->host);
4046
3397623b
AB
4047 retval = pmcraid_ioctl_passthrough(pinstance, cmd,
4048 hdr->buffer_length, argp);
89a36810
AR
4049
4050 if (cmd == PMCRAID_IOCTL_DOWNLOAD_MICROCODE)
4051 scsi_unblock_requests(pinstance->host);
4052 break;
4053
4054 case PMCRAID_DRIVER_IOCTL:
4055 arg += sizeof(struct pmcraid_ioctl_header);
3397623b
AB
4056 retval = pmcraid_ioctl_driver(pinstance, cmd,
4057 hdr->buffer_length, argp);
89a36810
AR
4058 break;
4059
4060 default:
4061 retval = -ENOTTY;
4062 break;
4063 }
4064
4065 kfree(hdr);
4066
4067 return retval;
4068}
4069
4070/**
4071 * File operations structure for management interface
4072 */
4073static const struct file_operations pmcraid_fops = {
4074 .owner = THIS_MODULE,
4075 .open = pmcraid_chr_open,
89a36810
AR
4076 .fasync = pmcraid_chr_fasync,
4077 .unlocked_ioctl = pmcraid_chr_ioctl,
4078#ifdef CONFIG_COMPAT
4079 .compat_ioctl = pmcraid_chr_ioctl,
4080#endif
6038f373 4081 .llseek = noop_llseek,
89a36810
AR
4082};
4083
4084
4085
4086
4087/**
4088 * pmcraid_show_log_level - Display adapter's error logging level
4089 * @dev: class device struct
4090 * @buf: buffer
4091 *
4092 * Return value:
4093 * number of bytes printed to buffer
4094 */
4095static ssize_t pmcraid_show_log_level(
4096 struct device *dev,
4097 struct device_attribute *attr,
4098 char *buf)
4099{
4100 struct Scsi_Host *shost = class_to_shost(dev);
4101 struct pmcraid_instance *pinstance =
4102 (struct pmcraid_instance *)shost->hostdata;
4103 return snprintf(buf, PAGE_SIZE, "%d\n", pinstance->current_log_level);
4104}
4105
4106/**
4107 * pmcraid_store_log_level - Change the adapter's error logging level
4108 * @dev: class device struct
4109 * @buf: buffer
4110 * @count: not used
4111 *
4112 * Return value:
4113 * number of bytes printed to buffer
4114 */
4115static ssize_t pmcraid_store_log_level(
4116 struct device *dev,
4117 struct device_attribute *attr,
4118 const char *buf,
4119 size_t count
4120)
4121{
4122 struct Scsi_Host *shost;
4123 struct pmcraid_instance *pinstance;
f7c65af5 4124 u8 val;
89a36810 4125
f7c65af5 4126 if (kstrtou8(buf, 10, &val))
89a36810
AR
4127 return -EINVAL;
4128 /* log-level should be from 0 to 2 */
4129 if (val > 2)
4130 return -EINVAL;
4131
4132 shost = class_to_shost(dev);
4133 pinstance = (struct pmcraid_instance *)shost->hostdata;
4134 pinstance->current_log_level = val;
4135
4136 return strlen(buf);
4137}
4138
4139static struct device_attribute pmcraid_log_level_attr = {
4140 .attr = {
4141 .name = "log_level",
4142 .mode = S_IRUGO | S_IWUSR,
4143 },
4144 .show = pmcraid_show_log_level,
4145 .store = pmcraid_store_log_level,
4146};
4147
4148/**
4149 * pmcraid_show_drv_version - Display driver version
4150 * @dev: class device struct
4151 * @buf: buffer
4152 *
4153 * Return value:
4154 * number of bytes printed to buffer
4155 */
4156static ssize_t pmcraid_show_drv_version(
4157 struct device *dev,
4158 struct device_attribute *attr,
4159 char *buf
4160)
4161{
a1b66665
MM
4162 return snprintf(buf, PAGE_SIZE, "version: %s\n",
4163 PMCRAID_DRIVER_VERSION);
89a36810
AR
4164}
4165
4166static struct device_attribute pmcraid_driver_version_attr = {
4167 .attr = {
4168 .name = "drv_version",
4169 .mode = S_IRUGO,
4170 },
4171 .show = pmcraid_show_drv_version,
4172};
4173
4174/**
4175 * pmcraid_show_io_adapter_id - Display driver assigned adapter id
4176 * @dev: class device struct
4177 * @buf: buffer
4178 *
4179 * Return value:
4180 * number of bytes printed to buffer
4181 */
4182static ssize_t pmcraid_show_adapter_id(
4183 struct device *dev,
4184 struct device_attribute *attr,
4185 char *buf
4186)
4187{
4188 struct Scsi_Host *shost = class_to_shost(dev);
4189 struct pmcraid_instance *pinstance =
4190 (struct pmcraid_instance *)shost->hostdata;
4191 u32 adapter_id = (pinstance->pdev->bus->number << 8) |
4192 pinstance->pdev->devfn;
4193 u32 aen_group = pmcraid_event_family.id;
4194
4195 return snprintf(buf, PAGE_SIZE,
4196 "adapter id: %d\nminor: %d\naen group: %d\n",
4197 adapter_id, MINOR(pinstance->cdev.dev), aen_group);
4198}
4199
4200static struct device_attribute pmcraid_adapter_id_attr = {
4201 .attr = {
4202 .name = "adapter_id",
5a0ccb6b 4203 .mode = S_IRUGO,
89a36810
AR
4204 },
4205 .show = pmcraid_show_adapter_id,
4206};
4207
4208static struct device_attribute *pmcraid_host_attrs[] = {
4209 &pmcraid_log_level_attr,
4210 &pmcraid_driver_version_attr,
4211 &pmcraid_adapter_id_attr,
4212 NULL,
4213};
4214
4215
4216/* host template structure for pmcraid driver */
4217static struct scsi_host_template pmcraid_host_template = {
4218 .module = THIS_MODULE,
4219 .name = PMCRAID_DRIVER_NAME,
4220 .queuecommand = pmcraid_queuecommand,
4221 .eh_abort_handler = pmcraid_eh_abort_handler,
4222 .eh_bus_reset_handler = pmcraid_eh_bus_reset_handler,
4223 .eh_target_reset_handler = pmcraid_eh_target_reset_handler,
4224 .eh_device_reset_handler = pmcraid_eh_device_reset_handler,
4225 .eh_host_reset_handler = pmcraid_eh_host_reset_handler,
4226
4227 .slave_alloc = pmcraid_slave_alloc,
4228 .slave_configure = pmcraid_slave_configure,
4229 .slave_destroy = pmcraid_slave_destroy,
4230 .change_queue_depth = pmcraid_change_queue_depth,
89a36810
AR
4231 .can_queue = PMCRAID_MAX_IO_CMD,
4232 .this_id = -1,
4233 .sg_tablesize = PMCRAID_MAX_IOADLS,
4234 .max_sectors = PMCRAID_IOA_MAX_SECTORS,
54b2b50c 4235 .no_write_same = 1,
89a36810
AR
4236 .cmd_per_lun = PMCRAID_MAX_CMD_PER_LUN,
4237 .use_clustering = ENABLE_CLUSTERING,
4238 .shost_attrs = pmcraid_host_attrs,
2ecb204d 4239 .proc_name = PMCRAID_DRIVER_NAME,
89a36810
AR
4240};
4241
c20c4267
AR
4242/*
4243 * pmcraid_isr_msix - implements MSI-X interrupt handling routine
4244 * @irq: interrupt vector number
4245 * @dev_id: pointer hrrq_vector
89a36810
AR
4246 *
4247 * Return Value
c20c4267 4248 * IRQ_HANDLED if interrupt is handled or IRQ_NONE if ignored
89a36810 4249 */
c20c4267
AR
4250
4251static irqreturn_t pmcraid_isr_msix(int irq, void *dev_id)
89a36810 4252{
c20c4267
AR
4253 struct pmcraid_isr_param *hrrq_vector;
4254 struct pmcraid_instance *pinstance;
4255 unsigned long lock_flags;
4256 u32 intrs_val;
4257 int hrrq_id;
4258
4259 hrrq_vector = (struct pmcraid_isr_param *)dev_id;
4260 hrrq_id = hrrq_vector->hrrq_id;
4261 pinstance = hrrq_vector->drv_inst;
4262
4263 if (!hrrq_id) {
4264 /* Read the interrupt */
4265 intrs_val = pmcraid_read_interrupts(pinstance);
4266 if (intrs_val &&
4267 ((ioread32(pinstance->int_regs.host_ioa_interrupt_reg)
4268 & DOORBELL_INTR_MSIX_CLR) == 0)) {
4269 /* Any error interrupts including unit_check,
4270 * initiate IOA reset.In case of unit check indicate
4271 * to reset_sequence that IOA unit checked and prepare
4272 * for a dump during reset sequence
4273 */
4274 if (intrs_val & PMCRAID_ERROR_INTERRUPTS) {
4275 if (intrs_val & INTRS_IOA_UNIT_CHECK)
4276 pinstance->ioa_unit_check = 1;
4277
4278 pmcraid_err("ISR: error interrupts: %x \
4279 initiating reset\n", intrs_val);
4280 spin_lock_irqsave(pinstance->host->host_lock,
4281 lock_flags);
4282 pmcraid_initiate_reset(pinstance);
4283 spin_unlock_irqrestore(
4284 pinstance->host->host_lock,
4285 lock_flags);
4286 }
4287 /* If interrupt was as part of the ioa initialization,
4288 * clear it. Delete the timer and wakeup the
4289 * reset engine to proceed with reset sequence
4290 */
4291 if (intrs_val & INTRS_TRANSITION_TO_OPERATIONAL)
4292 pmcraid_clr_trans_op(pinstance);
4293
4294 /* Clear the interrupt register by writing
4295 * to host to ioa doorbell. Once done
4296 * FW will clear the interrupt.
4297 */
4298 iowrite32(DOORBELL_INTR_MSIX_CLR,
4299 pinstance->int_regs.host_ioa_interrupt_reg);
4300 ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
4301
89a36810 4302
c20c4267
AR
4303 }
4304 }
4305
4306 tasklet_schedule(&(pinstance->isr_tasklet[hrrq_id]));
4307
4308 return IRQ_HANDLED;
89a36810
AR
4309}
4310
4311/**
c20c4267 4312 * pmcraid_isr - implements legacy interrupt handling routine
89a36810
AR
4313 *
4314 * @irq: interrupt vector number
4315 * @dev_id: pointer hrrq_vector
4316 *
4317 * Return Value
4318 * IRQ_HANDLED if interrupt is handled or IRQ_NONE if ignored
4319 */
4320static irqreturn_t pmcraid_isr(int irq, void *dev_id)
4321{
4322 struct pmcraid_isr_param *hrrq_vector;
4323 struct pmcraid_instance *pinstance;
89a36810 4324 u32 intrs;
c20c4267
AR
4325 unsigned long lock_flags;
4326 int hrrq_id = 0;
89a36810
AR
4327
4328 /* In case of legacy interrupt mode where interrupts are shared across
4329 * isrs, it may be possible that the current interrupt is not from IOA
4330 */
4331 if (!dev_id) {
4332 printk(KERN_INFO "%s(): NULL host pointer\n", __func__);
4333 return IRQ_NONE;
4334 }
89a36810
AR
4335 hrrq_vector = (struct pmcraid_isr_param *)dev_id;
4336 pinstance = hrrq_vector->drv_inst;
4337
89a36810
AR
4338 intrs = pmcraid_read_interrupts(pinstance);
4339
c20c4267 4340 if (unlikely((intrs & PMCRAID_PCI_INTERRUPTS) == 0))
89a36810 4341 return IRQ_NONE;
89a36810
AR
4342
4343 /* Any error interrupts including unit_check, initiate IOA reset.
4344 * In case of unit check indicate to reset_sequence that IOA unit
4345 * checked and prepare for a dump during reset sequence
4346 */
4347 if (intrs & PMCRAID_ERROR_INTERRUPTS) {
4348
4349 if (intrs & INTRS_IOA_UNIT_CHECK)
4350 pinstance->ioa_unit_check = 1;
4351
4352 iowrite32(intrs,
4353 pinstance->int_regs.ioa_host_interrupt_clr_reg);
4354 pmcraid_err("ISR: error interrupts: %x initiating reset\n",
4355 intrs);
c20c4267
AR
4356 intrs = ioread32(
4357 pinstance->int_regs.ioa_host_interrupt_clr_reg);
4358 spin_lock_irqsave(pinstance->host->host_lock, lock_flags);
89a36810 4359 pmcraid_initiate_reset(pinstance);
c20c4267 4360 spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags);
89a36810 4361 } else {
c20c4267
AR
4362 /* If interrupt was as part of the ioa initialization,
4363 * clear. Delete the timer and wakeup the
4364 * reset engine to proceed with reset sequence
4365 */
4366 if (intrs & INTRS_TRANSITION_TO_OPERATIONAL) {
4367 pmcraid_clr_trans_op(pinstance);
4368 } else {
4369 iowrite32(intrs,
4370 pinstance->int_regs.ioa_host_interrupt_clr_reg);
4371 ioread32(
4372 pinstance->int_regs.ioa_host_interrupt_clr_reg);
89a36810 4373
c20c4267
AR
4374 tasklet_schedule(
4375 &(pinstance->isr_tasklet[hrrq_id]));
4376 }
4377 }
89a36810
AR
4378
4379 return IRQ_HANDLED;
4380}
4381
4382
4383/**
4384 * pmcraid_worker_function - worker thread function
4385 *
4386 * @workp: pointer to struct work queue
4387 *
4388 * Return Value
4389 * None
4390 */
4391
4392static void pmcraid_worker_function(struct work_struct *workp)
4393{
4394 struct pmcraid_instance *pinstance;
4395 struct pmcraid_resource_entry *res;
4396 struct pmcraid_resource_entry *temp;
4397 struct scsi_device *sdev;
4398 unsigned long lock_flags;
4399 unsigned long host_lock_flags;
c20c4267 4400 u16 fw_version;
89a36810
AR
4401 u8 bus, target, lun;
4402
4403 pinstance = container_of(workp, struct pmcraid_instance, worker_q);
4404 /* add resources only after host is added into system */
4405 if (!atomic_read(&pinstance->expose_resources))
4406 return;
4407
c20c4267
AR
4408 fw_version = be16_to_cpu(pinstance->inq_data->fw_version);
4409
89a36810
AR
4410 spin_lock_irqsave(&pinstance->resource_lock, lock_flags);
4411 list_for_each_entry_safe(res, temp, &pinstance->used_res_q, queue) {
4412
4413 if (res->change_detected == RES_CHANGE_DEL && res->scsi_dev) {
4414 sdev = res->scsi_dev;
4415
4416 /* host_lock must be held before calling
4417 * scsi_device_get
4418 */
4419 spin_lock_irqsave(pinstance->host->host_lock,
4420 host_lock_flags);
4421 if (!scsi_device_get(sdev)) {
4422 spin_unlock_irqrestore(
4423 pinstance->host->host_lock,
4424 host_lock_flags);
4425 pmcraid_info("deleting %x from midlayer\n",
4426 res->cfg_entry.resource_address);
4427 list_move_tail(&res->queue,
4428 &pinstance->free_res_q);
4429 spin_unlock_irqrestore(
4430 &pinstance->resource_lock,
4431 lock_flags);
4432 scsi_remove_device(sdev);
4433 scsi_device_put(sdev);
4434 spin_lock_irqsave(&pinstance->resource_lock,
4435 lock_flags);
4436 res->change_detected = 0;
4437 } else {
4438 spin_unlock_irqrestore(
4439 pinstance->host->host_lock,
4440 host_lock_flags);
4441 }
4442 }
4443 }
4444
4445 list_for_each_entry(res, &pinstance->used_res_q, queue) {
4446
4447 if (res->change_detected == RES_CHANGE_ADD) {
4448
c20c4267
AR
4449 if (!pmcraid_expose_resource(fw_version,
4450 &res->cfg_entry))
89a36810
AR
4451 continue;
4452
4453 if (RES_IS_VSET(res->cfg_entry)) {
4454 bus = PMCRAID_VSET_BUS_ID;
c20c4267
AR
4455 if (fw_version <= PMCRAID_FW_VERSION_1)
4456 target = res->cfg_entry.unique_flags1;
4457 else
4458 target = res->cfg_entry.array_id & 0xFF;
89a36810
AR
4459 lun = PMCRAID_VSET_LUN_ID;
4460 } else {
4461 bus = PMCRAID_PHYS_BUS_ID;
4462 target =
4463 RES_TARGET(
4464 res->cfg_entry.resource_address);
4465 lun = RES_LUN(res->cfg_entry.resource_address);
4466 }
4467
4468 res->change_detected = 0;
4469 spin_unlock_irqrestore(&pinstance->resource_lock,
4470 lock_flags);
4471 scsi_add_device(pinstance->host, bus, target, lun);
4472 spin_lock_irqsave(&pinstance->resource_lock,
4473 lock_flags);
4474 }
4475 }
4476
4477 spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags);
4478}
4479
4480/**
4481 * pmcraid_tasklet_function - Tasklet function
4482 *
4483 * @instance: pointer to msix param structure
4484 *
4485 * Return Value
4486 * None
4487 */
c20c4267 4488static void pmcraid_tasklet_function(unsigned long instance)
89a36810
AR
4489{
4490 struct pmcraid_isr_param *hrrq_vector;
4491 struct pmcraid_instance *pinstance;
4492 unsigned long hrrq_lock_flags;
4493 unsigned long pending_lock_flags;
4494 unsigned long host_lock_flags;
4495 spinlock_t *lockp; /* hrrq buffer lock */
4496 int id;
89a36810
AR
4497 __le32 resp;
4498
4499 hrrq_vector = (struct pmcraid_isr_param *)instance;
4500 pinstance = hrrq_vector->drv_inst;
4501 id = hrrq_vector->hrrq_id;
4502 lockp = &(pinstance->hrrq_lock[id]);
89a36810
AR
4503
4504 /* loop through each of the commands responded by IOA. Each HRRQ buf is
4505 * protected by its own lock. Traversals must be done within this lock
4506 * as there may be multiple tasklets running on multiple CPUs. Note
4507 * that the lock is held just for picking up the response handle and
4508 * manipulating hrrq_curr/toggle_bit values.
4509 */
4510 spin_lock_irqsave(lockp, hrrq_lock_flags);
4511
4512 resp = le32_to_cpu(*(pinstance->hrrq_curr[id]));
4513
4514 while ((resp & HRRQ_TOGGLE_BIT) ==
4515 pinstance->host_toggle_bit[id]) {
4516
4517 int cmd_index = resp >> 2;
4518 struct pmcraid_cmd *cmd = NULL;
4519
89a36810
AR
4520 if (pinstance->hrrq_curr[id] < pinstance->hrrq_end[id]) {
4521 pinstance->hrrq_curr[id]++;
4522 } else {
4523 pinstance->hrrq_curr[id] = pinstance->hrrq_start[id];
4524 pinstance->host_toggle_bit[id] ^= 1u;
4525 }
4526
c20c4267
AR
4527 if (cmd_index >= PMCRAID_MAX_CMD) {
4528 /* In case of invalid response handle, log message */
4529 pmcraid_err("Invalid response handle %d\n", cmd_index);
4530 resp = le32_to_cpu(*(pinstance->hrrq_curr[id]));
4531 continue;
4532 }
4533
4534 cmd = pinstance->cmd_list[cmd_index];
89a36810
AR
4535 spin_unlock_irqrestore(lockp, hrrq_lock_flags);
4536
4537 spin_lock_irqsave(&pinstance->pending_pool_lock,
4538 pending_lock_flags);
4539 list_del(&cmd->free_list);
4540 spin_unlock_irqrestore(&pinstance->pending_pool_lock,
4541 pending_lock_flags);
4542 del_timer(&cmd->timer);
4543 atomic_dec(&pinstance->outstanding_cmds);
4544
4545 if (cmd->cmd_done == pmcraid_ioa_reset) {
4546 spin_lock_irqsave(pinstance->host->host_lock,
4547 host_lock_flags);
4548 cmd->cmd_done(cmd);
4549 spin_unlock_irqrestore(pinstance->host->host_lock,
4550 host_lock_flags);
4551 } else if (cmd->cmd_done != NULL) {
4552 cmd->cmd_done(cmd);
4553 }
4554 /* loop over until we are done with all responses */
4555 spin_lock_irqsave(lockp, hrrq_lock_flags);
4556 resp = le32_to_cpu(*(pinstance->hrrq_curr[id]));
4557 }
4558
4559 spin_unlock_irqrestore(lockp, hrrq_lock_flags);
4560}
4561
4562/**
4563 * pmcraid_unregister_interrupt_handler - de-register interrupts handlers
4564 * @pinstance: pointer to adapter instance structure
4565 *
4566 * This routine un-registers registered interrupt handler and
4567 * also frees irqs/vectors.
4568 *
4569 * Retun Value
4570 * None
4571 */
4572static
4573void pmcraid_unregister_interrupt_handler(struct pmcraid_instance *pinstance)
4574{
eab5c150 4575 struct pci_dev *pdev = pinstance->pdev;
c20c4267
AR
4576 int i;
4577
4578 for (i = 0; i < pinstance->num_hrrq; i++)
eab5c150 4579 free_irq(pci_irq_vector(pdev, i), &pinstance->hrrq_vector[i]);
c20c4267 4580
eab5c150
CH
4581 pinstance->interrupt_mode = 0;
4582 pci_free_irq_vectors(pdev);
89a36810
AR
4583}
4584
4585/**
4586 * pmcraid_register_interrupt_handler - registers interrupt handler
4587 * @pinstance: pointer to per-adapter instance structure
4588 *
4589 * Return Value
4590 * 0 on success, non-zero error code otherwise.
4591 */
4592static int
4593pmcraid_register_interrupt_handler(struct pmcraid_instance *pinstance)
4594{
4595 struct pci_dev *pdev = pinstance->pdev;
eab5c150
CH
4596 unsigned int irq_flag = PCI_IRQ_LEGACY, flag;
4597 int num_hrrq, rc, i;
4598 irq_handler_t isr;
89a36810 4599
eab5c150
CH
4600 if (pmcraid_enable_msix)
4601 irq_flag |= PCI_IRQ_MSIX;
4602
4603 num_hrrq = pci_alloc_irq_vectors(pdev, 1, PMCRAID_NUM_MSIX_VECTORS,
4604 irq_flag);
4605 if (num_hrrq < 0)
4606 return num_hrrq;
4607
4608 if (pdev->msix_enabled) {
4609 flag = 0;
4610 isr = pmcraid_isr_msix;
4611 } else {
4612 flag = IRQF_SHARED;
4613 isr = pmcraid_isr;
4614 }
4615
4616 for (i = 0; i < num_hrrq; i++) {
4617 struct pmcraid_isr_param *vec = &pinstance->hrrq_vector[i];
4618
4619 vec->hrrq_id = i;
4620 vec->drv_inst = pinstance;
4621 rc = request_irq(pci_irq_vector(pdev, i), isr, flag,
4622 PMCRAID_DRIVER_NAME, vec);
4623 if (rc)
4624 goto out_unwind;
4625 }
c20c4267 4626
eab5c150
CH
4627 pinstance->num_hrrq = num_hrrq;
4628 if (pdev->msix_enabled) {
c20c4267
AR
4629 pinstance->interrupt_mode = 1;
4630 iowrite32(DOORBELL_INTR_MODE_MSIX,
4631 pinstance->int_regs.host_ioa_interrupt_reg);
4632 ioread32(pinstance->int_regs.host_ioa_interrupt_reg);
c20c4267
AR
4633 }
4634
eab5c150
CH
4635 return 0;
4636
4637out_unwind:
4638 while (--i > 0)
4639 free_irq(pci_irq_vector(pdev, i), &pinstance->hrrq_vector[i]);
4640 pci_free_irq_vectors(pdev);
c20c4267 4641 return rc;
89a36810
AR
4642}
4643
4644/**
4645 * pmcraid_release_cmd_blocks - release buufers allocated for command blocks
4646 * @pinstance: per adapter instance structure pointer
4647 * @max_index: number of buffer blocks to release
4648 *
4649 * Return Value
4650 * None
4651 */
4652static void
4653pmcraid_release_cmd_blocks(struct pmcraid_instance *pinstance, int max_index)
4654{
4655 int i;
4656 for (i = 0; i < max_index; i++) {
4657 kmem_cache_free(pinstance->cmd_cachep, pinstance->cmd_list[i]);
4658 pinstance->cmd_list[i] = NULL;
4659 }
4660 kmem_cache_destroy(pinstance->cmd_cachep);
4661 pinstance->cmd_cachep = NULL;
4662}
4663
4664/**
4665 * pmcraid_release_control_blocks - releases buffers alloced for control blocks
4666 * @pinstance: pointer to per adapter instance structure
4667 * @max_index: number of buffers (from 0 onwards) to release
4668 *
4669 * This function assumes that the command blocks for which control blocks are
4670 * linked are not released.
4671 *
4672 * Return Value
4673 * None
4674 */
4675static void
4676pmcraid_release_control_blocks(
4677 struct pmcraid_instance *pinstance,
4678 int max_index
4679)
4680{
4681 int i;
4682
4683 if (pinstance->control_pool == NULL)
4684 return;
4685
4686 for (i = 0; i < max_index; i++) {
4687 pci_pool_free(pinstance->control_pool,
4688 pinstance->cmd_list[i]->ioa_cb,
4689 pinstance->cmd_list[i]->ioa_cb_bus_addr);
4690 pinstance->cmd_list[i]->ioa_cb = NULL;
4691 pinstance->cmd_list[i]->ioa_cb_bus_addr = 0;
4692 }
4693 pci_pool_destroy(pinstance->control_pool);
4694 pinstance->control_pool = NULL;
4695}
4696
4697/**
4698 * pmcraid_allocate_cmd_blocks - allocate memory for cmd block structures
4699 * @pinstance - pointer to per adapter instance structure
4700 *
4701 * Allocates memory for command blocks using kernel slab allocator.
4702 *
4703 * Return Value
4704 * 0 in case of success; -ENOMEM in case of failure
4705 */
6f039790 4706static int pmcraid_allocate_cmd_blocks(struct pmcraid_instance *pinstance)
89a36810
AR
4707{
4708 int i;
4709
4710 sprintf(pinstance->cmd_pool_name, "pmcraid_cmd_pool_%d",
4711 pinstance->host->unique_id);
4712
4713
4714 pinstance->cmd_cachep = kmem_cache_create(
4715 pinstance->cmd_pool_name,
4716 sizeof(struct pmcraid_cmd), 0,
4717 SLAB_HWCACHE_ALIGN, NULL);
4718 if (!pinstance->cmd_cachep)
4719 return -ENOMEM;
4720
4721 for (i = 0; i < PMCRAID_MAX_CMD; i++) {
4722 pinstance->cmd_list[i] =
4723 kmem_cache_alloc(pinstance->cmd_cachep, GFP_KERNEL);
4724 if (!pinstance->cmd_list[i]) {
4725 pmcraid_release_cmd_blocks(pinstance, i);
4726 return -ENOMEM;
4727 }
4728 }
4729 return 0;
4730}
4731
4732/**
4733 * pmcraid_allocate_control_blocks - allocates memory control blocks
4734 * @pinstance : pointer to per adapter instance structure
4735 *
4736 * This function allocates PCI memory for DMAable buffers like IOARCB, IOADLs
4737 * and IOASAs. This is called after command blocks are already allocated.
4738 *
4739 * Return Value
4740 * 0 in case it can allocate all control blocks, otherwise -ENOMEM
4741 */
6f039790 4742static int pmcraid_allocate_control_blocks(struct pmcraid_instance *pinstance)
89a36810
AR
4743{
4744 int i;
4745
4746 sprintf(pinstance->ctl_pool_name, "pmcraid_control_pool_%d",
4747 pinstance->host->unique_id);
4748
4749 pinstance->control_pool =
4750 pci_pool_create(pinstance->ctl_pool_name,
4751 pinstance->pdev,
4752 sizeof(struct pmcraid_control_block),
4753 PMCRAID_IOARCB_ALIGNMENT, 0);
4754
4755 if (!pinstance->control_pool)
4756 return -ENOMEM;
4757
4758 for (i = 0; i < PMCRAID_MAX_CMD; i++) {
4759 pinstance->cmd_list[i]->ioa_cb =
4760 pci_pool_alloc(
4761 pinstance->control_pool,
4762 GFP_KERNEL,
4763 &(pinstance->cmd_list[i]->ioa_cb_bus_addr));
4764
4765 if (!pinstance->cmd_list[i]->ioa_cb) {
4766 pmcraid_release_control_blocks(pinstance, i);
4767 return -ENOMEM;
4768 }
4769 memset(pinstance->cmd_list[i]->ioa_cb, 0,
4770 sizeof(struct pmcraid_control_block));
4771 }
4772 return 0;
4773}
4774
4775/**
4776 * pmcraid_release_host_rrqs - release memory allocated for hrrq buffer(s)
4777 * @pinstance: pointer to per adapter instance structure
4778 * @maxindex: size of hrrq buffer pointer array
4779 *
4780 * Return Value
4781 * None
4782 */
4783static void
4784pmcraid_release_host_rrqs(struct pmcraid_instance *pinstance, int maxindex)
4785{
4786 int i;
4787 for (i = 0; i < maxindex; i++) {
4788
4789 pci_free_consistent(pinstance->pdev,
4790 HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD,
4791 pinstance->hrrq_start[i],
4792 pinstance->hrrq_start_bus_addr[i]);
4793
4794 /* reset pointers and toggle bit to zeros */
4795 pinstance->hrrq_start[i] = NULL;
4796 pinstance->hrrq_start_bus_addr[i] = 0;
4797 pinstance->host_toggle_bit[i] = 0;
4798 }
4799}
4800
4801/**
4802 * pmcraid_allocate_host_rrqs - Allocate and initialize host RRQ buffers
4803 * @pinstance: pointer to per adapter instance structure
4804 *
4805 * Return value
4806 * 0 hrrq buffers are allocated, -ENOMEM otherwise.
4807 */
6f039790 4808static int pmcraid_allocate_host_rrqs(struct pmcraid_instance *pinstance)
89a36810 4809{
c20c4267 4810 int i, buffer_size;
89a36810 4811
c20c4267 4812 buffer_size = HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD;
89a36810 4813
c20c4267 4814 for (i = 0; i < pinstance->num_hrrq; i++) {
89a36810
AR
4815 pinstance->hrrq_start[i] =
4816 pci_alloc_consistent(
4817 pinstance->pdev,
4818 buffer_size,
4819 &(pinstance->hrrq_start_bus_addr[i]));
4820
4821 if (pinstance->hrrq_start[i] == 0) {
c20c4267
AR
4822 pmcraid_err("pci_alloc failed for hrrq vector : %d\n",
4823 i);
89a36810
AR
4824 pmcraid_release_host_rrqs(pinstance, i);
4825 return -ENOMEM;
4826 }
4827
4828 memset(pinstance->hrrq_start[i], 0, buffer_size);
4829 pinstance->hrrq_curr[i] = pinstance->hrrq_start[i];
4830 pinstance->hrrq_end[i] =
c20c4267 4831 pinstance->hrrq_start[i] + PMCRAID_MAX_CMD - 1;
89a36810
AR
4832 pinstance->host_toggle_bit[i] = 1;
4833 spin_lock_init(&pinstance->hrrq_lock[i]);
4834 }
4835 return 0;
4836}
4837
4838/**
4839 * pmcraid_release_hcams - release HCAM buffers
4840 *
4841 * @pinstance: pointer to per adapter instance structure
4842 *
4843 * Return value
4844 * none
4845 */
4846static void pmcraid_release_hcams(struct pmcraid_instance *pinstance)
4847{
4848 if (pinstance->ccn.msg != NULL) {
4849 pci_free_consistent(pinstance->pdev,
4850 PMCRAID_AEN_HDR_SIZE +
c20c4267 4851 sizeof(struct pmcraid_hcam_ccn_ext),
89a36810
AR
4852 pinstance->ccn.msg,
4853 pinstance->ccn.baddr);
4854
4855 pinstance->ccn.msg = NULL;
4856 pinstance->ccn.hcam = NULL;
4857 pinstance->ccn.baddr = 0;
4858 }
4859
4860 if (pinstance->ldn.msg != NULL) {
4861 pci_free_consistent(pinstance->pdev,
4862 PMCRAID_AEN_HDR_SIZE +
4863 sizeof(struct pmcraid_hcam_ldn),
4864 pinstance->ldn.msg,
4865 pinstance->ldn.baddr);
4866
4867 pinstance->ldn.msg = NULL;
4868 pinstance->ldn.hcam = NULL;
4869 pinstance->ldn.baddr = 0;
4870 }
4871}
4872
4873/**
4874 * pmcraid_allocate_hcams - allocates HCAM buffers
4875 * @pinstance : pointer to per adapter instance structure
4876 *
4877 * Return Value:
4878 * 0 in case of successful allocation, non-zero otherwise
4879 */
4880static int pmcraid_allocate_hcams(struct pmcraid_instance *pinstance)
4881{
4882 pinstance->ccn.msg = pci_alloc_consistent(
4883 pinstance->pdev,
4884 PMCRAID_AEN_HDR_SIZE +
c20c4267 4885 sizeof(struct pmcraid_hcam_ccn_ext),
89a36810
AR
4886 &(pinstance->ccn.baddr));
4887
4888 pinstance->ldn.msg = pci_alloc_consistent(
4889 pinstance->pdev,
4890 PMCRAID_AEN_HDR_SIZE +
4891 sizeof(struct pmcraid_hcam_ldn),
4892 &(pinstance->ldn.baddr));
4893
4894 if (pinstance->ldn.msg == NULL || pinstance->ccn.msg == NULL) {
4895 pmcraid_release_hcams(pinstance);
4896 } else {
4897 pinstance->ccn.hcam =
4898 (void *)pinstance->ccn.msg + PMCRAID_AEN_HDR_SIZE;
4899 pinstance->ldn.hcam =
4900 (void *)pinstance->ldn.msg + PMCRAID_AEN_HDR_SIZE;
4901
4902 atomic_set(&pinstance->ccn.ignore, 0);
4903 atomic_set(&pinstance->ldn.ignore, 0);
4904 }
4905
4906 return (pinstance->ldn.msg == NULL) ? -ENOMEM : 0;
4907}
4908
4909/**
4910 * pmcraid_release_config_buffers - release config.table buffers
4911 * @pinstance: pointer to per adapter instance structure
4912 *
4913 * Return Value
4914 * none
4915 */
4916static void pmcraid_release_config_buffers(struct pmcraid_instance *pinstance)
4917{
4918 if (pinstance->cfg_table != NULL &&
4919 pinstance->cfg_table_bus_addr != 0) {
4920 pci_free_consistent(pinstance->pdev,
4921 sizeof(struct pmcraid_config_table),
4922 pinstance->cfg_table,
4923 pinstance->cfg_table_bus_addr);
4924 pinstance->cfg_table = NULL;
4925 pinstance->cfg_table_bus_addr = 0;
4926 }
4927
4928 if (pinstance->res_entries != NULL) {
4929 int i;
4930
4931 for (i = 0; i < PMCRAID_MAX_RESOURCES; i++)
4932 list_del(&pinstance->res_entries[i].queue);
4933 kfree(pinstance->res_entries);
4934 pinstance->res_entries = NULL;
4935 }
4936
4937 pmcraid_release_hcams(pinstance);
4938}
4939
4940/**
4941 * pmcraid_allocate_config_buffers - allocates DMAable memory for config table
4942 * @pinstance : pointer to per adapter instance structure
4943 *
4944 * Return Value
4945 * 0 for successful allocation, -ENOMEM for any failure
4946 */
6f039790 4947static int pmcraid_allocate_config_buffers(struct pmcraid_instance *pinstance)
89a36810
AR
4948{
4949 int i;
4950
4951 pinstance->res_entries =
4952 kzalloc(sizeof(struct pmcraid_resource_entry) *
4953 PMCRAID_MAX_RESOURCES, GFP_KERNEL);
4954
4955 if (NULL == pinstance->res_entries) {
4956 pmcraid_err("failed to allocate memory for resource table\n");
4957 return -ENOMEM;
4958 }
4959
4960 for (i = 0; i < PMCRAID_MAX_RESOURCES; i++)
4961 list_add_tail(&pinstance->res_entries[i].queue,
4962 &pinstance->free_res_q);
4963
4964 pinstance->cfg_table =
4965 pci_alloc_consistent(pinstance->pdev,
4966 sizeof(struct pmcraid_config_table),
4967 &pinstance->cfg_table_bus_addr);
4968
4969 if (NULL == pinstance->cfg_table) {
4970 pmcraid_err("couldn't alloc DMA memory for config table\n");
4971 pmcraid_release_config_buffers(pinstance);
4972 return -ENOMEM;
4973 }
4974
4975 if (pmcraid_allocate_hcams(pinstance)) {
4976 pmcraid_err("could not alloc DMA memory for HCAMS\n");
4977 pmcraid_release_config_buffers(pinstance);
4978 return -ENOMEM;
4979 }
4980
4981 return 0;
4982}
4983
4984/**
4985 * pmcraid_init_tasklets - registers tasklets for response handling
4986 *
4987 * @pinstance: pointer adapter instance structure
4988 *
4989 * Return value
4990 * none
4991 */
4992static void pmcraid_init_tasklets(struct pmcraid_instance *pinstance)
4993{
4994 int i;
4995 for (i = 0; i < pinstance->num_hrrq; i++)
4996 tasklet_init(&pinstance->isr_tasklet[i],
4997 pmcraid_tasklet_function,
4998 (unsigned long)&pinstance->hrrq_vector[i]);
4999}
5000
5001/**
5002 * pmcraid_kill_tasklets - destroys tasklets registered for response handling
5003 *
5004 * @pinstance: pointer to adapter instance structure
5005 *
5006 * Return value
5007 * none
5008 */
5009static void pmcraid_kill_tasklets(struct pmcraid_instance *pinstance)
5010{
5011 int i;
5012 for (i = 0; i < pinstance->num_hrrq; i++)
5013 tasklet_kill(&pinstance->isr_tasklet[i]);
5014}
5015
c20c4267
AR
5016/**
5017 * pmcraid_release_buffers - release per-adapter buffers allocated
5018 *
5019 * @pinstance: pointer to adapter soft state
5020 *
5021 * Return Value
5022 * none
5023 */
5024static void pmcraid_release_buffers(struct pmcraid_instance *pinstance)
5025{
5026 pmcraid_release_config_buffers(pinstance);
5027 pmcraid_release_control_blocks(pinstance, PMCRAID_MAX_CMD);
5028 pmcraid_release_cmd_blocks(pinstance, PMCRAID_MAX_CMD);
5029 pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq);
5030
5031 if (pinstance->inq_data != NULL) {
5032 pci_free_consistent(pinstance->pdev,
5033 sizeof(struct pmcraid_inquiry_data),
5034 pinstance->inq_data,
5035 pinstance->inq_data_baddr);
5036
5037 pinstance->inq_data = NULL;
5038 pinstance->inq_data_baddr = 0;
5039 }
592488a3
AR
5040
5041 if (pinstance->timestamp_data != NULL) {
5042 pci_free_consistent(pinstance->pdev,
5043 sizeof(struct pmcraid_timestamp_data),
5044 pinstance->timestamp_data,
5045 pinstance->timestamp_data_baddr);
5046
5047 pinstance->timestamp_data = NULL;
5048 pinstance->timestamp_data_baddr = 0;
5049 }
c20c4267
AR
5050}
5051
89a36810
AR
5052/**
5053 * pmcraid_init_buffers - allocates memory and initializes various structures
5054 * @pinstance: pointer to per adapter instance structure
5055 *
5056 * This routine pre-allocates memory based on the type of block as below:
5057 * cmdblocks(PMCRAID_MAX_CMD): kernel memory using kernel's slab_allocator,
5058 * IOARCBs(PMCRAID_MAX_CMD) : DMAable memory, using pci pool allocator
5059 * config-table entries : DMAable memory using pci_alloc_consistent
5060 * HostRRQs : DMAable memory, using pci_alloc_consistent
5061 *
5062 * Return Value
5063 * 0 in case all of the blocks are allocated, -ENOMEM otherwise.
5064 */
6f039790 5065static int pmcraid_init_buffers(struct pmcraid_instance *pinstance)
89a36810
AR
5066{
5067 int i;
5068
5069 if (pmcraid_allocate_host_rrqs(pinstance)) {
5070 pmcraid_err("couldn't allocate memory for %d host rrqs\n",
5071 pinstance->num_hrrq);
5072 return -ENOMEM;
5073 }
5074
5075 if (pmcraid_allocate_config_buffers(pinstance)) {
5076 pmcraid_err("couldn't allocate memory for config buffers\n");
5077 pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq);
5078 return -ENOMEM;
5079 }
5080
5081 if (pmcraid_allocate_cmd_blocks(pinstance)) {
c20c4267 5082 pmcraid_err("couldn't allocate memory for cmd blocks\n");
89a36810
AR
5083 pmcraid_release_config_buffers(pinstance);
5084 pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq);
5085 return -ENOMEM;
5086 }
5087
5088 if (pmcraid_allocate_control_blocks(pinstance)) {
c20c4267 5089 pmcraid_err("couldn't allocate memory control blocks\n");
89a36810
AR
5090 pmcraid_release_config_buffers(pinstance);
5091 pmcraid_release_cmd_blocks(pinstance, PMCRAID_MAX_CMD);
5092 pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq);
5093 return -ENOMEM;
5094 }
5095
c20c4267
AR
5096 /* allocate DMAable memory for page D0 INQUIRY buffer */
5097 pinstance->inq_data = pci_alloc_consistent(
5098 pinstance->pdev,
5099 sizeof(struct pmcraid_inquiry_data),
5100 &pinstance->inq_data_baddr);
5101
5102 if (pinstance->inq_data == NULL) {
5103 pmcraid_err("couldn't allocate DMA memory for INQUIRY\n");
5104 pmcraid_release_buffers(pinstance);
5105 return -ENOMEM;
5106 }
5107
592488a3
AR
5108 /* allocate DMAable memory for set timestamp data buffer */
5109 pinstance->timestamp_data = pci_alloc_consistent(
5110 pinstance->pdev,
5111 sizeof(struct pmcraid_timestamp_data),
5112 &pinstance->timestamp_data_baddr);
5113
5114 if (pinstance->timestamp_data == NULL) {
5115 pmcraid_err("couldn't allocate DMA memory for \
5116 set time_stamp \n");
5117 pmcraid_release_buffers(pinstance);
5118 return -ENOMEM;
5119 }
5120
5121
89a36810
AR
5122 /* Initialize all the command blocks and add them to free pool. No
5123 * need to lock (free_pool_lock) as this is done in initialization
5124 * itself
5125 */
5126 for (i = 0; i < PMCRAID_MAX_CMD; i++) {
5127 struct pmcraid_cmd *cmdp = pinstance->cmd_list[i];
5128 pmcraid_init_cmdblk(cmdp, i);
5129 cmdp->drv_inst = pinstance;
5130 list_add_tail(&cmdp->free_list, &pinstance->free_cmd_pool);
5131 }
5132
5133 return 0;
5134}
5135
5136/**
5137 * pmcraid_reinit_buffers - resets various buffer pointers
5138 * @pinstance: pointer to adapter instance
5139 * Return value
c20c4267 5140 * none
89a36810
AR
5141 */
5142static void pmcraid_reinit_buffers(struct pmcraid_instance *pinstance)
5143{
5144 int i;
5145 int buffer_size = HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD;
5146
5147 for (i = 0; i < pinstance->num_hrrq; i++) {
5148 memset(pinstance->hrrq_start[i], 0, buffer_size);
5149 pinstance->hrrq_curr[i] = pinstance->hrrq_start[i];
5150 pinstance->hrrq_end[i] =
5151 pinstance->hrrq_start[i] + PMCRAID_MAX_CMD - 1;
5152 pinstance->host_toggle_bit[i] = 1;
5153 }
5154}
5155
5156/**
5157 * pmcraid_init_instance - initialize per instance data structure
5158 * @pdev: pointer to pci device structure
5159 * @host: pointer to Scsi_Host structure
5160 * @mapped_pci_addr: memory mapped IOA configuration registers
5161 *
5162 * Return Value
5163 * 0 on success, non-zero in case of any failure
5164 */
6f039790
GKH
5165static int pmcraid_init_instance(struct pci_dev *pdev, struct Scsi_Host *host,
5166 void __iomem *mapped_pci_addr)
89a36810
AR
5167{
5168 struct pmcraid_instance *pinstance =
5169 (struct pmcraid_instance *)host->hostdata;
5170
5171 pinstance->host = host;
5172 pinstance->pdev = pdev;
5173
5174 /* Initialize register addresses */
5175 pinstance->mapped_dma_addr = mapped_pci_addr;
5176
5177 /* Initialize chip-specific details */
5178 {
5179 struct pmcraid_chip_details *chip_cfg = pinstance->chip_cfg;
5180 struct pmcraid_interrupts *pint_regs = &pinstance->int_regs;
5181
5182 pinstance->ioarrin = mapped_pci_addr + chip_cfg->ioarrin;
5183
5184 pint_regs->ioa_host_interrupt_reg =
5185 mapped_pci_addr + chip_cfg->ioa_host_intr;
5186 pint_regs->ioa_host_interrupt_clr_reg =
5187 mapped_pci_addr + chip_cfg->ioa_host_intr_clr;
c20c4267
AR
5188 pint_regs->ioa_host_msix_interrupt_reg =
5189 mapped_pci_addr + chip_cfg->ioa_host_msix_intr;
89a36810
AR
5190 pint_regs->host_ioa_interrupt_reg =
5191 mapped_pci_addr + chip_cfg->host_ioa_intr;
5192 pint_regs->host_ioa_interrupt_clr_reg =
5193 mapped_pci_addr + chip_cfg->host_ioa_intr_clr;
5194
5195 /* Current version of firmware exposes interrupt mask set
5196 * and mask clr registers through memory mapped bar0.
5197 */
5198 pinstance->mailbox = mapped_pci_addr + chip_cfg->mailbox;
5199 pinstance->ioa_status = mapped_pci_addr + chip_cfg->ioastatus;
5200 pint_regs->ioa_host_interrupt_mask_reg =
5201 mapped_pci_addr + chip_cfg->ioa_host_mask;
5202 pint_regs->ioa_host_interrupt_mask_clr_reg =
5203 mapped_pci_addr + chip_cfg->ioa_host_mask_clr;
5204 pint_regs->global_interrupt_mask_reg =
5205 mapped_pci_addr + chip_cfg->global_intr_mask;
5206 };
5207
5208 pinstance->ioa_reset_attempts = 0;
5209 init_waitqueue_head(&pinstance->reset_wait_q);
5210
5211 atomic_set(&pinstance->outstanding_cmds, 0);
c20c4267 5212 atomic_set(&pinstance->last_message_id, 0);
89a36810
AR
5213 atomic_set(&pinstance->expose_resources, 0);
5214
5215 INIT_LIST_HEAD(&pinstance->free_res_q);
5216 INIT_LIST_HEAD(&pinstance->used_res_q);
5217 INIT_LIST_HEAD(&pinstance->free_cmd_pool);
5218 INIT_LIST_HEAD(&pinstance->pending_cmd_pool);
5219
5220 spin_lock_init(&pinstance->free_pool_lock);
5221 spin_lock_init(&pinstance->pending_pool_lock);
5222 spin_lock_init(&pinstance->resource_lock);
5223 mutex_init(&pinstance->aen_queue_lock);
5224
5225 /* Work-queue (Shared) for deferred processing error handling */
5226 INIT_WORK(&pinstance->worker_q, pmcraid_worker_function);
5227
5228 /* Initialize the default log_level */
5229 pinstance->current_log_level = pmcraid_log_level;
5230
5231 /* Setup variables required for reset engine */
5232 pinstance->ioa_state = IOA_STATE_UNKNOWN;
5233 pinstance->reset_cmd = NULL;
5234 return 0;
5235}
5236
89a36810
AR
5237/**
5238 * pmcraid_shutdown - shutdown adapter controller.
5239 * @pdev: pci device struct
5240 *
5241 * Issues an adapter shutdown to the card waits for its completion
5242 *
5243 * Return value
5244 * none
5245 */
5246static void pmcraid_shutdown(struct pci_dev *pdev)
5247{
5248 struct pmcraid_instance *pinstance = pci_get_drvdata(pdev);
5249 pmcraid_reset_bringdown(pinstance);
5250}
5251
5252
5253/**
5254 * pmcraid_get_minor - returns unused minor number from minor number bitmap
5255 */
5256static unsigned short pmcraid_get_minor(void)
5257{
5258 int minor;
5259
5260 minor = find_first_zero_bit(pmcraid_minor, sizeof(pmcraid_minor));
5261 __set_bit(minor, pmcraid_minor);
5262 return minor;
5263}
5264
5265/**
5266 * pmcraid_release_minor - releases given minor back to minor number bitmap
5267 */
5268static void pmcraid_release_minor(unsigned short minor)
5269{
5270 __clear_bit(minor, pmcraid_minor);
5271}
5272
5273/**
5274 * pmcraid_setup_chrdev - allocates a minor number and registers a char device
5275 *
5276 * @pinstance: pointer to adapter instance for which to register device
5277 *
5278 * Return value
5279 * 0 in case of success, otherwise non-zero
5280 */
5281static int pmcraid_setup_chrdev(struct pmcraid_instance *pinstance)
5282{
5283 int minor;
5284 int error;
5285
5286 minor = pmcraid_get_minor();
5287 cdev_init(&pinstance->cdev, &pmcraid_fops);
5288 pinstance->cdev.owner = THIS_MODULE;
5289
5290 error = cdev_add(&pinstance->cdev, MKDEV(pmcraid_major, minor), 1);
5291
5292 if (error)
5293 pmcraid_release_minor(minor);
5294 else
5295 device_create(pmcraid_class, NULL, MKDEV(pmcraid_major, minor),
c20c4267 5296 NULL, "%s%u", PMCRAID_DEVFILE, minor);
89a36810
AR
5297 return error;
5298}
5299
5300/**
5301 * pmcraid_release_chrdev - unregisters per-adapter management interface
5302 *
5303 * @pinstance: pointer to adapter instance structure
5304 *
5305 * Return value
5306 * none
5307 */
5308static void pmcraid_release_chrdev(struct pmcraid_instance *pinstance)
5309{
5310 pmcraid_release_minor(MINOR(pinstance->cdev.dev));
5311 device_destroy(pmcraid_class,
5312 MKDEV(pmcraid_major, MINOR(pinstance->cdev.dev)));
5313 cdev_del(&pinstance->cdev);
5314}
5315
5316/**
5317 * pmcraid_remove - IOA hot plug remove entry point
5318 * @pdev: pci device struct
5319 *
5320 * Return value
5321 * none
5322 */
6f039790 5323static void pmcraid_remove(struct pci_dev *pdev)
89a36810
AR
5324{
5325 struct pmcraid_instance *pinstance = pci_get_drvdata(pdev);
5326
5327 /* remove the management interface (/dev file) for this device */
5328 pmcraid_release_chrdev(pinstance);
5329
5330 /* remove host template from scsi midlayer */
5331 scsi_remove_host(pinstance->host);
5332
5333 /* block requests from mid-layer */
5334 scsi_block_requests(pinstance->host);
5335
5336 /* initiate shutdown adapter */
5337 pmcraid_shutdown(pdev);
5338
5339 pmcraid_disable_interrupts(pinstance, ~0);
43829731 5340 flush_work(&pinstance->worker_q);
89a36810
AR
5341
5342 pmcraid_kill_tasklets(pinstance);
5343 pmcraid_unregister_interrupt_handler(pinstance);
5344 pmcraid_release_buffers(pinstance);
5345 iounmap(pinstance->mapped_dma_addr);
5346 pci_release_regions(pdev);
5347 scsi_host_put(pinstance->host);
5348 pci_disable_device(pdev);
5349
5350 return;
5351}
5352
5353#ifdef CONFIG_PM
5354/**
5355 * pmcraid_suspend - driver suspend entry point for power management
5356 * @pdev: PCI device structure
5357 * @state: PCI power state to suspend routine
5358 *
5359 * Return Value - 0 always
5360 */
5361static int pmcraid_suspend(struct pci_dev *pdev, pm_message_t state)
5362{
5363 struct pmcraid_instance *pinstance = pci_get_drvdata(pdev);
5364
5365 pmcraid_shutdown(pdev);
5366 pmcraid_disable_interrupts(pinstance, ~0);
5367 pmcraid_kill_tasklets(pinstance);
5368 pci_set_drvdata(pinstance->pdev, pinstance);
5369 pmcraid_unregister_interrupt_handler(pinstance);
5370 pci_save_state(pdev);
5371 pci_disable_device(pdev);
5372 pci_set_power_state(pdev, pci_choose_state(pdev, state));
5373
5374 return 0;
5375}
5376
5377/**
5378 * pmcraid_resume - driver resume entry point PCI power management
5379 * @pdev: PCI device structure
5380 *
5381 * Return Value - 0 in case of success. Error code in case of any failure
5382 */
5383static int pmcraid_resume(struct pci_dev *pdev)
5384{
5385 struct pmcraid_instance *pinstance = pci_get_drvdata(pdev);
5386 struct Scsi_Host *host = pinstance->host;
5387 int rc;
89a36810
AR
5388
5389 pci_set_power_state(pdev, PCI_D0);
5390 pci_enable_wake(pdev, PCI_D0, 0);
5391 pci_restore_state(pdev);
5392
5393 rc = pci_enable_device(pdev);
5394
5395 if (rc) {
34876402 5396 dev_err(&pdev->dev, "resume: Enable device failed\n");
89a36810
AR
5397 return rc;
5398 }
5399
5400 pci_set_master(pdev);
5401
5402 if ((sizeof(dma_addr_t) == 4) ||
5403 pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
5404 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
5405
5406 if (rc == 0)
5407 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
5408
5409 if (rc != 0) {
34876402 5410 dev_err(&pdev->dev, "resume: Failed to set PCI DMA mask\n");
89a36810
AR
5411 goto disable_device;
5412 }
5413
c20c4267 5414 pmcraid_disable_interrupts(pinstance, ~0);
89a36810 5415 atomic_set(&pinstance->outstanding_cmds, 0);
89a36810
AR
5416 rc = pmcraid_register_interrupt_handler(pinstance);
5417
5418 if (rc) {
34876402
AR
5419 dev_err(&pdev->dev,
5420 "resume: couldn't register interrupt handlers\n");
89a36810
AR
5421 rc = -ENODEV;
5422 goto release_host;
5423 }
5424
5425 pmcraid_init_tasklets(pinstance);
5426 pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS);
5427
5428 /* Start with hard reset sequence which brings up IOA to operational
5429 * state as well as completes the reset sequence.
5430 */
5431 pinstance->ioa_hard_reset = 1;
5432
5433 /* Start IOA firmware initialization and bring card to Operational
5434 * state.
5435 */
5436 if (pmcraid_reset_bringup(pinstance)) {
c20c4267 5437 dev_err(&pdev->dev, "couldn't initialize IOA\n");
89a36810
AR
5438 rc = -ENODEV;
5439 goto release_tasklets;
5440 }
5441
5442 return 0;
5443
5444release_tasklets:
c20c4267 5445 pmcraid_disable_interrupts(pinstance, ~0);
89a36810
AR
5446 pmcraid_kill_tasklets(pinstance);
5447 pmcraid_unregister_interrupt_handler(pinstance);
5448
5449release_host:
5450 scsi_host_put(host);
5451
5452disable_device:
5453 pci_disable_device(pdev);
5454
5455 return rc;
5456}
5457
5458#else
5459
5460#define pmcraid_suspend NULL
5461#define pmcraid_resume NULL
5462
5463#endif /* CONFIG_PM */
5464
5465/**
5466 * pmcraid_complete_ioa_reset - Called by either timer or tasklet during
c20c4267 5467 * completion of the ioa reset
89a36810
AR
5468 * @cmd: pointer to reset command block
5469 */
5470static void pmcraid_complete_ioa_reset(struct pmcraid_cmd *cmd)
5471{
5472 struct pmcraid_instance *pinstance = cmd->drv_inst;
5473 unsigned long flags;
5474
5475 spin_lock_irqsave(pinstance->host->host_lock, flags);
5476 pmcraid_ioa_reset(cmd);
5477 spin_unlock_irqrestore(pinstance->host->host_lock, flags);
5478 scsi_unblock_requests(pinstance->host);
5479 schedule_work(&pinstance->worker_q);
5480}
5481
5482/**
5483 * pmcraid_set_supported_devs - sends SET SUPPORTED DEVICES to IOAFP
5484 *
5485 * @cmd: pointer to pmcraid_cmd structure
5486 *
5487 * Return Value
5488 * 0 for success or non-zero for failure cases
5489 */
5490static void pmcraid_set_supported_devs(struct pmcraid_cmd *cmd)
5491{
5492 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
5493 void (*cmd_done) (struct pmcraid_cmd *) = pmcraid_complete_ioa_reset;
5494
5495 pmcraid_reinit_cmdblk(cmd);
5496
5497 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
5498 ioarcb->request_type = REQ_TYPE_IOACMD;
5499 ioarcb->cdb[0] = PMCRAID_SET_SUPPORTED_DEVICES;
5500 ioarcb->cdb[1] = ALL_DEVICES_SUPPORTED;
5501
5502 /* If this was called as part of resource table reinitialization due to
5503 * lost CCN, it is enough to return the command block back to free pool
5504 * as part of set_supported_devs completion function.
5505 */
5506 if (cmd->drv_inst->reinit_cfg_table) {
5507 cmd->drv_inst->reinit_cfg_table = 0;
5508 cmd->release = 1;
5509 cmd_done = pmcraid_reinit_cfgtable_done;
5510 }
5511
5512 /* we will be done with the reset sequence after set supported devices,
5513 * setup the done function to return the command block back to free
5514 * pool
5515 */
5516 pmcraid_send_cmd(cmd,
5517 cmd_done,
5518 PMCRAID_SET_SUP_DEV_TIMEOUT,
5519 pmcraid_timeout_handler);
5520 return;
5521}
5522
592488a3
AR
5523/**
5524 * pmcraid_set_timestamp - set the timestamp to IOAFP
5525 *
5526 * @cmd: pointer to pmcraid_cmd structure
5527 *
5528 * Return Value
5529 * 0 for success or non-zero for failure cases
5530 */
5531static void pmcraid_set_timestamp(struct pmcraid_cmd *cmd)
5532{
5533 struct pmcraid_instance *pinstance = cmd->drv_inst;
5534 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
5535 __be32 time_stamp_len = cpu_to_be32(PMCRAID_TIMESTAMP_LEN);
5536 struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl;
5537
592488a3
AR
5538 __le64 timestamp;
5539
9c9bd593 5540 timestamp = ktime_get_real_seconds() * 1000;
592488a3
AR
5541
5542 pinstance->timestamp_data->timestamp[0] = (__u8)(timestamp);
5543 pinstance->timestamp_data->timestamp[1] = (__u8)((timestamp) >> 8);
5544 pinstance->timestamp_data->timestamp[2] = (__u8)((timestamp) >> 16);
5545 pinstance->timestamp_data->timestamp[3] = (__u8)((timestamp) >> 24);
5546 pinstance->timestamp_data->timestamp[4] = (__u8)((timestamp) >> 32);
5547 pinstance->timestamp_data->timestamp[5] = (__u8)((timestamp) >> 40);
5548
5549 pmcraid_reinit_cmdblk(cmd);
5550 ioarcb->request_type = REQ_TYPE_SCSI;
5551 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
5552 ioarcb->cdb[0] = PMCRAID_SCSI_SET_TIMESTAMP;
5553 ioarcb->cdb[1] = PMCRAID_SCSI_SERVICE_ACTION;
5554 memcpy(&(ioarcb->cdb[6]), &time_stamp_len, sizeof(time_stamp_len));
5555
5556 ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) +
5557 offsetof(struct pmcraid_ioarcb,
5558 add_data.u.ioadl[0]));
5559 ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc));
5560 ioarcb->ioarcb_bus_addr &= ~(0x1FULL);
5561
5562 ioarcb->request_flags0 |= NO_LINK_DESCS;
5563 ioarcb->request_flags0 |= TRANSFER_DIR_WRITE;
5564 ioarcb->data_transfer_length =
5565 cpu_to_le32(sizeof(struct pmcraid_timestamp_data));
5566 ioadl = &(ioarcb->add_data.u.ioadl[0]);
5567 ioadl->flags = IOADL_FLAGS_LAST_DESC;
5568 ioadl->address = cpu_to_le64(pinstance->timestamp_data_baddr);
5569 ioadl->data_len = cpu_to_le32(sizeof(struct pmcraid_timestamp_data));
5570
5571 if (!pinstance->timestamp_error) {
5572 pinstance->timestamp_error = 0;
5573 pmcraid_send_cmd(cmd, pmcraid_set_supported_devs,
5574 PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler);
5575 } else {
5576 pmcraid_send_cmd(cmd, pmcraid_return_cmd,
5577 PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler);
5578 return;
5579 }
5580}
5581
5582
89a36810
AR
5583/**
5584 * pmcraid_init_res_table - Initialize the resource table
5585 * @cmd: pointer to pmcraid command struct
5586 *
5587 * This function looks through the existing resource table, comparing
5588 * it with the config table. This function will take care of old/new
5589 * devices and schedule adding/removing them from the mid-layer
5590 * as appropriate.
5591 *
5592 * Return value
5593 * None
5594 */
5595static void pmcraid_init_res_table(struct pmcraid_cmd *cmd)
5596{
5597 struct pmcraid_instance *pinstance = cmd->drv_inst;
5598 struct pmcraid_resource_entry *res, *temp;
5599 struct pmcraid_config_table_entry *cfgte;
5600 unsigned long lock_flags;
5601 int found, rc, i;
c20c4267 5602 u16 fw_version;
89a36810
AR
5603 LIST_HEAD(old_res);
5604
5605 if (pinstance->cfg_table->flags & MICROCODE_UPDATE_REQUIRED)
34876402 5606 pmcraid_err("IOA requires microcode download\n");
89a36810 5607
c20c4267
AR
5608 fw_version = be16_to_cpu(pinstance->inq_data->fw_version);
5609
89a36810
AR
5610 /* resource list is protected by pinstance->resource_lock.
5611 * init_res_table can be called from probe (user-thread) or runtime
5612 * reset (timer/tasklet)
5613 */
5614 spin_lock_irqsave(&pinstance->resource_lock, lock_flags);
5615
5616 list_for_each_entry_safe(res, temp, &pinstance->used_res_q, queue)
5617 list_move_tail(&res->queue, &old_res);
5618
5619 for (i = 0; i < pinstance->cfg_table->num_entries; i++) {
c20c4267
AR
5620 if (be16_to_cpu(pinstance->inq_data->fw_version) <=
5621 PMCRAID_FW_VERSION_1)
5622 cfgte = &pinstance->cfg_table->entries[i];
5623 else
5624 cfgte = (struct pmcraid_config_table_entry *)
5625 &pinstance->cfg_table->entries_ext[i];
89a36810 5626
c20c4267 5627 if (!pmcraid_expose_resource(fw_version, cfgte))
89a36810
AR
5628 continue;
5629
5630 found = 0;
5631
5632 /* If this entry was already detected and initialized */
5633 list_for_each_entry_safe(res, temp, &old_res, queue) {
5634
5635 rc = memcmp(&res->cfg_entry.resource_address,
5636 &cfgte->resource_address,
5637 sizeof(cfgte->resource_address));
5638 if (!rc) {
5639 list_move_tail(&res->queue,
5640 &pinstance->used_res_q);
5641 found = 1;
5642 break;
5643 }
5644 }
5645
5646 /* If this is new entry, initialize it and add it the queue */
5647 if (!found) {
5648
5649 if (list_empty(&pinstance->free_res_q)) {
34876402 5650 pmcraid_err("Too many devices attached\n");
89a36810
AR
5651 break;
5652 }
5653
5654 found = 1;
5655 res = list_entry(pinstance->free_res_q.next,
5656 struct pmcraid_resource_entry, queue);
5657
5658 res->scsi_dev = NULL;
5659 res->change_detected = RES_CHANGE_ADD;
5660 res->reset_progress = 0;
5661 list_move_tail(&res->queue, &pinstance->used_res_q);
5662 }
5663
5664 /* copy new configuration table entry details into driver
5665 * maintained resource entry
5666 */
5667 if (found) {
5668 memcpy(&res->cfg_entry, cfgte,
c20c4267 5669 pinstance->config_table_entry_size);
89a36810
AR
5670 pmcraid_info("New res type:%x, vset:%x, addr:%x:\n",
5671 res->cfg_entry.resource_type,
c20c4267
AR
5672 (fw_version <= PMCRAID_FW_VERSION_1 ?
5673 res->cfg_entry.unique_flags1 :
5674 res->cfg_entry.array_id & 0xFF),
89a36810
AR
5675 le32_to_cpu(res->cfg_entry.resource_address));
5676 }
5677 }
5678
5679 /* Detect any deleted entries, mark them for deletion from mid-layer */
5680 list_for_each_entry_safe(res, temp, &old_res, queue) {
5681
5682 if (res->scsi_dev) {
5683 res->change_detected = RES_CHANGE_DEL;
5684 res->cfg_entry.resource_handle =
5685 PMCRAID_INVALID_RES_HANDLE;
5686 list_move_tail(&res->queue, &pinstance->used_res_q);
5687 } else {
5688 list_move_tail(&res->queue, &pinstance->free_res_q);
5689 }
5690 }
5691
5692 /* release the resource list lock */
5693 spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags);
592488a3 5694 pmcraid_set_timestamp(cmd);
89a36810
AR
5695}
5696
5697/**
5698 * pmcraid_querycfg - Send a Query IOA Config to the adapter.
5699 * @cmd: pointer pmcraid_cmd struct
5700 *
5701 * This function sends a Query IOA Configuration command to the adapter to
5702 * retrieve the IOA configuration table.
5703 *
5704 * Return value:
5705 * none
5706 */
5707static void pmcraid_querycfg(struct pmcraid_cmd *cmd)
5708{
5709 struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb;
5710 struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl;
5711 struct pmcraid_instance *pinstance = cmd->drv_inst;
5712 int cfg_table_size = cpu_to_be32(sizeof(struct pmcraid_config_table));
5713
c20c4267
AR
5714 if (be16_to_cpu(pinstance->inq_data->fw_version) <=
5715 PMCRAID_FW_VERSION_1)
5716 pinstance->config_table_entry_size =
5717 sizeof(struct pmcraid_config_table_entry);
5718 else
5719 pinstance->config_table_entry_size =
5720 sizeof(struct pmcraid_config_table_entry_ext);
5721
89a36810
AR
5722 ioarcb->request_type = REQ_TYPE_IOACMD;
5723 ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE);
5724
5725 ioarcb->cdb[0] = PMCRAID_QUERY_IOA_CONFIG;
5726
5727 /* firmware requires 4-byte length field, specified in B.E format */
5728 memcpy(&(ioarcb->cdb[10]), &cfg_table_size, sizeof(cfg_table_size));
5729
5730 /* Since entire config table can be described by single IOADL, it can
5731 * be part of IOARCB itself
5732 */
5733 ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) +
5734 offsetof(struct pmcraid_ioarcb,
5735 add_data.u.ioadl[0]));
5736 ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc));
5737 ioarcb->ioarcb_bus_addr &= ~(0x1FULL);
5738
5739 ioarcb->request_flags0 |= NO_LINK_DESCS;
5740 ioarcb->data_transfer_length =
5741 cpu_to_le32(sizeof(struct pmcraid_config_table));
5742
5743 ioadl = &(ioarcb->add_data.u.ioadl[0]);
88197966 5744 ioadl->flags = IOADL_FLAGS_LAST_DESC;
89a36810
AR
5745 ioadl->address = cpu_to_le64(pinstance->cfg_table_bus_addr);
5746 ioadl->data_len = cpu_to_le32(sizeof(struct pmcraid_config_table));
5747
5748 pmcraid_send_cmd(cmd, pmcraid_init_res_table,
5749 PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler);
5750}
5751
5752
5753/**
c20c4267 5754 * pmcraid_probe - PCI probe entry pointer for PMC MaxRAID controller driver
89a36810
AR
5755 * @pdev: pointer to pci device structure
5756 * @dev_id: pointer to device ids structure
5757 *
5758 * Return Value
5759 * returns 0 if the device is claimed and successfully configured.
5760 * returns non-zero error code in case of any failure
5761 */
6f039790
GKH
5762static int pmcraid_probe(struct pci_dev *pdev,
5763 const struct pci_device_id *dev_id)
89a36810
AR
5764{
5765 struct pmcraid_instance *pinstance;
5766 struct Scsi_Host *host;
5767 void __iomem *mapped_pci_addr;
5768 int rc = PCIBIOS_SUCCESSFUL;
5769
5770 if (atomic_read(&pmcraid_adapter_count) >= PMCRAID_MAX_ADAPTERS) {
5771 pmcraid_err
5772 ("maximum number(%d) of supported adapters reached\n",
5773 atomic_read(&pmcraid_adapter_count));
5774 return -ENOMEM;
5775 }
5776
5777 atomic_inc(&pmcraid_adapter_count);
5778 rc = pci_enable_device(pdev);
5779
5780 if (rc) {
5781 dev_err(&pdev->dev, "Cannot enable adapter\n");
5782 atomic_dec(&pmcraid_adapter_count);
5783 return rc;
5784 }
5785
5786 dev_info(&pdev->dev,
5787 "Found new IOA(%x:%x), Total IOA count: %d\n",
5788 pdev->vendor, pdev->device,
5789 atomic_read(&pmcraid_adapter_count));
5790
5791 rc = pci_request_regions(pdev, PMCRAID_DRIVER_NAME);
5792
5793 if (rc < 0) {
5794 dev_err(&pdev->dev,
5795 "Couldn't register memory range of registers\n");
5796 goto out_disable_device;
5797 }
5798
5799 mapped_pci_addr = pci_iomap(pdev, 0, 0);
5800
5801 if (!mapped_pci_addr) {
5802 dev_err(&pdev->dev, "Couldn't map PCI registers memory\n");
5803 rc = -ENOMEM;
5804 goto out_release_regions;
5805 }
5806
5807 pci_set_master(pdev);
5808
5809 /* Firmware requires the system bus address of IOARCB to be within
5810 * 32-bit addressable range though it has 64-bit IOARRIN register.
5811 * However, firmware supports 64-bit streaming DMA buffers, whereas
5812 * coherent buffers are to be 32-bit. Since pci_alloc_consistent always
5813 * returns memory within 4GB (if not, change this logic), coherent
25985edc 5814 * buffers are within firmware acceptable address ranges.
89a36810
AR
5815 */
5816 if ((sizeof(dma_addr_t) == 4) ||
5817 pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
5818 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
5819
5820 /* firmware expects 32-bit DMA addresses for IOARRIN register; set 32
5821 * bit mask for pci_alloc_consistent to return addresses within 4GB
5822 */
5823 if (rc == 0)
5824 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
5825
5826 if (rc != 0) {
5827 dev_err(&pdev->dev, "Failed to set PCI DMA mask\n");
5828 goto cleanup_nomem;
5829 }
5830
5831 host = scsi_host_alloc(&pmcraid_host_template,
5832 sizeof(struct pmcraid_instance));
5833
5834 if (!host) {
5835 dev_err(&pdev->dev, "scsi_host_alloc failed!\n");
5836 rc = -ENOMEM;
5837 goto cleanup_nomem;
5838 }
5839
5840 host->max_id = PMCRAID_MAX_NUM_TARGETS_PER_BUS;
5841 host->max_lun = PMCRAID_MAX_NUM_LUNS_PER_TARGET;
5842 host->unique_id = host->host_no;
5843 host->max_channel = PMCRAID_MAX_BUS_TO_SCAN;
5844 host->max_cmd_len = PMCRAID_MAX_CDB_LEN;
5845
5846 /* zero out entire instance structure */
5847 pinstance = (struct pmcraid_instance *)host->hostdata;
5848 memset(pinstance, 0, sizeof(*pinstance));
5849
5850 pinstance->chip_cfg =
5851 (struct pmcraid_chip_details *)(dev_id->driver_data);
5852
5853 rc = pmcraid_init_instance(pdev, host, mapped_pci_addr);
5854
5855 if (rc < 0) {
5856 dev_err(&pdev->dev, "failed to initialize adapter instance\n");
5857 goto out_scsi_host_put;
5858 }
5859
5860 pci_set_drvdata(pdev, pinstance);
5861
5862 /* Save PCI config-space for use following the reset */
5863 rc = pci_save_state(pinstance->pdev);
5864
5865 if (rc != 0) {
5866 dev_err(&pdev->dev, "Failed to save PCI config space\n");
5867 goto out_scsi_host_put;
5868 }
5869
5870 pmcraid_disable_interrupts(pinstance, ~0);
5871
5872 rc = pmcraid_register_interrupt_handler(pinstance);
5873
5874 if (rc) {
34876402 5875 dev_err(&pdev->dev, "couldn't register interrupt handler\n");
89a36810
AR
5876 goto out_scsi_host_put;
5877 }
5878
5879 pmcraid_init_tasklets(pinstance);
5880
5881 /* allocate verious buffers used by LLD.*/
5882 rc = pmcraid_init_buffers(pinstance);
5883
5884 if (rc) {
5885 pmcraid_err("couldn't allocate memory blocks\n");
5886 goto out_unregister_isr;
5887 }
5888
5889 /* check the reset type required */
5890 pmcraid_reset_type(pinstance);
5891
5892 pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS);
5893
5894 /* Start IOA firmware initialization and bring card to Operational
5895 * state.
5896 */
5897 pmcraid_info("starting IOA initialization sequence\n");
5898 if (pmcraid_reset_bringup(pinstance)) {
c20c4267 5899 dev_err(&pdev->dev, "couldn't initialize IOA\n");
89a36810
AR
5900 rc = 1;
5901 goto out_release_bufs;
5902 }
5903
5904 /* Add adapter instance into mid-layer list */
5905 rc = scsi_add_host(pinstance->host, &pdev->dev);
5906 if (rc != 0) {
5907 pmcraid_err("couldn't add host into mid-layer: %d\n", rc);
5908 goto out_release_bufs;
5909 }
5910
5911 scsi_scan_host(pinstance->host);
5912
5913 rc = pmcraid_setup_chrdev(pinstance);
5914
5915 if (rc != 0) {
5916 pmcraid_err("couldn't create mgmt interface, error: %x\n",
5917 rc);
5918 goto out_remove_host;
5919 }
5920
5921 /* Schedule worker thread to handle CCN and take care of adding and
5922 * removing devices to OS
5923 */
5924 atomic_set(&pinstance->expose_resources, 1);
5925 schedule_work(&pinstance->worker_q);
5926 return rc;
5927
5928out_remove_host:
5929 scsi_remove_host(host);
5930
5931out_release_bufs:
5932 pmcraid_release_buffers(pinstance);
5933
5934out_unregister_isr:
5935 pmcraid_kill_tasklets(pinstance);
5936 pmcraid_unregister_interrupt_handler(pinstance);
5937
5938out_scsi_host_put:
5939 scsi_host_put(host);
5940
5941cleanup_nomem:
5942 iounmap(mapped_pci_addr);
5943
5944out_release_regions:
5945 pci_release_regions(pdev);
5946
5947out_disable_device:
5948 atomic_dec(&pmcraid_adapter_count);
89a36810
AR
5949 pci_disable_device(pdev);
5950 return -ENODEV;
5951}
5952
5953/*
5954 * PCI driver structure of pcmraid driver
5955 */
5956static struct pci_driver pmcraid_driver = {
5957 .name = PMCRAID_DRIVER_NAME,
5958 .id_table = pmcraid_pci_table,
5959 .probe = pmcraid_probe,
5960 .remove = pmcraid_remove,
5961 .suspend = pmcraid_suspend,
5962 .resume = pmcraid_resume,
5963 .shutdown = pmcraid_shutdown
5964};
5965
89a36810
AR
5966/**
5967 * pmcraid_init - module load entry point
5968 */
5969static int __init pmcraid_init(void)
5970{
5971 dev_t dev;
5972 int error;
5973
a1b66665
MM
5974 pmcraid_info("%s Device Driver version: %s\n",
5975 PMCRAID_DRIVER_NAME, PMCRAID_DRIVER_VERSION);
89a36810
AR
5976
5977 error = alloc_chrdev_region(&dev, 0,
5978 PMCRAID_MAX_ADAPTERS,
5979 PMCRAID_DEVFILE);
5980
5981 if (error) {
5982 pmcraid_err("failed to get a major number for adapters\n");
5983 goto out_init;
5984 }
5985
5986 pmcraid_major = MAJOR(dev);
5987 pmcraid_class = class_create(THIS_MODULE, PMCRAID_DEVFILE);
5988
5989 if (IS_ERR(pmcraid_class)) {
5990 error = PTR_ERR(pmcraid_class);
278cee05 5991 pmcraid_err("failed to register with sysfs, error = %x\n",
89a36810
AR
5992 error);
5993 goto out_unreg_chrdev;
5994 }
5995
89a36810
AR
5996 error = pmcraid_netlink_init();
5997
2d76a247
QL
5998 if (error) {
5999 class_destroy(pmcraid_class);
89a36810 6000 goto out_unreg_chrdev;
2d76a247 6001 }
89a36810
AR
6002
6003 error = pci_register_driver(&pmcraid_driver);
6004
6005 if (error == 0)
6006 goto out_init;
6007
6008 pmcraid_err("failed to register pmcraid driver, error = %x\n",
6009 error);
6010 class_destroy(pmcraid_class);
6011 pmcraid_netlink_release();
6012
6013out_unreg_chrdev:
6014 unregister_chrdev_region(MKDEV(pmcraid_major, 0), PMCRAID_MAX_ADAPTERS);
34876402 6015
89a36810
AR
6016out_init:
6017 return error;
6018}
6019
6020/**
6021 * pmcraid_exit - module unload entry point
6022 */
6023static void __exit pmcraid_exit(void)
6024{
6025 pmcraid_netlink_release();
89a36810
AR
6026 unregister_chrdev_region(MKDEV(pmcraid_major, 0),
6027 PMCRAID_MAX_ADAPTERS);
6028 pci_unregister_driver(&pmcraid_driver);
592488a3 6029 class_destroy(pmcraid_class);
89a36810
AR
6030}
6031
6032module_init(pmcraid_init);
6033module_exit(pmcraid_exit);