]>
Commit | Line | Data |
---|---|---|
fa90c54f AV |
1 | /* |
2 | * QLogic Fibre Channel HBA Driver | |
bd21eaf9 | 3 | * Copyright (c) 2003-2014 QLogic Corporation |
fa90c54f AV |
4 | * |
5 | * See LICENSE.qla2xxx for copyright and licensing details. | |
6 | */ | |
1da177e4 LT |
7 | #ifndef __QLA_DEF_H |
8 | #define __QLA_DEF_H | |
9 | ||
10 | #include <linux/kernel.h> | |
11 | #include <linux/init.h> | |
12 | #include <linux/types.h> | |
13 | #include <linux/module.h> | |
14 | #include <linux/list.h> | |
15 | #include <linux/pci.h> | |
16 | #include <linux/dma-mapping.h> | |
17 | #include <linux/sched.h> | |
18 | #include <linux/slab.h> | |
19 | #include <linux/dmapool.h> | |
20 | #include <linux/mempool.h> | |
21 | #include <linux/spinlock.h> | |
22 | #include <linux/completion.h> | |
abbd8870 | 23 | #include <linux/interrupt.h> |
19a7b4ae | 24 | #include <linux/workqueue.h> |
5433383e | 25 | #include <linux/firmware.h> |
14e660e6 | 26 | #include <linux/aer.h> |
4d4df193 | 27 | #include <linux/mutex.h> |
482c9dc7 | 28 | #include <linux/btree.h> |
1da177e4 LT |
29 | |
30 | #include <scsi/scsi.h> | |
31 | #include <scsi/scsi_host.h> | |
32 | #include <scsi/scsi_device.h> | |
33 | #include <scsi/scsi_cmnd.h> | |
392e2f65 | 34 | #include <scsi/scsi_transport_fc.h> |
9a069e19 | 35 | #include <scsi/scsi_bsg_fc.h> |
1da177e4 | 36 | |
6e98016c | 37 | #include "qla_bsg.h" |
a9083016 | 38 | #include "qla_nx.h" |
7ec0effd | 39 | #include "qla_nx2.h" |
e84067d7 | 40 | #include "qla_nvme.h" |
6a03b4cd HZ |
41 | #define QLA2XXX_DRIVER_NAME "qla2xxx" |
42 | #define QLA2XXX_APIDEV "ql2xapidev" | |
f24b697b | 43 | #define QLA2XXX_MANUFACTURER "QLogic Corporation" |
cb63067a | 44 | |
1da177e4 LT |
45 | /* |
46 | * We have MAILBOX_REGISTER_COUNT sized arrays in a few places, | |
47 | * but that's fine as we don't look at the last 24 ones for | |
48 | * ISP2100 HBAs. | |
49 | */ | |
50 | #define MAILBOX_REGISTER_COUNT_2100 8 | |
67ddda35 | 51 | #define MAILBOX_REGISTER_COUNT_2200 24 |
1da177e4 LT |
52 | #define MAILBOX_REGISTER_COUNT 32 |
53 | ||
54 | #define QLA2200A_RISC_ROM_VER 4 | |
55 | #define FPM_2300 6 | |
56 | #define FPM_2310 7 | |
57 | ||
58 | #include "qla_settings.h" | |
59 | ||
726b8548 QT |
60 | #define MODE_DUAL (MODE_TARGET | MODE_INITIATOR) |
61 | ||
fa2a1ce5 | 62 | /* |
1da177e4 LT |
63 | * Data bit definitions |
64 | */ | |
65 | #define BIT_0 0x1 | |
66 | #define BIT_1 0x2 | |
67 | #define BIT_2 0x4 | |
68 | #define BIT_3 0x8 | |
69 | #define BIT_4 0x10 | |
70 | #define BIT_5 0x20 | |
71 | #define BIT_6 0x40 | |
72 | #define BIT_7 0x80 | |
73 | #define BIT_8 0x100 | |
74 | #define BIT_9 0x200 | |
75 | #define BIT_10 0x400 | |
76 | #define BIT_11 0x800 | |
77 | #define BIT_12 0x1000 | |
78 | #define BIT_13 0x2000 | |
79 | #define BIT_14 0x4000 | |
80 | #define BIT_15 0x8000 | |
81 | #define BIT_16 0x10000 | |
82 | #define BIT_17 0x20000 | |
83 | #define BIT_18 0x40000 | |
84 | #define BIT_19 0x80000 | |
85 | #define BIT_20 0x100000 | |
86 | #define BIT_21 0x200000 | |
87 | #define BIT_22 0x400000 | |
88 | #define BIT_23 0x800000 | |
89 | #define BIT_24 0x1000000 | |
90 | #define BIT_25 0x2000000 | |
91 | #define BIT_26 0x4000000 | |
92 | #define BIT_27 0x8000000 | |
93 | #define BIT_28 0x10000000 | |
94 | #define BIT_29 0x20000000 | |
95 | #define BIT_30 0x40000000 | |
96 | #define BIT_31 0x80000000 | |
97 | ||
98 | #define LSB(x) ((uint8_t)(x)) | |
99 | #define MSB(x) ((uint8_t)((uint16_t)(x) >> 8)) | |
100 | ||
101 | #define LSW(x) ((uint16_t)(x)) | |
102 | #define MSW(x) ((uint16_t)((uint32_t)(x) >> 16)) | |
103 | ||
104 | #define LSD(x) ((uint32_t)((uint64_t)(x))) | |
105 | #define MSD(x) ((uint32_t)((((uint64_t)(x)) >> 16) >> 16)) | |
106 | ||
2afa19a9 | 107 | #define MAKE_HANDLE(x, y) ((uint32_t)((((uint32_t)(x)) << 16) | (uint32_t)(y))) |
1da177e4 LT |
108 | |
109 | /* | |
110 | * I/O register | |
111 | */ | |
112 | ||
113 | #define RD_REG_BYTE(addr) readb(addr) | |
114 | #define RD_REG_WORD(addr) readw(addr) | |
115 | #define RD_REG_DWORD(addr) readl(addr) | |
116 | #define RD_REG_BYTE_RELAXED(addr) readb_relaxed(addr) | |
117 | #define RD_REG_WORD_RELAXED(addr) readw_relaxed(addr) | |
118 | #define RD_REG_DWORD_RELAXED(addr) readl_relaxed(addr) | |
119 | #define WRT_REG_BYTE(addr, data) writeb(data,addr) | |
120 | #define WRT_REG_WORD(addr, data) writew(data,addr) | |
121 | #define WRT_REG_DWORD(addr, data) writel(data,addr) | |
122 | ||
7d613ac6 SV |
123 | /* |
124 | * ISP83XX specific remote register addresses | |
125 | */ | |
126 | #define QLA83XX_LED_PORT0 0x00201320 | |
127 | #define QLA83XX_LED_PORT1 0x00201328 | |
128 | #define QLA83XX_IDC_DEV_STATE 0x22102384 | |
129 | #define QLA83XX_IDC_MAJOR_VERSION 0x22102380 | |
130 | #define QLA83XX_IDC_MINOR_VERSION 0x22102398 | |
131 | #define QLA83XX_IDC_DRV_PRESENCE 0x22102388 | |
132 | #define QLA83XX_IDC_DRIVER_ACK 0x2210238c | |
133 | #define QLA83XX_IDC_CONTROL 0x22102390 | |
134 | #define QLA83XX_IDC_AUDIT 0x22102394 | |
135 | #define QLA83XX_IDC_LOCK_RECOVERY 0x2210239c | |
136 | #define QLA83XX_DRIVER_LOCKID 0x22102104 | |
137 | #define QLA83XX_DRIVER_LOCK 0x8111c028 | |
138 | #define QLA83XX_DRIVER_UNLOCK 0x8111c02c | |
139 | #define QLA83XX_FLASH_LOCKID 0x22102100 | |
140 | #define QLA83XX_FLASH_LOCK 0x8111c010 | |
141 | #define QLA83XX_FLASH_UNLOCK 0x8111c014 | |
142 | #define QLA83XX_DEV_PARTINFO1 0x221023e0 | |
143 | #define QLA83XX_DEV_PARTINFO2 0x221023e4 | |
144 | #define QLA83XX_FW_HEARTBEAT 0x221020b0 | |
145 | #define QLA83XX_PEG_HALT_STATUS1 0x221020a8 | |
146 | #define QLA83XX_PEG_HALT_STATUS2 0x221020ac | |
147 | ||
148 | /* 83XX: Macros defining 8200 AEN Reason codes */ | |
149 | #define IDC_DEVICE_STATE_CHANGE BIT_0 | |
150 | #define IDC_PEG_HALT_STATUS_CHANGE BIT_1 | |
151 | #define IDC_NIC_FW_REPORTED_FAILURE BIT_2 | |
152 | #define IDC_HEARTBEAT_FAILURE BIT_3 | |
153 | ||
154 | /* 83XX: Macros defining 8200 AEN Error-levels */ | |
155 | #define ERR_LEVEL_NON_FATAL 0x1 | |
156 | #define ERR_LEVEL_RECOVERABLE_FATAL 0x2 | |
157 | #define ERR_LEVEL_UNRECOVERABLE_FATAL 0x4 | |
158 | ||
159 | /* 83XX: Macros for IDC Version */ | |
160 | #define QLA83XX_SUPP_IDC_MAJOR_VERSION 0x01 | |
161 | #define QLA83XX_SUPP_IDC_MINOR_VERSION 0x0 | |
162 | ||
163 | /* 83XX: Macros for scheduling dpc tasks */ | |
164 | #define QLA83XX_NIC_CORE_RESET 0x1 | |
165 | #define QLA83XX_IDC_STATE_HANDLER 0x2 | |
166 | #define QLA83XX_NIC_CORE_UNRECOVERABLE 0x3 | |
167 | ||
168 | /* 83XX: Macros for defining IDC-Control bits */ | |
169 | #define QLA83XX_IDC_RESET_DISABLED BIT_0 | |
170 | #define QLA83XX_IDC_GRACEFUL_RESET BIT_1 | |
171 | ||
172 | /* 83XX: Macros for different timeouts */ | |
173 | #define QLA83XX_IDC_INITIALIZATION_TIMEOUT 30 | |
174 | #define QLA83XX_IDC_RESET_ACK_TIMEOUT 10 | |
175 | #define QLA83XX_MAX_LOCK_RECOVERY_WAIT (2 * HZ) | |
176 | ||
177 | /* 83XX: Macros for defining class in DEV-Partition Info register */ | |
178 | #define QLA83XX_CLASS_TYPE_NONE 0x0 | |
179 | #define QLA83XX_CLASS_TYPE_NIC 0x1 | |
180 | #define QLA83XX_CLASS_TYPE_FCOE 0x2 | |
181 | #define QLA83XX_CLASS_TYPE_ISCSI 0x3 | |
182 | ||
183 | /* 83XX: Macros for IDC Lock-Recovery stages */ | |
184 | #define IDC_LOCK_RECOVERY_STAGE1 0x1 /* Stage1: Intent for | |
185 | * lock-recovery | |
186 | */ | |
187 | #define IDC_LOCK_RECOVERY_STAGE2 0x2 /* Stage2: Perform lock-recovery */ | |
188 | ||
189 | /* 83XX: Macros for IDC Audit type */ | |
190 | #define IDC_AUDIT_TIMESTAMP 0x0 /* IDC-AUDIT: Record timestamp of | |
191 | * dev-state change to NEED-RESET | |
192 | * or NEED-QUIESCENT | |
193 | */ | |
194 | #define IDC_AUDIT_COMPLETION 0x1 /* IDC-AUDIT: Record duration of | |
195 | * reset-recovery completion is | |
196 | * second | |
197 | */ | |
2d5a4c34 HM |
198 | /* ISP2031: Values for laser on/off */ |
199 | #define PORT_0_2031 0x00201340 | |
200 | #define PORT_1_2031 0x00201350 | |
201 | #define LASER_ON_2031 0x01800100 | |
202 | #define LASER_OFF_2031 0x01800180 | |
7d613ac6 | 203 | |
f6df144c AV |
204 | /* |
205 | * The ISP2312 v2 chip cannot access the FLASH/GPIO registers via MMIO in an | |
206 | * 133Mhz slot. | |
207 | */ | |
208 | #define RD_REG_WORD_PIO(addr) (inw((unsigned long)addr)) | |
209 | #define WRT_REG_WORD_PIO(addr, data) (outw(data,(unsigned long)addr)) | |
210 | ||
1da177e4 LT |
211 | /* |
212 | * Fibre Channel device definitions. | |
213 | */ | |
214 | #define WWN_SIZE 8 /* Size of WWPN, WWN & WWNN */ | |
642ef983 CD |
215 | #define MAX_FIBRE_DEVICES_2100 512 |
216 | #define MAX_FIBRE_DEVICES_2400 2048 | |
217 | #define MAX_FIBRE_DEVICES_LOOP 128 | |
218 | #define MAX_FIBRE_DEVICES_MAX MAX_FIBRE_DEVICES_2400 | |
5f16b331 | 219 | #define LOOPID_MAP_SIZE (ha->max_fibre_devices) |
cc4731f5 | 220 | #define MAX_FIBRE_LUNS 0xFFFF |
1da177e4 LT |
221 | #define MAX_HOST_COUNT 16 |
222 | ||
223 | /* | |
224 | * Host adapter default definitions. | |
225 | */ | |
226 | #define MAX_BUSES 1 /* We only have one bus today */ | |
1da177e4 LT |
227 | #define MIN_LUNS 8 |
228 | #define MAX_LUNS MAX_FIBRE_LUNS | |
fa2a1ce5 AV |
229 | #define MAX_CMDS_PER_LUN 255 |
230 | ||
1da177e4 LT |
231 | /* |
232 | * Fibre Channel device definitions. | |
233 | */ | |
234 | #define SNS_LAST_LOOP_ID_2100 0xfe | |
235 | #define SNS_LAST_LOOP_ID_2300 0x7ff | |
236 | ||
237 | #define LAST_LOCAL_LOOP_ID 0x7d | |
238 | #define SNS_FL_PORT 0x7e | |
239 | #define FABRIC_CONTROLLER 0x7f | |
240 | #define SIMPLE_NAME_SERVER 0x80 | |
241 | #define SNS_FIRST_LOOP_ID 0x81 | |
242 | #define MANAGEMENT_SERVER 0xfe | |
243 | #define BROADCAST 0xff | |
244 | ||
3d71644c AV |
245 | /* |
246 | * There is no correspondence between an N-PORT id and an AL_PA. Therefore the | |
247 | * valid range of an N-PORT id is 0 through 0x7ef. | |
248 | */ | |
249 | #define NPH_LAST_HANDLE 0x7ef | |
cca5335c | 250 | #define NPH_MGMT_SERVER 0x7fa /* FFFFFA */ |
3d71644c AV |
251 | #define NPH_SNS 0x7fc /* FFFFFC */ |
252 | #define NPH_FABRIC_CONTROLLER 0x7fd /* FFFFFD */ | |
253 | #define NPH_F_PORT 0x7fe /* FFFFFE */ | |
254 | #define NPH_IP_BROADCAST 0x7ff /* FFFFFF */ | |
255 | ||
b98ae0d7 QT |
256 | #define NPH_SNS_LID(ha) (IS_FWI2_CAPABLE(ha) ? NPH_SNS : SIMPLE_NAME_SERVER) |
257 | ||
3d71644c AV |
258 | #define MAX_CMDSZ 16 /* SCSI maximum CDB size. */ |
259 | #include "qla_fw.h" | |
726b8548 QT |
260 | |
261 | struct name_list_extended { | |
262 | struct get_name_list_extended *l; | |
263 | dma_addr_t ldma; | |
264 | struct list_head fcports; /* protect by sess_list */ | |
265 | u32 size; | |
266 | u8 sent; | |
267 | }; | |
1da177e4 LT |
268 | /* |
269 | * Timeout timer counts in seconds | |
270 | */ | |
8482e118 | 271 | #define PORT_RETRY_TIME 1 |
1da177e4 LT |
272 | #define LOOP_DOWN_TIMEOUT 60 |
273 | #define LOOP_DOWN_TIME 255 /* 240 */ | |
274 | #define LOOP_DOWN_RESET (LOOP_DOWN_TIME - 30) | |
275 | ||
e7b42e33 | 276 | #define DEFAULT_OUTSTANDING_COMMANDS 4096 |
8d93f550 | 277 | #define MIN_OUTSTANDING_COMMANDS 128 |
1da177e4 LT |
278 | |
279 | /* ISP request and response entry counts (37-65535) */ | |
280 | #define REQUEST_ENTRY_CNT_2100 128 /* Number of request entries. */ | |
281 | #define REQUEST_ENTRY_CNT_2200 2048 /* Number of request entries. */ | |
d743de66 | 282 | #define REQUEST_ENTRY_CNT_24XX 2048 /* Number of request entries. */ |
f2ea653f | 283 | #define REQUEST_ENTRY_CNT_83XX 8192 /* Number of request entries. */ |
e7b42e33 | 284 | #define RESPONSE_ENTRY_CNT_83XX 4096 /* Number of response entries.*/ |
1da177e4 LT |
285 | #define RESPONSE_ENTRY_CNT_2100 64 /* Number of response entries.*/ |
286 | #define RESPONSE_ENTRY_CNT_2300 512 /* Number of response entries.*/ | |
2afa19a9 | 287 | #define RESPONSE_ENTRY_CNT_MQ 128 /* Number of response entries.*/ |
2d70c103 | 288 | #define ATIO_ENTRY_CNT_24XX 4096 /* Number of ATIO entries. */ |
8ae6d9c7 | 289 | #define RESPONSE_ENTRY_CNT_FX00 256 /* Number of response entries.*/ |
99e1b683 | 290 | #define FW_DEF_EXCHANGES_CNT 2048 |
1da177e4 | 291 | |
17d98630 | 292 | struct req_que; |
a6ca8878 | 293 | struct qla_tgt_sess; |
17d98630 | 294 | |
1da177e4 | 295 | /* |
fa2a1ce5 | 296 | * SCSI Request Block |
1da177e4 | 297 | */ |
9ba56b95 | 298 | struct srb_cmd { |
1da177e4 | 299 | struct scsi_cmnd *cmd; /* Linux SCSI command pkt */ |
1da177e4 | 300 | uint32_t request_sense_length; |
8ae6d9c7 | 301 | uint32_t fw_sense_length; |
1da177e4 | 302 | uint8_t *request_sense_ptr; |
cf53b069 | 303 | void *ctx; |
9ba56b95 | 304 | }; |
1da177e4 LT |
305 | |
306 | /* | |
307 | * SRB flag definitions | |
308 | */ | |
bad75002 AE |
309 | #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */ |
310 | #define SRB_FCP_CMND_DMA_VALID BIT_12 /* DIF: DSD List valid */ | |
311 | #define SRB_CRC_CTX_DMA_VALID BIT_2 /* DIF: context DMA valid */ | |
312 | #define SRB_CRC_PROT_DMA_VALID BIT_4 /* DIF: prot DMA valid */ | |
313 | #define SRB_CRC_CTX_DSD_VALID BIT_5 /* DIF: dsd_list valid */ | |
314 | ||
315 | /* To identify if a srb is of T10-CRC type. @sp => srb_t pointer */ | |
316 | #define IS_PROT_IO(sp) (sp->flags & SRB_CRC_CTX_DSD_VALID) | |
1da177e4 | 317 | |
6eb54715 HM |
318 | struct els_logo_payload { |
319 | uint8_t opcode; | |
320 | uint8_t rsvd[3]; | |
321 | uint8_t s_id[3]; | |
322 | uint8_t rsvd1[1]; | |
323 | uint8_t wwpn[WWN_SIZE]; | |
324 | }; | |
325 | ||
726b8548 QT |
326 | struct ct_arg { |
327 | void *iocb; | |
328 | u16 nport_handle; | |
329 | dma_addr_t req_dma; | |
330 | dma_addr_t rsp_dma; | |
331 | u32 req_size; | |
332 | u32 rsp_size; | |
333 | void *req; | |
334 | void *rsp; | |
335 | }; | |
336 | ||
ac280b67 AV |
337 | /* |
338 | * SRB extensions. | |
339 | */ | |
4916392b MI |
340 | struct srb_iocb { |
341 | union { | |
342 | struct { | |
343 | uint16_t flags; | |
344 | #define SRB_LOGIN_RETRIED BIT_0 | |
345 | #define SRB_LOGIN_COND_PLOGI BIT_1 | |
346 | #define SRB_LOGIN_SKIP_PRLI BIT_2 | |
a5d42f4c | 347 | #define SRB_LOGIN_NVME_PRLI BIT_3 |
4916392b | 348 | uint16_t data[2]; |
726b8548 | 349 | u32 iop[2]; |
4916392b | 350 | } logio; |
3822263e | 351 | struct { |
6eb54715 HM |
352 | #define ELS_DCMD_TIMEOUT 20 |
353 | #define ELS_DCMD_LOGO 0x5 | |
354 | uint32_t flags; | |
355 | uint32_t els_cmd; | |
356 | struct completion comp; | |
357 | struct els_logo_payload *els_logo_pyld; | |
358 | dma_addr_t els_logo_pyld_dma; | |
359 | } els_logo; | |
360 | struct { | |
3822263e MI |
361 | /* |
362 | * Values for flags field below are as | |
363 | * defined in tsk_mgmt_entry struct | |
364 | * for control_flags field in qla_fw.h. | |
365 | */ | |
9cb78c16 | 366 | uint64_t lun; |
3822263e | 367 | uint32_t flags; |
3822263e | 368 | uint32_t data; |
8ae6d9c7 | 369 | struct completion comp; |
1f8deefe | 370 | __le16 comp_status; |
3822263e | 371 | } tmf; |
8ae6d9c7 GM |
372 | struct { |
373 | #define SRB_FXDISC_REQ_DMA_VALID BIT_0 | |
374 | #define SRB_FXDISC_RESP_DMA_VALID BIT_1 | |
375 | #define SRB_FXDISC_REQ_DWRD_VALID BIT_2 | |
376 | #define SRB_FXDISC_RSP_DWRD_VALID BIT_3 | |
377 | #define FXDISC_TIMEOUT 20 | |
378 | uint8_t flags; | |
379 | uint32_t req_len; | |
380 | uint32_t rsp_len; | |
381 | void *req_addr; | |
382 | void *rsp_addr; | |
383 | dma_addr_t req_dma_handle; | |
384 | dma_addr_t rsp_dma_handle; | |
1f8deefe SK |
385 | __le32 adapter_id; |
386 | __le32 adapter_id_hi; | |
387 | __le16 req_func_type; | |
388 | __le32 req_data; | |
389 | __le32 req_data_extra; | |
390 | __le32 result; | |
391 | __le32 seq_number; | |
392 | __le16 fw_flags; | |
8ae6d9c7 | 393 | struct completion fxiocb_comp; |
1f8deefe | 394 | __le32 reserved_0; |
8ae6d9c7 GM |
395 | uint8_t reserved_1; |
396 | } fxiocb; | |
397 | struct { | |
398 | uint32_t cmd_hndl; | |
1f8deefe | 399 | __le16 comp_status; |
8ae6d9c7 GM |
400 | struct completion comp; |
401 | } abt; | |
726b8548 | 402 | struct ct_arg ctarg; |
15f30a57 QT |
403 | #define MAX_IOCB_MB_REG 28 |
404 | #define SIZEOF_IOCB_MB_REG (MAX_IOCB_MB_REG * sizeof(uint16_t)) | |
726b8548 | 405 | struct { |
15f30a57 QT |
406 | __le16 in_mb[MAX_IOCB_MB_REG]; /* from FW */ |
407 | __le16 out_mb[MAX_IOCB_MB_REG]; /* to FW */ | |
726b8548 QT |
408 | void *out, *in; |
409 | dma_addr_t out_dma, in_dma; | |
15f30a57 QT |
410 | struct completion comp; |
411 | int rc; | |
726b8548 QT |
412 | } mbx; |
413 | struct { | |
414 | struct imm_ntfy_from_isp *ntfy; | |
415 | } nack; | |
7401bc18 DG |
416 | struct { |
417 | __le16 comp_status; | |
418 | uint16_t rsp_pyld_len; | |
419 | uint8_t aen_op; | |
420 | void *desc; | |
421 | ||
422 | /* These are only used with ls4 requests */ | |
423 | int cmd_len; | |
424 | int rsp_len; | |
425 | dma_addr_t cmd_dma; | |
426 | dma_addr_t rsp_dma; | |
e84067d7 | 427 | enum nvmefc_fcp_datadir dir; |
7401bc18 DG |
428 | uint32_t dl; |
429 | uint32_t timeout_sec; | |
cf19c45d | 430 | struct list_head entry; |
7401bc18 | 431 | } nvme; |
4916392b | 432 | } u; |
99b0bec7 | 433 | |
ac280b67 | 434 | struct timer_list timer; |
9ba56b95 | 435 | void (*timeout)(void *); |
ac280b67 AV |
436 | }; |
437 | ||
4916392b MI |
438 | /* Values for srb_ctx type */ |
439 | #define SRB_LOGIN_CMD 1 | |
440 | #define SRB_LOGOUT_CMD 2 | |
441 | #define SRB_ELS_CMD_RPT 3 | |
442 | #define SRB_ELS_CMD_HST 4 | |
443 | #define SRB_CT_CMD 5 | |
444 | #define SRB_ADISC_CMD 6 | |
3822263e | 445 | #define SRB_TM_CMD 7 |
9ba56b95 | 446 | #define SRB_SCSI_CMD 8 |
a9b6f722 | 447 | #define SRB_BIDI_CMD 9 |
8ae6d9c7 GM |
448 | #define SRB_FXIOCB_DCMD 10 |
449 | #define SRB_FXIOCB_BCMD 11 | |
450 | #define SRB_ABT_CMD 12 | |
6eb54715 | 451 | #define SRB_ELS_DCMD 13 |
726b8548 QT |
452 | #define SRB_MB_IOCB 14 |
453 | #define SRB_CT_PTHRU_CMD 15 | |
454 | #define SRB_NACK_PLOGI 16 | |
455 | #define SRB_NACK_PRLI 17 | |
456 | #define SRB_NACK_LOGO 18 | |
7401bc18 | 457 | #define SRB_NVME_CMD 19 |
e84067d7 | 458 | #define SRB_NVME_LS 20 |
a5d42f4c | 459 | #define SRB_PRLI_CMD 21 |
ac280b67 | 460 | |
c5419e26 QT |
461 | enum { |
462 | TYPE_SRB, | |
463 | TYPE_TGT_CMD, | |
464 | }; | |
465 | ||
9ba56b95 | 466 | typedef struct srb { |
c5419e26 QT |
467 | /* |
468 | * Do not move cmd_type field, it needs to | |
469 | * line up with qla_tgt_cmd->cmd_type | |
470 | */ | |
471 | uint8_t cmd_type; | |
472 | uint8_t pad[3]; | |
9ba56b95 | 473 | atomic_t ref_count; |
6fcd98fd | 474 | wait_queue_head_t nvme_ls_waitq; |
9ba56b95 | 475 | struct fc_port *fcport; |
25ff6af1 | 476 | struct scsi_qla_host *vha; |
9ba56b95 GM |
477 | uint32_t handle; |
478 | uint16_t flags; | |
9a069e19 | 479 | uint16_t type; |
15f30a57 | 480 | const char *name; |
5780790e | 481 | int iocbs; |
d7459527 | 482 | struct qla_qpair *qpair; |
726b8548 QT |
483 | u32 gen1; /* scratch */ |
484 | u32 gen2; /* scratch */ | |
4916392b | 485 | union { |
9ba56b95 | 486 | struct srb_iocb iocb_cmd; |
75cc8cfc | 487 | struct bsg_job *bsg_job; |
9ba56b95 | 488 | struct srb_cmd scmd; |
4916392b | 489 | } u; |
25ff6af1 JC |
490 | void (*done)(void *, int); |
491 | void (*free)(void *); | |
9ba56b95 GM |
492 | } srb_t; |
493 | ||
494 | #define GET_CMD_SP(sp) (sp->u.scmd.cmd) | |
495 | #define SET_CMD_SP(sp, cmd) (sp->u.scmd.cmd = cmd) | |
496 | #define GET_CMD_CTX_SP(sp) (sp->u.scmd.ctx) | |
497 | ||
498 | #define GET_CMD_SENSE_LEN(sp) \ | |
499 | (sp->u.scmd.request_sense_length) | |
500 | #define SET_CMD_SENSE_LEN(sp, len) \ | |
501 | (sp->u.scmd.request_sense_length = len) | |
502 | #define GET_CMD_SENSE_PTR(sp) \ | |
503 | (sp->u.scmd.request_sense_ptr) | |
504 | #define SET_CMD_SENSE_PTR(sp, ptr) \ | |
505 | (sp->u.scmd.request_sense_ptr = ptr) | |
8ae6d9c7 GM |
506 | #define GET_FW_SENSE_LEN(sp) \ |
507 | (sp->u.scmd.fw_sense_length) | |
508 | #define SET_FW_SENSE_LEN(sp, len) \ | |
509 | (sp->u.scmd.fw_sense_length = len) | |
9a069e19 GM |
510 | |
511 | struct msg_echo_lb { | |
512 | dma_addr_t send_dma; | |
513 | dma_addr_t rcv_dma; | |
514 | uint16_t req_sg_cnt; | |
515 | uint16_t rsp_sg_cnt; | |
516 | uint16_t options; | |
517 | uint32_t transfer_size; | |
1b98b421 | 518 | uint32_t iteration_count; |
9a069e19 GM |
519 | }; |
520 | ||
1da177e4 LT |
521 | /* |
522 | * ISP I/O Register Set structure definitions. | |
523 | */ | |
3d71644c AV |
524 | struct device_reg_2xxx { |
525 | uint16_t flash_address; /* Flash BIOS address */ | |
526 | uint16_t flash_data; /* Flash BIOS data */ | |
1da177e4 | 527 | uint16_t unused_1[1]; /* Gap */ |
3d71644c | 528 | uint16_t ctrl_status; /* Control/Status */ |
fa2a1ce5 | 529 | #define CSR_FLASH_64K_BANK BIT_3 /* Flash upper 64K bank select */ |
1da177e4 LT |
530 | #define CSR_FLASH_ENABLE BIT_1 /* Flash BIOS Read/Write enable */ |
531 | #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */ | |
532 | ||
3d71644c | 533 | uint16_t ictrl; /* Interrupt control */ |
1da177e4 LT |
534 | #define ICR_EN_INT BIT_15 /* ISP enable interrupts. */ |
535 | #define ICR_EN_RISC BIT_3 /* ISP enable RISC interrupts. */ | |
536 | ||
3d71644c | 537 | uint16_t istatus; /* Interrupt status */ |
1da177e4 LT |
538 | #define ISR_RISC_INT BIT_3 /* RISC interrupt */ |
539 | ||
3d71644c AV |
540 | uint16_t semaphore; /* Semaphore */ |
541 | uint16_t nvram; /* NVRAM register. */ | |
1da177e4 LT |
542 | #define NVR_DESELECT 0 |
543 | #define NVR_BUSY BIT_15 | |
544 | #define NVR_WRT_ENABLE BIT_14 /* Write enable */ | |
545 | #define NVR_PR_ENABLE BIT_13 /* Protection register enable */ | |
546 | #define NVR_DATA_IN BIT_3 | |
547 | #define NVR_DATA_OUT BIT_2 | |
548 | #define NVR_SELECT BIT_1 | |
549 | #define NVR_CLOCK BIT_0 | |
550 | ||
45aeaf1e RA |
551 | #define NVR_WAIT_CNT 20000 |
552 | ||
1da177e4 LT |
553 | union { |
554 | struct { | |
3d71644c AV |
555 | uint16_t mailbox0; |
556 | uint16_t mailbox1; | |
557 | uint16_t mailbox2; | |
558 | uint16_t mailbox3; | |
559 | uint16_t mailbox4; | |
560 | uint16_t mailbox5; | |
561 | uint16_t mailbox6; | |
562 | uint16_t mailbox7; | |
563 | uint16_t unused_2[59]; /* Gap */ | |
1da177e4 LT |
564 | } __attribute__((packed)) isp2100; |
565 | struct { | |
3d71644c AV |
566 | /* Request Queue */ |
567 | uint16_t req_q_in; /* In-Pointer */ | |
568 | uint16_t req_q_out; /* Out-Pointer */ | |
569 | /* Response Queue */ | |
570 | uint16_t rsp_q_in; /* In-Pointer */ | |
571 | uint16_t rsp_q_out; /* Out-Pointer */ | |
1da177e4 LT |
572 | |
573 | /* RISC to Host Status */ | |
fa2a1ce5 | 574 | uint32_t host_status; |
1da177e4 LT |
575 | #define HSR_RISC_INT BIT_15 /* RISC interrupt */ |
576 | #define HSR_RISC_PAUSED BIT_8 /* RISC Paused */ | |
577 | ||
578 | /* Host to Host Semaphore */ | |
fa2a1ce5 | 579 | uint16_t host_semaphore; |
3d71644c AV |
580 | uint16_t unused_3[17]; /* Gap */ |
581 | uint16_t mailbox0; | |
582 | uint16_t mailbox1; | |
583 | uint16_t mailbox2; | |
584 | uint16_t mailbox3; | |
585 | uint16_t mailbox4; | |
586 | uint16_t mailbox5; | |
587 | uint16_t mailbox6; | |
588 | uint16_t mailbox7; | |
589 | uint16_t mailbox8; | |
590 | uint16_t mailbox9; | |
591 | uint16_t mailbox10; | |
592 | uint16_t mailbox11; | |
593 | uint16_t mailbox12; | |
594 | uint16_t mailbox13; | |
595 | uint16_t mailbox14; | |
596 | uint16_t mailbox15; | |
597 | uint16_t mailbox16; | |
598 | uint16_t mailbox17; | |
599 | uint16_t mailbox18; | |
600 | uint16_t mailbox19; | |
601 | uint16_t mailbox20; | |
602 | uint16_t mailbox21; | |
603 | uint16_t mailbox22; | |
604 | uint16_t mailbox23; | |
605 | uint16_t mailbox24; | |
606 | uint16_t mailbox25; | |
607 | uint16_t mailbox26; | |
608 | uint16_t mailbox27; | |
609 | uint16_t mailbox28; | |
610 | uint16_t mailbox29; | |
611 | uint16_t mailbox30; | |
612 | uint16_t mailbox31; | |
613 | uint16_t fb_cmd; | |
614 | uint16_t unused_4[10]; /* Gap */ | |
1da177e4 LT |
615 | } __attribute__((packed)) isp2300; |
616 | } u; | |
617 | ||
3d71644c | 618 | uint16_t fpm_diag_config; |
c81d04c9 AV |
619 | uint16_t unused_5[0x4]; /* Gap */ |
620 | uint16_t risc_hw; | |
621 | uint16_t unused_5_1; /* Gap */ | |
3d71644c | 622 | uint16_t pcr; /* Processor Control Register. */ |
1da177e4 | 623 | uint16_t unused_6[0x5]; /* Gap */ |
3d71644c | 624 | uint16_t mctr; /* Memory Configuration and Timing. */ |
1da177e4 | 625 | uint16_t unused_7[0x3]; /* Gap */ |
3d71644c | 626 | uint16_t fb_cmd_2100; /* Unused on 23XX */ |
1da177e4 | 627 | uint16_t unused_8[0x3]; /* Gap */ |
3d71644c | 628 | uint16_t hccr; /* Host command & control register. */ |
1da177e4 LT |
629 | #define HCCR_HOST_INT BIT_7 /* Host interrupt bit */ |
630 | #define HCCR_RISC_PAUSE BIT_5 /* Pause mode bit */ | |
631 | /* HCCR commands */ | |
632 | #define HCCR_RESET_RISC 0x1000 /* Reset RISC */ | |
633 | #define HCCR_PAUSE_RISC 0x2000 /* Pause RISC */ | |
634 | #define HCCR_RELEASE_RISC 0x3000 /* Release RISC from reset. */ | |
635 | #define HCCR_SET_HOST_INT 0x5000 /* Set host interrupt */ | |
636 | #define HCCR_CLR_HOST_INT 0x6000 /* Clear HOST interrupt */ | |
637 | #define HCCR_CLR_RISC_INT 0x7000 /* Clear RISC interrupt */ | |
638 | #define HCCR_DISABLE_PARITY_PAUSE 0x4001 /* Disable parity error RISC pause. */ | |
639 | #define HCCR_ENABLE_PARITY 0xA000 /* Enable PARITY interrupt */ | |
640 | ||
641 | uint16_t unused_9[5]; /* Gap */ | |
3d71644c AV |
642 | uint16_t gpiod; /* GPIO Data register. */ |
643 | uint16_t gpioe; /* GPIO Enable register. */ | |
1da177e4 LT |
644 | #define GPIO_LED_MASK 0x00C0 |
645 | #define GPIO_LED_GREEN_OFF_AMBER_OFF 0x0000 | |
646 | #define GPIO_LED_GREEN_ON_AMBER_OFF 0x0040 | |
647 | #define GPIO_LED_GREEN_OFF_AMBER_ON 0x0080 | |
648 | #define GPIO_LED_GREEN_ON_AMBER_ON 0x00C0 | |
f6df144c AV |
649 | #define GPIO_LED_ALL_OFF 0x0000 |
650 | #define GPIO_LED_RED_ON_OTHER_OFF 0x0001 /* isp2322 */ | |
651 | #define GPIO_LED_RGA_ON 0x00C1 /* isp2322: red green amber */ | |
1da177e4 LT |
652 | |
653 | union { | |
654 | struct { | |
3d71644c AV |
655 | uint16_t unused_10[8]; /* Gap */ |
656 | uint16_t mailbox8; | |
657 | uint16_t mailbox9; | |
658 | uint16_t mailbox10; | |
659 | uint16_t mailbox11; | |
660 | uint16_t mailbox12; | |
661 | uint16_t mailbox13; | |
662 | uint16_t mailbox14; | |
663 | uint16_t mailbox15; | |
664 | uint16_t mailbox16; | |
665 | uint16_t mailbox17; | |
666 | uint16_t mailbox18; | |
667 | uint16_t mailbox19; | |
668 | uint16_t mailbox20; | |
669 | uint16_t mailbox21; | |
670 | uint16_t mailbox22; | |
671 | uint16_t mailbox23; /* Also probe reg. */ | |
1da177e4 LT |
672 | } __attribute__((packed)) isp2200; |
673 | } u_end; | |
3d71644c AV |
674 | }; |
675 | ||
73208dfd | 676 | struct device_reg_25xxmq { |
08029990 AV |
677 | uint32_t req_q_in; |
678 | uint32_t req_q_out; | |
679 | uint32_t rsp_q_in; | |
680 | uint32_t rsp_q_out; | |
aa230bc5 AE |
681 | uint32_t atio_q_in; |
682 | uint32_t atio_q_out; | |
73208dfd AC |
683 | }; |
684 | ||
8ae6d9c7 GM |
685 | |
686 | struct device_reg_fx00 { | |
687 | uint32_t mailbox0; /* 00 */ | |
688 | uint32_t mailbox1; /* 04 */ | |
689 | uint32_t mailbox2; /* 08 */ | |
690 | uint32_t mailbox3; /* 0C */ | |
691 | uint32_t mailbox4; /* 10 */ | |
692 | uint32_t mailbox5; /* 14 */ | |
693 | uint32_t mailbox6; /* 18 */ | |
694 | uint32_t mailbox7; /* 1C */ | |
695 | uint32_t mailbox8; /* 20 */ | |
696 | uint32_t mailbox9; /* 24 */ | |
697 | uint32_t mailbox10; /* 28 */ | |
698 | uint32_t mailbox11; | |
699 | uint32_t mailbox12; | |
700 | uint32_t mailbox13; | |
701 | uint32_t mailbox14; | |
702 | uint32_t mailbox15; | |
703 | uint32_t mailbox16; | |
704 | uint32_t mailbox17; | |
705 | uint32_t mailbox18; | |
706 | uint32_t mailbox19; | |
707 | uint32_t mailbox20; | |
708 | uint32_t mailbox21; | |
709 | uint32_t mailbox22; | |
710 | uint32_t mailbox23; | |
711 | uint32_t mailbox24; | |
712 | uint32_t mailbox25; | |
713 | uint32_t mailbox26; | |
714 | uint32_t mailbox27; | |
715 | uint32_t mailbox28; | |
716 | uint32_t mailbox29; | |
717 | uint32_t mailbox30; | |
718 | uint32_t mailbox31; | |
719 | uint32_t aenmailbox0; | |
720 | uint32_t aenmailbox1; | |
721 | uint32_t aenmailbox2; | |
722 | uint32_t aenmailbox3; | |
723 | uint32_t aenmailbox4; | |
724 | uint32_t aenmailbox5; | |
725 | uint32_t aenmailbox6; | |
726 | uint32_t aenmailbox7; | |
727 | /* Request Queue. */ | |
728 | uint32_t req_q_in; /* A0 - Request Queue In-Pointer */ | |
729 | uint32_t req_q_out; /* A4 - Request Queue Out-Pointer */ | |
730 | /* Response Queue. */ | |
731 | uint32_t rsp_q_in; /* A8 - Response Queue In-Pointer */ | |
732 | uint32_t rsp_q_out; /* AC - Response Queue Out-Pointer */ | |
733 | /* Init values shadowed on FW Up Event */ | |
734 | uint32_t initval0; /* B0 */ | |
735 | uint32_t initval1; /* B4 */ | |
736 | uint32_t initval2; /* B8 */ | |
737 | uint32_t initval3; /* BC */ | |
738 | uint32_t initval4; /* C0 */ | |
739 | uint32_t initval5; /* C4 */ | |
740 | uint32_t initval6; /* C8 */ | |
741 | uint32_t initval7; /* CC */ | |
742 | uint32_t fwheartbeat; /* D0 */ | |
f9a2a543 | 743 | uint32_t pseudoaen; /* D4 */ |
8ae6d9c7 GM |
744 | }; |
745 | ||
746 | ||
747 | ||
9a168bdd | 748 | typedef union { |
3d71644c AV |
749 | struct device_reg_2xxx isp; |
750 | struct device_reg_24xx isp24; | |
73208dfd | 751 | struct device_reg_25xxmq isp25mq; |
a9083016 | 752 | struct device_reg_82xx isp82; |
8ae6d9c7 | 753 | struct device_reg_fx00 ispfx00; |
f73cb695 | 754 | } __iomem device_reg_t; |
1da177e4 LT |
755 | |
756 | #define ISP_REQ_Q_IN(ha, reg) \ | |
757 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
758 | &(reg)->u.isp2100.mailbox4 : \ | |
759 | &(reg)->u.isp2300.req_q_in) | |
760 | #define ISP_REQ_Q_OUT(ha, reg) \ | |
761 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
762 | &(reg)->u.isp2100.mailbox4 : \ | |
763 | &(reg)->u.isp2300.req_q_out) | |
764 | #define ISP_RSP_Q_IN(ha, reg) \ | |
765 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
766 | &(reg)->u.isp2100.mailbox5 : \ | |
767 | &(reg)->u.isp2300.rsp_q_in) | |
768 | #define ISP_RSP_Q_OUT(ha, reg) \ | |
769 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
770 | &(reg)->u.isp2100.mailbox5 : \ | |
771 | &(reg)->u.isp2300.rsp_q_out) | |
772 | ||
aa230bc5 AE |
773 | #define ISP_ATIO_Q_IN(vha) (vha->hw->tgt.atio_q_in) |
774 | #define ISP_ATIO_Q_OUT(vha) (vha->hw->tgt.atio_q_out) | |
775 | ||
1da177e4 LT |
776 | #define MAILBOX_REG(ha, reg, num) \ |
777 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
778 | (num < 8 ? \ | |
779 | &(reg)->u.isp2100.mailbox0 + (num) : \ | |
780 | &(reg)->u_end.isp2200.mailbox8 + (num) - 8) : \ | |
781 | &(reg)->u.isp2300.mailbox0 + (num)) | |
782 | #define RD_MAILBOX_REG(ha, reg, num) \ | |
783 | RD_REG_WORD(MAILBOX_REG(ha, reg, num)) | |
784 | #define WRT_MAILBOX_REG(ha, reg, num, data) \ | |
785 | WRT_REG_WORD(MAILBOX_REG(ha, reg, num), data) | |
786 | ||
787 | #define FB_CMD_REG(ha, reg) \ | |
788 | (IS_QLA2100(ha) || IS_QLA2200(ha) ? \ | |
789 | &(reg)->fb_cmd_2100 : \ | |
790 | &(reg)->u.isp2300.fb_cmd) | |
791 | #define RD_FB_CMD_REG(ha, reg) \ | |
792 | RD_REG_WORD(FB_CMD_REG(ha, reg)) | |
793 | #define WRT_FB_CMD_REG(ha, reg, data) \ | |
794 | WRT_REG_WORD(FB_CMD_REG(ha, reg), data) | |
795 | ||
796 | typedef struct { | |
797 | uint32_t out_mb; /* outbound from driver */ | |
798 | uint32_t in_mb; /* Incoming from RISC */ | |
799 | uint16_t mb[MAILBOX_REGISTER_COUNT]; | |
800 | long buf_size; | |
801 | void *bufp; | |
802 | uint32_t tov; | |
803 | uint8_t flags; | |
804 | #define MBX_DMA_IN BIT_0 | |
805 | #define MBX_DMA_OUT BIT_1 | |
806 | #define IOCTL_CMD BIT_2 | |
807 | } mbx_cmd_t; | |
808 | ||
8ae6d9c7 GM |
809 | struct mbx_cmd_32 { |
810 | uint32_t out_mb; /* outbound from driver */ | |
811 | uint32_t in_mb; /* Incoming from RISC */ | |
812 | uint32_t mb[MAILBOX_REGISTER_COUNT]; | |
813 | long buf_size; | |
814 | void *bufp; | |
815 | uint32_t tov; | |
816 | uint8_t flags; | |
817 | #define MBX_DMA_IN BIT_0 | |
818 | #define MBX_DMA_OUT BIT_1 | |
819 | #define IOCTL_CMD BIT_2 | |
820 | }; | |
821 | ||
822 | ||
1da177e4 LT |
823 | #define MBX_TOV_SECONDS 30 |
824 | ||
825 | /* | |
826 | * ISP product identification definitions in mailboxes after reset. | |
827 | */ | |
828 | #define PROD_ID_1 0x4953 | |
829 | #define PROD_ID_2 0x0000 | |
830 | #define PROD_ID_2a 0x5020 | |
831 | #define PROD_ID_3 0x2020 | |
832 | ||
833 | /* | |
834 | * ISP mailbox Self-Test status codes | |
835 | */ | |
836 | #define MBS_FRM_ALIVE 0 /* Firmware Alive. */ | |
837 | #define MBS_CHKSUM_ERR 1 /* Checksum Error. */ | |
838 | #define MBS_BUSY 4 /* Busy. */ | |
839 | ||
840 | /* | |
841 | * ISP mailbox command complete status codes | |
842 | */ | |
843 | #define MBS_COMMAND_COMPLETE 0x4000 | |
844 | #define MBS_INVALID_COMMAND 0x4001 | |
845 | #define MBS_HOST_INTERFACE_ERROR 0x4002 | |
846 | #define MBS_TEST_FAILED 0x4003 | |
847 | #define MBS_COMMAND_ERROR 0x4005 | |
848 | #define MBS_COMMAND_PARAMETER_ERROR 0x4006 | |
849 | #define MBS_PORT_ID_USED 0x4007 | |
850 | #define MBS_LOOP_ID_USED 0x4008 | |
851 | #define MBS_ALL_IDS_IN_USE 0x4009 | |
852 | #define MBS_NOT_LOGGED_IN 0x400A | |
3d71644c AV |
853 | #define MBS_LINK_DOWN_ERROR 0x400B |
854 | #define MBS_DIAG_ECHO_TEST_ERROR 0x400C | |
1da177e4 LT |
855 | |
856 | /* | |
857 | * ISP mailbox asynchronous event status codes | |
858 | */ | |
859 | #define MBA_ASYNC_EVENT 0x8000 /* Asynchronous event. */ | |
860 | #define MBA_RESET 0x8001 /* Reset Detected. */ | |
861 | #define MBA_SYSTEM_ERR 0x8002 /* System Error. */ | |
862 | #define MBA_REQ_TRANSFER_ERR 0x8003 /* Request Transfer Error. */ | |
863 | #define MBA_RSP_TRANSFER_ERR 0x8004 /* Response Transfer Error. */ | |
864 | #define MBA_WAKEUP_THRES 0x8005 /* Request Queue Wake-up. */ | |
865 | #define MBA_LIP_OCCURRED 0x8010 /* Loop Initialization Procedure */ | |
866 | /* occurred. */ | |
867 | #define MBA_LOOP_UP 0x8011 /* FC Loop UP. */ | |
868 | #define MBA_LOOP_DOWN 0x8012 /* FC Loop Down. */ | |
869 | #define MBA_LIP_RESET 0x8013 /* LIP reset occurred. */ | |
870 | #define MBA_PORT_UPDATE 0x8014 /* Port Database update. */ | |
871 | #define MBA_RSCN_UPDATE 0x8015 /* Register State Chg Notification. */ | |
872 | #define MBA_LIP_F8 0x8016 /* Received a LIP F8. */ | |
873 | #define MBA_LOOP_INIT_ERR 0x8017 /* Loop Initialization Error. */ | |
874 | #define MBA_FABRIC_AUTH_REQ 0x801b /* Fabric Authentication Required. */ | |
875 | #define MBA_SCSI_COMPLETION 0x8020 /* SCSI Command Complete. */ | |
876 | #define MBA_CTIO_COMPLETION 0x8021 /* CTIO Complete. */ | |
877 | #define MBA_IP_COMPLETION 0x8022 /* IP Transmit Command Complete. */ | |
878 | #define MBA_IP_RECEIVE 0x8023 /* IP Received. */ | |
879 | #define MBA_IP_BROADCAST 0x8024 /* IP Broadcast Received. */ | |
880 | #define MBA_IP_LOW_WATER_MARK 0x8025 /* IP Low Water Mark reached. */ | |
881 | #define MBA_IP_RCV_BUFFER_EMPTY 0x8026 /* IP receive buffer queue empty. */ | |
882 | #define MBA_IP_HDR_DATA_SPLIT 0x8027 /* IP header/data splitting feature */ | |
883 | /* used. */ | |
45ebeb56 | 884 | #define MBA_TRACE_NOTIFICATION 0x8028 /* Trace/Diagnostic notification. */ |
1da177e4 LT |
885 | #define MBA_POINT_TO_POINT 0x8030 /* Point to point mode. */ |
886 | #define MBA_CMPLT_1_16BIT 0x8031 /* Completion 1 16bit IOSB. */ | |
887 | #define MBA_CMPLT_2_16BIT 0x8032 /* Completion 2 16bit IOSB. */ | |
888 | #define MBA_CMPLT_3_16BIT 0x8033 /* Completion 3 16bit IOSB. */ | |
889 | #define MBA_CMPLT_4_16BIT 0x8034 /* Completion 4 16bit IOSB. */ | |
890 | #define MBA_CMPLT_5_16BIT 0x8035 /* Completion 5 16bit IOSB. */ | |
891 | #define MBA_CHG_IN_CONNECTION 0x8036 /* Change in connection mode. */ | |
892 | #define MBA_RIO_RESPONSE 0x8040 /* RIO response queue update. */ | |
893 | #define MBA_ZIO_RESPONSE 0x8040 /* ZIO response queue update. */ | |
894 | #define MBA_CMPLT_2_32BIT 0x8042 /* Completion 2 32bit IOSB. */ | |
895 | #define MBA_BYPASS_NOTIFICATION 0x8043 /* Auto bypass notification. */ | |
896 | #define MBA_DISCARD_RND_FRAME 0x8048 /* discard RND frame due to error. */ | |
897 | #define MBA_REJECTED_FCP_CMD 0x8049 /* rejected FCP_CMD. */ | |
8ae6d9c7 GM |
898 | #define MBA_FW_NOT_STARTED 0x8050 /* Firmware not started */ |
899 | #define MBA_FW_STARTING 0x8051 /* Firmware starting */ | |
900 | #define MBA_FW_RESTART_CMPLT 0x8060 /* Firmware restart complete */ | |
901 | #define MBA_INIT_REQUIRED 0x8061 /* Initialization required */ | |
902 | #define MBA_SHUTDOWN_REQUESTED 0x8062 /* Shutdown Requested */ | |
a29b3dd7 | 903 | #define MBA_TEMPERATURE_ALERT 0x8070 /* Temperature Alert */ |
b5a340dd | 904 | #define MBA_DPORT_DIAGNOSTICS 0x8080 /* D-port Diagnostics */ |
8ae6d9c7 GM |
905 | #define MBA_FW_INIT_FAILURE 0x8401 /* Firmware initialization failure */ |
906 | #define MBA_MIRROR_LUN_CHANGE 0x8402 /* Mirror LUN State Change | |
907 | Notification */ | |
908 | #define MBA_FW_POLL_STATE 0x8600 /* Firmware in poll diagnostic state */ | |
b6511d99 | 909 | #define MBA_FW_RESET_FCT 0x8502 /* Firmware reset factory defaults */ |
0f8cdff5 | 910 | #define MBA_FW_INIT_INPROGRESS 0x8500 /* Firmware boot in progress */ |
7d613ac6 SV |
911 | /* 83XX FCoE specific */ |
912 | #define MBA_IDC_AEN 0x8200 /* FCoE: NIC Core state change AEN */ | |
fafbda9f AE |
913 | |
914 | /* Interrupt type codes */ | |
915 | #define INTR_ROM_MB_SUCCESS 0x1 | |
916 | #define INTR_ROM_MB_FAILED 0x2 | |
917 | #define INTR_MB_SUCCESS 0x10 | |
918 | #define INTR_MB_FAILED 0x11 | |
919 | #define INTR_ASYNC_EVENT 0x12 | |
920 | #define INTR_RSP_QUE_UPDATE 0x13 | |
921 | #define INTR_RSP_QUE_UPDATE_83XX 0x14 | |
922 | #define INTR_ATIO_QUE_UPDATE 0x1C | |
923 | #define INTR_ATIO_RSP_QUE_UPDATE 0x1D | |
7d613ac6 | 924 | |
9a069e19 GM |
925 | /* ISP mailbox loopback echo diagnostic error code */ |
926 | #define MBS_LB_RESET 0x17 | |
1da177e4 LT |
927 | /* |
928 | * Firmware options 1, 2, 3. | |
929 | */ | |
930 | #define FO1_AE_ON_LIPF8 BIT_0 | |
931 | #define FO1_AE_ALL_LIP_RESET BIT_1 | |
932 | #define FO1_CTIO_RETRY BIT_3 | |
933 | #define FO1_DISABLE_LIP_F7_SW BIT_4 | |
934 | #define FO1_DISABLE_100MS_LOS_WAIT BIT_5 | |
3d71644c | 935 | #define FO1_DISABLE_GPIO6_7 BIT_6 /* LED bits */ |
1da177e4 LT |
936 | #define FO1_AE_ON_LOOP_INIT_ERR BIT_7 |
937 | #define FO1_SET_EMPHASIS_SWING BIT_8 | |
938 | #define FO1_AE_AUTO_BYPASS BIT_9 | |
939 | #define FO1_ENABLE_PURE_IOCB BIT_10 | |
940 | #define FO1_AE_PLOGI_RJT BIT_11 | |
941 | #define FO1_ENABLE_ABORT_SEQUENCE BIT_12 | |
942 | #define FO1_AE_QUEUE_FULL BIT_13 | |
943 | ||
944 | #define FO2_ENABLE_ATIO_TYPE_3 BIT_0 | |
945 | #define FO2_REV_LOOPBACK BIT_1 | |
946 | ||
947 | #define FO3_ENABLE_EMERG_IOCB BIT_0 | |
948 | #define FO3_AE_RND_ERROR BIT_1 | |
949 | ||
3d71644c AV |
950 | /* 24XX additional firmware options */ |
951 | #define ADD_FO_COUNT 3 | |
952 | #define ADD_FO1_DISABLE_GPIO_LED_CTRL BIT_6 /* LED bits */ | |
953 | #define ADD_FO1_ENABLE_PUREX_IOCB BIT_10 | |
954 | ||
955 | #define ADD_FO2_ENABLE_SEL_CLS2 BIT_5 | |
956 | ||
957 | #define ADD_FO3_NO_ABT_ON_LINK_DOWN BIT_14 | |
958 | ||
1da177e4 LT |
959 | /* |
960 | * ISP mailbox commands | |
961 | */ | |
962 | #define MBC_LOAD_RAM 1 /* Load RAM. */ | |
963 | #define MBC_EXECUTE_FIRMWARE 2 /* Execute firmware. */ | |
1da177e4 LT |
964 | #define MBC_READ_RAM_WORD 5 /* Read RAM word. */ |
965 | #define MBC_MAILBOX_REGISTER_TEST 6 /* Wrap incoming mailboxes */ | |
966 | #define MBC_VERIFY_CHECKSUM 7 /* Verify checksum. */ | |
967 | #define MBC_GET_FIRMWARE_VERSION 8 /* Get firmware revision. */ | |
968 | #define MBC_LOAD_RISC_RAM 9 /* Load RAM command. */ | |
969 | #define MBC_DUMP_RISC_RAM 0xa /* Dump RAM command. */ | |
970 | #define MBC_LOAD_RISC_RAM_EXTENDED 0xb /* Load RAM extended. */ | |
971 | #define MBC_DUMP_RISC_RAM_EXTENDED 0xc /* Dump RAM extended. */ | |
972 | #define MBC_WRITE_RAM_WORD_EXTENDED 0xd /* Write RAM word extended */ | |
973 | #define MBC_READ_RAM_EXTENDED 0xf /* Read RAM extended. */ | |
974 | #define MBC_IOCB_COMMAND 0x12 /* Execute IOCB command. */ | |
f6ef3b18 | 975 | #define MBC_STOP_FIRMWARE 0x14 /* Stop firmware. */ |
1da177e4 LT |
976 | #define MBC_ABORT_COMMAND 0x15 /* Abort IOCB command. */ |
977 | #define MBC_ABORT_DEVICE 0x16 /* Abort device (ID/LUN). */ | |
978 | #define MBC_ABORT_TARGET 0x17 /* Abort target (ID). */ | |
979 | #define MBC_RESET 0x18 /* Reset. */ | |
980 | #define MBC_GET_ADAPTER_LOOP_ID 0x20 /* Get loop id of ISP2200. */ | |
deeae7a6 | 981 | #define MBC_GET_SET_ZIO_THRESHOLD 0x21 /* Get/SET ZIO THRESHOLD. */ |
1da177e4 LT |
982 | #define MBC_GET_RETRY_COUNT 0x22 /* Get f/w retry cnt/delay. */ |
983 | #define MBC_DISABLE_VI 0x24 /* Disable VI operation. */ | |
984 | #define MBC_ENABLE_VI 0x25 /* Enable VI operation. */ | |
985 | #define MBC_GET_FIRMWARE_OPTION 0x28 /* Get Firmware Options. */ | |
b0d6cabd | 986 | #define MBC_GET_MEM_OFFLOAD_CNTRL_STAT 0x34 /* Memory Offload ctrl/Stat*/ |
1da177e4 LT |
987 | #define MBC_SET_FIRMWARE_OPTION 0x38 /* Set Firmware Options. */ |
988 | #define MBC_LOOP_PORT_BYPASS 0x40 /* Loop Port Bypass. */ | |
989 | #define MBC_LOOP_PORT_ENABLE 0x41 /* Loop Port Enable. */ | |
990 | #define MBC_GET_RESOURCE_COUNTS 0x42 /* Get Resource Counts. */ | |
991 | #define MBC_NON_PARTICIPATE 0x43 /* Non-Participating Mode. */ | |
992 | #define MBC_DIAGNOSTIC_ECHO 0x44 /* Diagnostic echo. */ | |
993 | #define MBC_DIAGNOSTIC_LOOP_BACK 0x45 /* Diagnostic loop back. */ | |
994 | #define MBC_ONLINE_SELF_TEST 0x46 /* Online self-test. */ | |
995 | #define MBC_ENHANCED_GET_PORT_DATABASE 0x47 /* Get port database + login */ | |
6246b8a1 | 996 | #define MBC_CONFIGURE_VF 0x4b /* Configure VFs */ |
1da177e4 LT |
997 | #define MBC_RESET_LINK_STATUS 0x52 /* Reset Link Error Status */ |
998 | #define MBC_IOCB_COMMAND_A64 0x54 /* Execute IOCB command (64) */ | |
af11f64d | 999 | #define MBC_PORT_LOGOUT 0x56 /* Port Logout request */ |
1da177e4 LT |
1000 | #define MBC_SEND_RNID_ELS 0x57 /* Send RNID ELS request */ |
1001 | #define MBC_SET_RNID_PARAMS 0x59 /* Set RNID parameters */ | |
90687a1e JC |
1002 | #define MBC_GET_RNID_PARAMS 0x5a /* Get RNID parameters */ |
1003 | #define MBC_DATA_RATE 0x5d /* Data Rate */ | |
1da177e4 LT |
1004 | #define MBC_INITIALIZE_FIRMWARE 0x60 /* Initialize firmware */ |
1005 | #define MBC_INITIATE_LIP 0x62 /* Initiate Loop */ | |
1006 | /* Initialization Procedure */ | |
1007 | #define MBC_GET_FC_AL_POSITION_MAP 0x63 /* Get FC_AL Position Map. */ | |
1008 | #define MBC_GET_PORT_DATABASE 0x64 /* Get Port Database. */ | |
1009 | #define MBC_CLEAR_ACA 0x65 /* Clear ACA. */ | |
1010 | #define MBC_TARGET_RESET 0x66 /* Target Reset. */ | |
1011 | #define MBC_CLEAR_TASK_SET 0x67 /* Clear Task Set. */ | |
1012 | #define MBC_ABORT_TASK_SET 0x68 /* Abort Task Set. */ | |
1013 | #define MBC_GET_FIRMWARE_STATE 0x69 /* Get firmware state. */ | |
1014 | #define MBC_GET_PORT_NAME 0x6a /* Get port name. */ | |
1015 | #define MBC_GET_LINK_STATUS 0x6b /* Get port link status. */ | |
1016 | #define MBC_LIP_RESET 0x6c /* LIP reset. */ | |
1017 | #define MBC_SEND_SNS_COMMAND 0x6e /* Send Simple Name Server */ | |
1018 | /* commandd. */ | |
1019 | #define MBC_LOGIN_FABRIC_PORT 0x6f /* Login fabric port. */ | |
1020 | #define MBC_SEND_CHANGE_REQUEST 0x70 /* Send Change Request. */ | |
1021 | #define MBC_LOGOUT_FABRIC_PORT 0x71 /* Logout fabric port. */ | |
1022 | #define MBC_LIP_FULL_LOGIN 0x72 /* Full login LIP. */ | |
1023 | #define MBC_LOGIN_LOOP_PORT 0x74 /* Login Loop Port. */ | |
1024 | #define MBC_PORT_NODE_NAME_LIST 0x75 /* Get port/node name list. */ | |
1025 | #define MBC_INITIALIZE_RECEIVE_QUEUE 0x77 /* Initialize receive queue */ | |
1026 | #define MBC_UNLOAD_IP 0x79 /* Shutdown IP */ | |
1027 | #define MBC_GET_ID_LIST 0x7C /* Get Port ID list. */ | |
1028 | #define MBC_SEND_LFA_COMMAND 0x7D /* Send Loop Fabric Address */ | |
1029 | #define MBC_LUN_RESET 0x7E /* Send LUN reset */ | |
1030 | ||
8ae6d9c7 GM |
1031 | /* |
1032 | * all the Mt. Rainier mailbox command codes that clash with FC/FCoE ones | |
1033 | * should be defined with MBC_MR_* | |
1034 | */ | |
1035 | #define MBC_MR_DRV_SHUTDOWN 0x6A | |
1036 | ||
3d71644c AV |
1037 | /* |
1038 | * ISP24xx mailbox commands | |
1039 | */ | |
db64e930 JC |
1040 | #define MBC_WRITE_SERDES 0x3 /* Write serdes word. */ |
1041 | #define MBC_READ_SERDES 0x4 /* Read serdes word. */ | |
f73cb695 | 1042 | #define MBC_LOAD_DUMP_MPI_RAM 0x5 /* Load/Dump MPI RAM. */ |
3d71644c AV |
1043 | #define MBC_SERDES_PARAMS 0x10 /* Serdes Tx Parameters. */ |
1044 | #define MBC_GET_IOCB_STATUS 0x12 /* Get IOCB status command. */ | |
d8b45213 | 1045 | #define MBC_PORT_PARAMS 0x1A /* Port iDMA Parameters. */ |
3d71644c | 1046 | #define MBC_GET_TIMEOUT_PARAMS 0x22 /* Get FW timeouts. */ |
a7a167bf | 1047 | #define MBC_TRACE_CONTROL 0x27 /* Trace control command. */ |
3d71644c | 1048 | #define MBC_GEN_SYSTEM_ERROR 0x2a /* Generate System Error. */ |
ad0ecd61 | 1049 | #define MBC_WRITE_SFP 0x30 /* Write SFP Data. */ |
88729e53 | 1050 | #define MBC_READ_SFP 0x31 /* Read SFP Data. */ |
3d71644c | 1051 | #define MBC_SET_TIMEOUT_PARAMS 0x32 /* Set FW timeouts. */ |
b5a340dd | 1052 | #define MBC_DPORT_DIAGNOSTICS 0x47 /* D-Port Diagnostics */ |
3d71644c AV |
1053 | #define MBC_MID_INITIALIZE_FIRMWARE 0x48 /* MID Initialize firmware. */ |
1054 | #define MBC_MID_GET_VP_DATABASE 0x49 /* MID Get VP Database. */ | |
1055 | #define MBC_MID_GET_VP_ENTRY 0x4a /* MID Get VP Entry. */ | |
1056 | #define MBC_HOST_MEMORY_COPY 0x53 /* Host Memory Copy. */ | |
1057 | #define MBC_SEND_RNFT_ELS 0x5e /* Send RNFT ELS request */ | |
1058 | #define MBC_GET_LINK_PRIV_STATS 0x6d /* Get link & private data. */ | |
61e1b269 | 1059 | #define MBC_LINK_INITIALIZATION 0x72 /* Do link initialization. */ |
3d71644c | 1060 | #define MBC_SET_VENDOR_ID 0x76 /* Set Vendor ID. */ |
8fcd6b8b | 1061 | #define MBC_PORT_RESET 0x120 /* Port Reset */ |
23f2ebd1 SR |
1062 | #define MBC_SET_PORT_CONFIG 0x122 /* Set port configuration */ |
1063 | #define MBC_GET_PORT_CONFIG 0x123 /* Get port configuration */ | |
3d71644c | 1064 | |
b1d46989 MI |
1065 | /* |
1066 | * ISP81xx mailbox commands | |
1067 | */ | |
1068 | #define MBC_WRITE_MPI_REGISTER 0x01 /* Write MPI Register. */ | |
1069 | ||
e8887c51 JC |
1070 | /* |
1071 | * ISP8044 mailbox commands | |
1072 | */ | |
1073 | #define MBC_SET_GET_ETH_SERDES_REG 0x150 | |
1074 | #define HCS_WRITE_SERDES 0x3 | |
1075 | #define HCS_READ_SERDES 0x4 | |
1076 | ||
1da177e4 LT |
1077 | /* Firmware return data sizes */ |
1078 | #define FCAL_MAP_SIZE 128 | |
1079 | ||
1080 | /* Mailbox bit definitions for out_mb and in_mb */ | |
1081 | #define MBX_31 BIT_31 | |
1082 | #define MBX_30 BIT_30 | |
1083 | #define MBX_29 BIT_29 | |
1084 | #define MBX_28 BIT_28 | |
1085 | #define MBX_27 BIT_27 | |
1086 | #define MBX_26 BIT_26 | |
1087 | #define MBX_25 BIT_25 | |
1088 | #define MBX_24 BIT_24 | |
1089 | #define MBX_23 BIT_23 | |
1090 | #define MBX_22 BIT_22 | |
1091 | #define MBX_21 BIT_21 | |
1092 | #define MBX_20 BIT_20 | |
1093 | #define MBX_19 BIT_19 | |
1094 | #define MBX_18 BIT_18 | |
1095 | #define MBX_17 BIT_17 | |
1096 | #define MBX_16 BIT_16 | |
1097 | #define MBX_15 BIT_15 | |
1098 | #define MBX_14 BIT_14 | |
1099 | #define MBX_13 BIT_13 | |
1100 | #define MBX_12 BIT_12 | |
1101 | #define MBX_11 BIT_11 | |
1102 | #define MBX_10 BIT_10 | |
1103 | #define MBX_9 BIT_9 | |
1104 | #define MBX_8 BIT_8 | |
1105 | #define MBX_7 BIT_7 | |
1106 | #define MBX_6 BIT_6 | |
1107 | #define MBX_5 BIT_5 | |
1108 | #define MBX_4 BIT_4 | |
1109 | #define MBX_3 BIT_3 | |
1110 | #define MBX_2 BIT_2 | |
1111 | #define MBX_1 BIT_1 | |
1112 | #define MBX_0 BIT_0 | |
1113 | ||
a5d42f4c | 1114 | #define RNID_TYPE_PORT_LOGIN 0x7 |
c46e65c7 | 1115 | #define RNID_TYPE_SET_VERSION 0x9 |
fe52f6e1 | 1116 | #define RNID_TYPE_ASIC_TEMP 0xC |
3a11711a | 1117 | |
1da177e4 LT |
1118 | /* |
1119 | * Firmware state codes from get firmware state mailbox command | |
1120 | */ | |
1121 | #define FSTATE_CONFIG_WAIT 0 | |
1122 | #define FSTATE_WAIT_AL_PA 1 | |
1123 | #define FSTATE_WAIT_LOGIN 2 | |
1124 | #define FSTATE_READY 3 | |
1125 | #define FSTATE_LOSS_OF_SYNC 4 | |
1126 | #define FSTATE_ERROR 5 | |
1127 | #define FSTATE_REINIT 6 | |
1128 | #define FSTATE_NON_PART 7 | |
1129 | ||
1130 | #define FSTATE_CONFIG_CORRECT 0 | |
1131 | #define FSTATE_P2P_RCV_LIP 1 | |
1132 | #define FSTATE_P2P_CHOOSE_LOOP 2 | |
1133 | #define FSTATE_P2P_RCV_UNIDEN_LIP 3 | |
1134 | #define FSTATE_FATAL_ERROR 4 | |
1135 | #define FSTATE_LOOP_BACK_CONN 5 | |
1136 | ||
4243c115 SC |
1137 | #define QLA27XX_IMG_STATUS_VER_MAJOR 0x01 |
1138 | #define QLA27XX_IMG_STATUS_VER_MINOR 0x00 | |
1139 | #define QLA27XX_IMG_STATUS_SIGN 0xFACEFADE | |
1140 | #define QLA27XX_PRIMARY_IMAGE 1 | |
1141 | #define QLA27XX_SECONDARY_IMAGE 2 | |
1142 | ||
1da177e4 LT |
1143 | /* |
1144 | * Port Database structure definition | |
1145 | * Little endian except where noted. | |
1146 | */ | |
1147 | #define PORT_DATABASE_SIZE 128 /* bytes */ | |
1148 | typedef struct { | |
1149 | uint8_t options; | |
1150 | uint8_t control; | |
1151 | uint8_t master_state; | |
1152 | uint8_t slave_state; | |
1153 | uint8_t reserved[2]; | |
1154 | uint8_t hard_address; | |
1155 | uint8_t reserved_1; | |
1156 | uint8_t port_id[4]; | |
1157 | uint8_t node_name[WWN_SIZE]; | |
1158 | uint8_t port_name[WWN_SIZE]; | |
1159 | uint16_t execution_throttle; | |
1160 | uint16_t execution_count; | |
1161 | uint8_t reset_count; | |
1162 | uint8_t reserved_2; | |
1163 | uint16_t resource_allocation; | |
1164 | uint16_t current_allocation; | |
1165 | uint16_t queue_head; | |
1166 | uint16_t queue_tail; | |
1167 | uint16_t transmit_execution_list_next; | |
1168 | uint16_t transmit_execution_list_previous; | |
1169 | uint16_t common_features; | |
1170 | uint16_t total_concurrent_sequences; | |
1171 | uint16_t RO_by_information_category; | |
1172 | uint8_t recipient; | |
1173 | uint8_t initiator; | |
1174 | uint16_t receive_data_size; | |
1175 | uint16_t concurrent_sequences; | |
1176 | uint16_t open_sequences_per_exchange; | |
1177 | uint16_t lun_abort_flags; | |
1178 | uint16_t lun_stop_flags; | |
1179 | uint16_t stop_queue_head; | |
1180 | uint16_t stop_queue_tail; | |
1181 | uint16_t port_retry_timer; | |
1182 | uint16_t next_sequence_id; | |
1183 | uint16_t frame_count; | |
1184 | uint16_t PRLI_payload_length; | |
1185 | uint8_t prli_svc_param_word_0[2]; /* Big endian */ | |
1186 | /* Bits 15-0 of word 0 */ | |
1187 | uint8_t prli_svc_param_word_3[2]; /* Big endian */ | |
1188 | /* Bits 15-0 of word 3 */ | |
1189 | uint16_t loop_id; | |
1190 | uint16_t extended_lun_info_list_pointer; | |
1191 | uint16_t extended_lun_stop_list_pointer; | |
1192 | } port_database_t; | |
1193 | ||
1194 | /* | |
1195 | * Port database slave/master states | |
1196 | */ | |
1197 | #define PD_STATE_DISCOVERY 0 | |
1198 | #define PD_STATE_WAIT_DISCOVERY_ACK 1 | |
1199 | #define PD_STATE_PORT_LOGIN 2 | |
1200 | #define PD_STATE_WAIT_PORT_LOGIN_ACK 3 | |
1201 | #define PD_STATE_PROCESS_LOGIN 4 | |
1202 | #define PD_STATE_WAIT_PROCESS_LOGIN_ACK 5 | |
1203 | #define PD_STATE_PORT_LOGGED_IN 6 | |
1204 | #define PD_STATE_PORT_UNAVAILABLE 7 | |
1205 | #define PD_STATE_PROCESS_LOGOUT 8 | |
1206 | #define PD_STATE_WAIT_PROCESS_LOGOUT_ACK 9 | |
1207 | #define PD_STATE_PORT_LOGOUT 10 | |
1208 | #define PD_STATE_WAIT_PORT_LOGOUT_ACK 11 | |
1209 | ||
1210 | ||
4fdfefe5 AV |
1211 | #define QLA_ZIO_MODE_6 (BIT_2 | BIT_1) |
1212 | #define QLA_ZIO_DISABLED 0 | |
1213 | #define QLA_ZIO_DEFAULT_TIMER 2 | |
1214 | ||
1da177e4 LT |
1215 | /* |
1216 | * ISP Initialization Control Block. | |
1217 | * Little endian except where noted. | |
1218 | */ | |
1219 | #define ICB_VERSION 1 | |
1220 | typedef struct { | |
1221 | uint8_t version; | |
1222 | uint8_t reserved_1; | |
1223 | ||
1224 | /* | |
1225 | * LSB BIT 0 = Enable Hard Loop Id | |
1226 | * LSB BIT 1 = Enable Fairness | |
1227 | * LSB BIT 2 = Enable Full-Duplex | |
1228 | * LSB BIT 3 = Enable Fast Posting | |
1229 | * LSB BIT 4 = Enable Target Mode | |
1230 | * LSB BIT 5 = Disable Initiator Mode | |
1231 | * LSB BIT 6 = Enable ADISC | |
1232 | * LSB BIT 7 = Enable Target Inquiry Data | |
1233 | * | |
1234 | * MSB BIT 0 = Enable PDBC Notify | |
1235 | * MSB BIT 1 = Non Participating LIP | |
1236 | * MSB BIT 2 = Descending Loop ID Search | |
1237 | * MSB BIT 3 = Acquire Loop ID in LIPA | |
1238 | * MSB BIT 4 = Stop PortQ on Full Status | |
1239 | * MSB BIT 5 = Full Login after LIP | |
1240 | * MSB BIT 6 = Node Name Option | |
1241 | * MSB BIT 7 = Ext IFWCB enable bit | |
1242 | */ | |
1243 | uint8_t firmware_options[2]; | |
1244 | ||
1245 | uint16_t frame_payload_size; | |
1246 | uint16_t max_iocb_allocation; | |
1247 | uint16_t execution_throttle; | |
1248 | uint8_t retry_count; | |
1249 | uint8_t retry_delay; /* unused */ | |
1250 | uint8_t port_name[WWN_SIZE]; /* Big endian. */ | |
1251 | uint16_t hard_address; | |
1252 | uint8_t inquiry_data; | |
1253 | uint8_t login_timeout; | |
1254 | uint8_t node_name[WWN_SIZE]; /* Big endian. */ | |
1255 | ||
1256 | uint16_t request_q_outpointer; | |
1257 | uint16_t response_q_inpointer; | |
1258 | uint16_t request_q_length; | |
1259 | uint16_t response_q_length; | |
1260 | uint32_t request_q_address[2]; | |
1261 | uint32_t response_q_address[2]; | |
1262 | ||
1263 | uint16_t lun_enables; | |
1264 | uint8_t command_resource_count; | |
1265 | uint8_t immediate_notify_resource_count; | |
1266 | uint16_t timeout; | |
1267 | uint8_t reserved_2[2]; | |
1268 | ||
1269 | /* | |
1270 | * LSB BIT 0 = Timer Operation mode bit 0 | |
1271 | * LSB BIT 1 = Timer Operation mode bit 1 | |
1272 | * LSB BIT 2 = Timer Operation mode bit 2 | |
1273 | * LSB BIT 3 = Timer Operation mode bit 3 | |
1274 | * LSB BIT 4 = Init Config Mode bit 0 | |
1275 | * LSB BIT 5 = Init Config Mode bit 1 | |
1276 | * LSB BIT 6 = Init Config Mode bit 2 | |
1277 | * LSB BIT 7 = Enable Non part on LIHA failure | |
1278 | * | |
1279 | * MSB BIT 0 = Enable class 2 | |
1280 | * MSB BIT 1 = Enable ACK0 | |
1281 | * MSB BIT 2 = | |
1282 | * MSB BIT 3 = | |
1283 | * MSB BIT 4 = FC Tape Enable | |
1284 | * MSB BIT 5 = Enable FC Confirm | |
1285 | * MSB BIT 6 = Enable command queuing in target mode | |
1286 | * MSB BIT 7 = No Logo On Link Down | |
1287 | */ | |
1288 | uint8_t add_firmware_options[2]; | |
1289 | ||
1290 | uint8_t response_accumulation_timer; | |
1291 | uint8_t interrupt_delay_timer; | |
1292 | ||
1293 | /* | |
1294 | * LSB BIT 0 = Enable Read xfr_rdy | |
1295 | * LSB BIT 1 = Soft ID only | |
1296 | * LSB BIT 2 = | |
1297 | * LSB BIT 3 = | |
1298 | * LSB BIT 4 = FCP RSP Payload [0] | |
1299 | * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200 | |
1300 | * LSB BIT 6 = Enable Out-of-Order frame handling | |
1301 | * LSB BIT 7 = Disable Automatic PLOGI on Local Loop | |
1302 | * | |
1303 | * MSB BIT 0 = Sbus enable - 2300 | |
1304 | * MSB BIT 1 = | |
1305 | * MSB BIT 2 = | |
1306 | * MSB BIT 3 = | |
06c22bd1 | 1307 | * MSB BIT 4 = LED mode |
1da177e4 LT |
1308 | * MSB BIT 5 = enable 50 ohm termination |
1309 | * MSB BIT 6 = Data Rate (2300 only) | |
1310 | * MSB BIT 7 = Data Rate (2300 only) | |
1311 | */ | |
1312 | uint8_t special_options[2]; | |
1313 | ||
1314 | uint8_t reserved_3[26]; | |
1315 | } init_cb_t; | |
1316 | ||
1317 | /* | |
1318 | * Get Link Status mailbox command return buffer. | |
1319 | */ | |
3d71644c AV |
1320 | #define GLSO_SEND_RPS BIT_0 |
1321 | #define GLSO_USE_DID BIT_3 | |
1322 | ||
43ef0580 AV |
1323 | struct link_statistics { |
1324 | uint32_t link_fail_cnt; | |
1325 | uint32_t loss_sync_cnt; | |
1326 | uint32_t loss_sig_cnt; | |
1327 | uint32_t prim_seq_err_cnt; | |
1328 | uint32_t inval_xmit_word_cnt; | |
1329 | uint32_t inval_crc_cnt; | |
032d8dd7 | 1330 | uint32_t lip_cnt; |
243de676 HZ |
1331 | uint32_t link_up_cnt; |
1332 | uint32_t link_down_loop_init_tmo; | |
1333 | uint32_t link_down_los; | |
1334 | uint32_t link_down_loss_rcv_clk; | |
1335 | uint32_t reserved0[5]; | |
1336 | uint32_t port_cfg_chg; | |
1337 | uint32_t reserved1[11]; | |
1338 | uint32_t rsp_q_full; | |
1339 | uint32_t atio_q_full; | |
1340 | uint32_t drop_ae; | |
1341 | uint32_t els_proto_err; | |
1342 | uint32_t reserved2; | |
43ef0580 AV |
1343 | uint32_t tx_frames; |
1344 | uint32_t rx_frames; | |
fabbb8df JC |
1345 | uint32_t discarded_frames; |
1346 | uint32_t dropped_frames; | |
243de676 | 1347 | uint32_t reserved3; |
43ef0580 | 1348 | uint32_t nos_rcvd; |
243de676 HZ |
1349 | uint32_t reserved4[4]; |
1350 | uint32_t tx_prjt; | |
1351 | uint32_t rcv_exfail; | |
1352 | uint32_t rcv_abts; | |
1353 | uint32_t seq_frm_miss; | |
1354 | uint32_t corr_err; | |
1355 | uint32_t mb_rqst; | |
1356 | uint32_t nport_full; | |
1357 | uint32_t eofa; | |
1358 | uint32_t reserved5; | |
1359 | uint32_t fpm_recv_word_cnt_lo; | |
1360 | uint32_t fpm_recv_word_cnt_hi; | |
1361 | uint32_t fpm_disc_word_cnt_lo; | |
1362 | uint32_t fpm_disc_word_cnt_hi; | |
1363 | uint32_t fpm_xmit_word_cnt_lo; | |
1364 | uint32_t fpm_xmit_word_cnt_hi; | |
1365 | uint32_t reserved6[70]; | |
43ef0580 | 1366 | }; |
1da177e4 LT |
1367 | |
1368 | /* | |
1369 | * NVRAM Command values. | |
1370 | */ | |
1371 | #define NV_START_BIT BIT_2 | |
1372 | #define NV_WRITE_OP (BIT_26+BIT_24) | |
1373 | #define NV_READ_OP (BIT_26+BIT_25) | |
1374 | #define NV_ERASE_OP (BIT_26+BIT_25+BIT_24) | |
1375 | #define NV_MASK_OP (BIT_26+BIT_25+BIT_24) | |
1376 | #define NV_DELAY_COUNT 10 | |
1377 | ||
1378 | /* | |
1379 | * QLogic ISP2100, ISP2200 and ISP2300 NVRAM structure definition. | |
1380 | */ | |
1381 | typedef struct { | |
1382 | /* | |
1383 | * NVRAM header | |
1384 | */ | |
1385 | uint8_t id[4]; | |
1386 | uint8_t nvram_version; | |
1387 | uint8_t reserved_0; | |
1388 | ||
1389 | /* | |
1390 | * NVRAM RISC parameter block | |
1391 | */ | |
1392 | uint8_t parameter_block_version; | |
1393 | uint8_t reserved_1; | |
1394 | ||
1395 | /* | |
1396 | * LSB BIT 0 = Enable Hard Loop Id | |
1397 | * LSB BIT 1 = Enable Fairness | |
1398 | * LSB BIT 2 = Enable Full-Duplex | |
1399 | * LSB BIT 3 = Enable Fast Posting | |
1400 | * LSB BIT 4 = Enable Target Mode | |
1401 | * LSB BIT 5 = Disable Initiator Mode | |
1402 | * LSB BIT 6 = Enable ADISC | |
1403 | * LSB BIT 7 = Enable Target Inquiry Data | |
1404 | * | |
1405 | * MSB BIT 0 = Enable PDBC Notify | |
1406 | * MSB BIT 1 = Non Participating LIP | |
1407 | * MSB BIT 2 = Descending Loop ID Search | |
1408 | * MSB BIT 3 = Acquire Loop ID in LIPA | |
1409 | * MSB BIT 4 = Stop PortQ on Full Status | |
1410 | * MSB BIT 5 = Full Login after LIP | |
1411 | * MSB BIT 6 = Node Name Option | |
1412 | * MSB BIT 7 = Ext IFWCB enable bit | |
1413 | */ | |
1414 | uint8_t firmware_options[2]; | |
1415 | ||
1416 | uint16_t frame_payload_size; | |
1417 | uint16_t max_iocb_allocation; | |
1418 | uint16_t execution_throttle; | |
1419 | uint8_t retry_count; | |
1420 | uint8_t retry_delay; /* unused */ | |
1421 | uint8_t port_name[WWN_SIZE]; /* Big endian. */ | |
1422 | uint16_t hard_address; | |
1423 | uint8_t inquiry_data; | |
1424 | uint8_t login_timeout; | |
1425 | uint8_t node_name[WWN_SIZE]; /* Big endian. */ | |
1426 | ||
1427 | /* | |
1428 | * LSB BIT 0 = Timer Operation mode bit 0 | |
1429 | * LSB BIT 1 = Timer Operation mode bit 1 | |
1430 | * LSB BIT 2 = Timer Operation mode bit 2 | |
1431 | * LSB BIT 3 = Timer Operation mode bit 3 | |
1432 | * LSB BIT 4 = Init Config Mode bit 0 | |
1433 | * LSB BIT 5 = Init Config Mode bit 1 | |
1434 | * LSB BIT 6 = Init Config Mode bit 2 | |
1435 | * LSB BIT 7 = Enable Non part on LIHA failure | |
1436 | * | |
1437 | * MSB BIT 0 = Enable class 2 | |
1438 | * MSB BIT 1 = Enable ACK0 | |
1439 | * MSB BIT 2 = | |
1440 | * MSB BIT 3 = | |
1441 | * MSB BIT 4 = FC Tape Enable | |
1442 | * MSB BIT 5 = Enable FC Confirm | |
1443 | * MSB BIT 6 = Enable command queuing in target mode | |
1444 | * MSB BIT 7 = No Logo On Link Down | |
1445 | */ | |
1446 | uint8_t add_firmware_options[2]; | |
1447 | ||
1448 | uint8_t response_accumulation_timer; | |
1449 | uint8_t interrupt_delay_timer; | |
1450 | ||
1451 | /* | |
1452 | * LSB BIT 0 = Enable Read xfr_rdy | |
1453 | * LSB BIT 1 = Soft ID only | |
1454 | * LSB BIT 2 = | |
1455 | * LSB BIT 3 = | |
1456 | * LSB BIT 4 = FCP RSP Payload [0] | |
1457 | * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200 | |
1458 | * LSB BIT 6 = Enable Out-of-Order frame handling | |
1459 | * LSB BIT 7 = Disable Automatic PLOGI on Local Loop | |
1460 | * | |
1461 | * MSB BIT 0 = Sbus enable - 2300 | |
1462 | * MSB BIT 1 = | |
1463 | * MSB BIT 2 = | |
1464 | * MSB BIT 3 = | |
06c22bd1 | 1465 | * MSB BIT 4 = LED mode |
1da177e4 LT |
1466 | * MSB BIT 5 = enable 50 ohm termination |
1467 | * MSB BIT 6 = Data Rate (2300 only) | |
1468 | * MSB BIT 7 = Data Rate (2300 only) | |
1469 | */ | |
1470 | uint8_t special_options[2]; | |
1471 | ||
1472 | /* Reserved for expanded RISC parameter block */ | |
1473 | uint8_t reserved_2[22]; | |
1474 | ||
1475 | /* | |
1476 | * LSB BIT 0 = Tx Sensitivity 1G bit 0 | |
1477 | * LSB BIT 1 = Tx Sensitivity 1G bit 1 | |
1478 | * LSB BIT 2 = Tx Sensitivity 1G bit 2 | |
1479 | * LSB BIT 3 = Tx Sensitivity 1G bit 3 | |
1480 | * LSB BIT 4 = Rx Sensitivity 1G bit 0 | |
1481 | * LSB BIT 5 = Rx Sensitivity 1G bit 1 | |
1482 | * LSB BIT 6 = Rx Sensitivity 1G bit 2 | |
1483 | * LSB BIT 7 = Rx Sensitivity 1G bit 3 | |
fa2a1ce5 | 1484 | * |
1da177e4 LT |
1485 | * MSB BIT 0 = Tx Sensitivity 2G bit 0 |
1486 | * MSB BIT 1 = Tx Sensitivity 2G bit 1 | |
1487 | * MSB BIT 2 = Tx Sensitivity 2G bit 2 | |
1488 | * MSB BIT 3 = Tx Sensitivity 2G bit 3 | |
1489 | * MSB BIT 4 = Rx Sensitivity 2G bit 0 | |
1490 | * MSB BIT 5 = Rx Sensitivity 2G bit 1 | |
1491 | * MSB BIT 6 = Rx Sensitivity 2G bit 2 | |
1492 | * MSB BIT 7 = Rx Sensitivity 2G bit 3 | |
1493 | * | |
1494 | * LSB BIT 0 = Output Swing 1G bit 0 | |
1495 | * LSB BIT 1 = Output Swing 1G bit 1 | |
1496 | * LSB BIT 2 = Output Swing 1G bit 2 | |
1497 | * LSB BIT 3 = Output Emphasis 1G bit 0 | |
1498 | * LSB BIT 4 = Output Emphasis 1G bit 1 | |
1499 | * LSB BIT 5 = Output Swing 2G bit 0 | |
1500 | * LSB BIT 6 = Output Swing 2G bit 1 | |
1501 | * LSB BIT 7 = Output Swing 2G bit 2 | |
fa2a1ce5 | 1502 | * |
1da177e4 LT |
1503 | * MSB BIT 0 = Output Emphasis 2G bit 0 |
1504 | * MSB BIT 1 = Output Emphasis 2G bit 1 | |
1505 | * MSB BIT 2 = Output Enable | |
1506 | * MSB BIT 3 = | |
1507 | * MSB BIT 4 = | |
1508 | * MSB BIT 5 = | |
1509 | * MSB BIT 6 = | |
1510 | * MSB BIT 7 = | |
1511 | */ | |
1512 | uint8_t seriallink_options[4]; | |
1513 | ||
1514 | /* | |
1515 | * NVRAM host parameter block | |
1516 | * | |
1517 | * LSB BIT 0 = Enable spinup delay | |
1518 | * LSB BIT 1 = Disable BIOS | |
1519 | * LSB BIT 2 = Enable Memory Map BIOS | |
1520 | * LSB BIT 3 = Enable Selectable Boot | |
1521 | * LSB BIT 4 = Disable RISC code load | |
1522 | * LSB BIT 5 = Set cache line size 1 | |
1523 | * LSB BIT 6 = PCI Parity Disable | |
1524 | * LSB BIT 7 = Enable extended logging | |
1525 | * | |
1526 | * MSB BIT 0 = Enable 64bit addressing | |
1527 | * MSB BIT 1 = Enable lip reset | |
1528 | * MSB BIT 2 = Enable lip full login | |
1529 | * MSB BIT 3 = Enable target reset | |
1530 | * MSB BIT 4 = Enable database storage | |
1531 | * MSB BIT 5 = Enable cache flush read | |
1532 | * MSB BIT 6 = Enable database load | |
1533 | * MSB BIT 7 = Enable alternate WWN | |
1534 | */ | |
1535 | uint8_t host_p[2]; | |
1536 | ||
1537 | uint8_t boot_node_name[WWN_SIZE]; | |
1538 | uint8_t boot_lun_number; | |
1539 | uint8_t reset_delay; | |
1540 | uint8_t port_down_retry_count; | |
1541 | uint8_t boot_id_number; | |
1542 | uint16_t max_luns_per_target; | |
1543 | uint8_t fcode_boot_port_name[WWN_SIZE]; | |
1544 | uint8_t alternate_port_name[WWN_SIZE]; | |
1545 | uint8_t alternate_node_name[WWN_SIZE]; | |
1546 | ||
1547 | /* | |
1548 | * BIT 0 = Selective Login | |
1549 | * BIT 1 = Alt-Boot Enable | |
1550 | * BIT 2 = | |
1551 | * BIT 3 = Boot Order List | |
1552 | * BIT 4 = | |
1553 | * BIT 5 = Selective LUN | |
1554 | * BIT 6 = | |
1555 | * BIT 7 = unused | |
1556 | */ | |
1557 | uint8_t efi_parameters; | |
1558 | ||
1559 | uint8_t link_down_timeout; | |
1560 | ||
cca5335c | 1561 | uint8_t adapter_id[16]; |
1da177e4 LT |
1562 | |
1563 | uint8_t alt1_boot_node_name[WWN_SIZE]; | |
1564 | uint16_t alt1_boot_lun_number; | |
1565 | uint8_t alt2_boot_node_name[WWN_SIZE]; | |
1566 | uint16_t alt2_boot_lun_number; | |
1567 | uint8_t alt3_boot_node_name[WWN_SIZE]; | |
1568 | uint16_t alt3_boot_lun_number; | |
1569 | uint8_t alt4_boot_node_name[WWN_SIZE]; | |
1570 | uint16_t alt4_boot_lun_number; | |
1571 | uint8_t alt5_boot_node_name[WWN_SIZE]; | |
1572 | uint16_t alt5_boot_lun_number; | |
1573 | uint8_t alt6_boot_node_name[WWN_SIZE]; | |
1574 | uint16_t alt6_boot_lun_number; | |
1575 | uint8_t alt7_boot_node_name[WWN_SIZE]; | |
1576 | uint16_t alt7_boot_lun_number; | |
1577 | ||
1578 | uint8_t reserved_3[2]; | |
1579 | ||
1580 | /* Offset 200-215 : Model Number */ | |
1581 | uint8_t model_number[16]; | |
1582 | ||
1583 | /* OEM related items */ | |
1584 | uint8_t oem_specific[16]; | |
1585 | ||
1586 | /* | |
1587 | * NVRAM Adapter Features offset 232-239 | |
1588 | * | |
1589 | * LSB BIT 0 = External GBIC | |
1590 | * LSB BIT 1 = Risc RAM parity | |
1591 | * LSB BIT 2 = Buffer Plus Module | |
1592 | * LSB BIT 3 = Multi Chip Adapter | |
1593 | * LSB BIT 4 = Internal connector | |
1594 | * LSB BIT 5 = | |
1595 | * LSB BIT 6 = | |
1596 | * LSB BIT 7 = | |
1597 | * | |
1598 | * MSB BIT 0 = | |
1599 | * MSB BIT 1 = | |
1600 | * MSB BIT 2 = | |
1601 | * MSB BIT 3 = | |
1602 | * MSB BIT 4 = | |
1603 | * MSB BIT 5 = | |
1604 | * MSB BIT 6 = | |
1605 | * MSB BIT 7 = | |
1606 | */ | |
1607 | uint8_t adapter_features[2]; | |
1608 | ||
1609 | uint8_t reserved_4[16]; | |
1610 | ||
1611 | /* Subsystem vendor ID for ISP2200 */ | |
1612 | uint16_t subsystem_vendor_id_2200; | |
1613 | ||
1614 | /* Subsystem device ID for ISP2200 */ | |
1615 | uint16_t subsystem_device_id_2200; | |
1616 | ||
1617 | uint8_t reserved_5; | |
1618 | uint8_t checksum; | |
1619 | } nvram_t; | |
1620 | ||
1621 | /* | |
1622 | * ISP queue - response queue entry definition. | |
1623 | */ | |
1624 | typedef struct { | |
2d70c103 NB |
1625 | uint8_t entry_type; /* Entry type. */ |
1626 | uint8_t entry_count; /* Entry count. */ | |
1627 | uint8_t sys_define; /* System defined. */ | |
1628 | uint8_t entry_status; /* Entry Status. */ | |
1629 | uint32_t handle; /* System defined handle */ | |
1630 | uint8_t data[52]; | |
1da177e4 LT |
1631 | uint32_t signature; |
1632 | #define RESPONSE_PROCESSED 0xDEADDEAD /* Signature */ | |
1633 | } response_t; | |
1634 | ||
2d70c103 NB |
1635 | /* |
1636 | * ISP queue - ATIO queue entry definition. | |
1637 | */ | |
1638 | struct atio { | |
1639 | uint8_t entry_type; /* Entry type. */ | |
1640 | uint8_t entry_count; /* Entry count. */ | |
5f35509d QT |
1641 | __le16 attr_n_length; |
1642 | uint8_t data[56]; | |
2d70c103 NB |
1643 | uint32_t signature; |
1644 | #define ATIO_PROCESSED 0xDEADDEAD /* Signature */ | |
1645 | }; | |
1646 | ||
1da177e4 LT |
1647 | typedef union { |
1648 | uint16_t extended; | |
1649 | struct { | |
1650 | uint8_t reserved; | |
1651 | uint8_t standard; | |
1652 | } id; | |
1653 | } target_id_t; | |
1654 | ||
1655 | #define SET_TARGET_ID(ha, to, from) \ | |
1656 | do { \ | |
1657 | if (HAS_EXTENDED_IDS(ha)) \ | |
1658 | to.extended = cpu_to_le16(from); \ | |
1659 | else \ | |
1660 | to.id.standard = (uint8_t)from; \ | |
1661 | } while (0) | |
1662 | ||
1663 | /* | |
1664 | * ISP queue - command entry structure definition. | |
1665 | */ | |
1666 | #define COMMAND_TYPE 0x11 /* Command entry */ | |
1da177e4 LT |
1667 | typedef struct { |
1668 | uint8_t entry_type; /* Entry type. */ | |
1669 | uint8_t entry_count; /* Entry count. */ | |
1670 | uint8_t sys_define; /* System defined. */ | |
1671 | uint8_t entry_status; /* Entry Status. */ | |
1672 | uint32_t handle; /* System handle. */ | |
1673 | target_id_t target; /* SCSI ID */ | |
1674 | uint16_t lun; /* SCSI LUN */ | |
1675 | uint16_t control_flags; /* Control flags. */ | |
1676 | #define CF_WRITE BIT_6 | |
1677 | #define CF_READ BIT_5 | |
1678 | #define CF_SIMPLE_TAG BIT_3 | |
1679 | #define CF_ORDERED_TAG BIT_2 | |
1680 | #define CF_HEAD_TAG BIT_1 | |
1681 | uint16_t reserved_1; | |
1682 | uint16_t timeout; /* Command timeout. */ | |
1683 | uint16_t dseg_count; /* Data segment count. */ | |
1684 | uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */ | |
1685 | uint32_t byte_count; /* Total byte count. */ | |
1686 | uint32_t dseg_0_address; /* Data segment 0 address. */ | |
1687 | uint32_t dseg_0_length; /* Data segment 0 length. */ | |
1688 | uint32_t dseg_1_address; /* Data segment 1 address. */ | |
1689 | uint32_t dseg_1_length; /* Data segment 1 length. */ | |
1690 | uint32_t dseg_2_address; /* Data segment 2 address. */ | |
1691 | uint32_t dseg_2_length; /* Data segment 2 length. */ | |
1692 | } cmd_entry_t; | |
1693 | ||
1694 | /* | |
1695 | * ISP queue - 64-Bit addressing, command entry structure definition. | |
1696 | */ | |
1697 | #define COMMAND_A64_TYPE 0x19 /* Command A64 entry */ | |
1698 | typedef struct { | |
1699 | uint8_t entry_type; /* Entry type. */ | |
1700 | uint8_t entry_count; /* Entry count. */ | |
1701 | uint8_t sys_define; /* System defined. */ | |
1702 | uint8_t entry_status; /* Entry Status. */ | |
1703 | uint32_t handle; /* System handle. */ | |
1704 | target_id_t target; /* SCSI ID */ | |
1705 | uint16_t lun; /* SCSI LUN */ | |
1706 | uint16_t control_flags; /* Control flags. */ | |
1707 | uint16_t reserved_1; | |
1708 | uint16_t timeout; /* Command timeout. */ | |
1709 | uint16_t dseg_count; /* Data segment count. */ | |
1710 | uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */ | |
1711 | uint32_t byte_count; /* Total byte count. */ | |
1712 | uint32_t dseg_0_address[2]; /* Data segment 0 address. */ | |
1713 | uint32_t dseg_0_length; /* Data segment 0 length. */ | |
1714 | uint32_t dseg_1_address[2]; /* Data segment 1 address. */ | |
1715 | uint32_t dseg_1_length; /* Data segment 1 length. */ | |
1716 | } cmd_a64_entry_t, request_t; | |
1717 | ||
1718 | /* | |
1719 | * ISP queue - continuation entry structure definition. | |
1720 | */ | |
1721 | #define CONTINUE_TYPE 0x02 /* Continuation entry. */ | |
1722 | typedef struct { | |
1723 | uint8_t entry_type; /* Entry type. */ | |
1724 | uint8_t entry_count; /* Entry count. */ | |
1725 | uint8_t sys_define; /* System defined. */ | |
1726 | uint8_t entry_status; /* Entry Status. */ | |
1727 | uint32_t reserved; | |
1728 | uint32_t dseg_0_address; /* Data segment 0 address. */ | |
1729 | uint32_t dseg_0_length; /* Data segment 0 length. */ | |
1730 | uint32_t dseg_1_address; /* Data segment 1 address. */ | |
1731 | uint32_t dseg_1_length; /* Data segment 1 length. */ | |
1732 | uint32_t dseg_2_address; /* Data segment 2 address. */ | |
1733 | uint32_t dseg_2_length; /* Data segment 2 length. */ | |
1734 | uint32_t dseg_3_address; /* Data segment 3 address. */ | |
1735 | uint32_t dseg_3_length; /* Data segment 3 length. */ | |
1736 | uint32_t dseg_4_address; /* Data segment 4 address. */ | |
1737 | uint32_t dseg_4_length; /* Data segment 4 length. */ | |
1738 | uint32_t dseg_5_address; /* Data segment 5 address. */ | |
1739 | uint32_t dseg_5_length; /* Data segment 5 length. */ | |
1740 | uint32_t dseg_6_address; /* Data segment 6 address. */ | |
1741 | uint32_t dseg_6_length; /* Data segment 6 length. */ | |
1742 | } cont_entry_t; | |
1743 | ||
1744 | /* | |
1745 | * ISP queue - 64-Bit addressing, continuation entry structure definition. | |
1746 | */ | |
1747 | #define CONTINUE_A64_TYPE 0x0A /* Continuation A64 entry. */ | |
1748 | typedef struct { | |
1749 | uint8_t entry_type; /* Entry type. */ | |
1750 | uint8_t entry_count; /* Entry count. */ | |
1751 | uint8_t sys_define; /* System defined. */ | |
1752 | uint8_t entry_status; /* Entry Status. */ | |
1753 | uint32_t dseg_0_address[2]; /* Data segment 0 address. */ | |
1754 | uint32_t dseg_0_length; /* Data segment 0 length. */ | |
1755 | uint32_t dseg_1_address[2]; /* Data segment 1 address. */ | |
1756 | uint32_t dseg_1_length; /* Data segment 1 length. */ | |
1757 | uint32_t dseg_2_address [2]; /* Data segment 2 address. */ | |
1758 | uint32_t dseg_2_length; /* Data segment 2 length. */ | |
1759 | uint32_t dseg_3_address[2]; /* Data segment 3 address. */ | |
1760 | uint32_t dseg_3_length; /* Data segment 3 length. */ | |
1761 | uint32_t dseg_4_address[2]; /* Data segment 4 address. */ | |
1762 | uint32_t dseg_4_length; /* Data segment 4 length. */ | |
1763 | } cont_a64_entry_t; | |
1764 | ||
bad75002 | 1765 | #define PO_MODE_DIF_INSERT 0 |
9e522cd8 AE |
1766 | #define PO_MODE_DIF_REMOVE 1 |
1767 | #define PO_MODE_DIF_PASS 2 | |
1768 | #define PO_MODE_DIF_REPLACE 3 | |
1769 | #define PO_MODE_DIF_TCP_CKSUM 6 | |
bad75002 | 1770 | #define PO_ENABLE_INCR_GUARD_SEED BIT_3 |
bad75002 | 1771 | #define PO_DISABLE_GUARD_CHECK BIT_4 |
f83adb61 QT |
1772 | #define PO_DISABLE_INCR_REF_TAG BIT_5 |
1773 | #define PO_DIS_HEADER_MODE BIT_7 | |
1774 | #define PO_ENABLE_DIF_BUNDLING BIT_8 | |
1775 | #define PO_DIS_FRAME_MODE BIT_9 | |
1776 | #define PO_DIS_VALD_APP_ESC BIT_10 /* Dis validation for escape tag/ffffh */ | |
1777 | #define PO_DIS_VALD_APP_REF_ESC BIT_11 | |
1778 | ||
1779 | #define PO_DIS_APP_TAG_REPL BIT_12 /* disable REG Tag replacement */ | |
1780 | #define PO_DIS_REF_TAG_REPL BIT_13 | |
1781 | #define PO_DIS_APP_TAG_VALD BIT_14 /* disable REF Tag validation */ | |
1782 | #define PO_DIS_REF_TAG_VALD BIT_15 | |
1783 | ||
bad75002 AE |
1784 | /* |
1785 | * ISP queue - 64-Bit addressing, continuation crc entry structure definition. | |
1786 | */ | |
1787 | struct crc_context { | |
1788 | uint32_t handle; /* System handle. */ | |
c7ee3bd4 QT |
1789 | __le32 ref_tag; |
1790 | __le16 app_tag; | |
bad75002 AE |
1791 | uint8_t ref_tag_mask[4]; /* Validation/Replacement Mask*/ |
1792 | uint8_t app_tag_mask[2]; /* Validation/Replacement Mask*/ | |
c7ee3bd4 QT |
1793 | __le16 guard_seed; /* Initial Guard Seed */ |
1794 | __le16 prot_opts; /* Requested Data Protection Mode */ | |
1795 | __le16 blk_size; /* Data size in bytes */ | |
bad75002 AE |
1796 | uint16_t runt_blk_guard; /* Guard value for runt block (tape |
1797 | * only) */ | |
c7ee3bd4 | 1798 | __le32 byte_count; /* Total byte count/ total data |
bad75002 AE |
1799 | * transfer count */ |
1800 | union { | |
1801 | struct { | |
1802 | uint32_t reserved_1; | |
1803 | uint16_t reserved_2; | |
1804 | uint16_t reserved_3; | |
1805 | uint32_t reserved_4; | |
1806 | uint32_t data_address[2]; | |
1807 | uint32_t data_length; | |
1808 | uint32_t reserved_5[2]; | |
1809 | uint32_t reserved_6; | |
1810 | } nobundling; | |
1811 | struct { | |
c7ee3bd4 | 1812 | __le32 dif_byte_count; /* Total DIF byte |
bad75002 AE |
1813 | * count */ |
1814 | uint16_t reserved_1; | |
c7ee3bd4 | 1815 | __le16 dseg_count; /* Data segment count */ |
bad75002 AE |
1816 | uint32_t reserved_2; |
1817 | uint32_t data_address[2]; | |
1818 | uint32_t data_length; | |
1819 | uint32_t dif_address[2]; | |
1820 | uint32_t dif_length; /* Data segment 0 | |
1821 | * length */ | |
1822 | } bundling; | |
1823 | } u; | |
1824 | ||
1825 | struct fcp_cmnd fcp_cmnd; | |
1826 | dma_addr_t crc_ctx_dma; | |
1827 | /* List of DMA context transfers */ | |
1828 | struct list_head dsd_list; | |
1829 | ||
1830 | /* This structure should not exceed 512 bytes */ | |
1831 | }; | |
1832 | ||
1833 | #define CRC_CONTEXT_LEN_FW (offsetof(struct crc_context, fcp_cmnd.lun)) | |
1834 | #define CRC_CONTEXT_FCPCMND_OFF (offsetof(struct crc_context, fcp_cmnd.lun)) | |
1835 | ||
1da177e4 LT |
1836 | /* |
1837 | * ISP queue - status entry structure definition. | |
1838 | */ | |
1839 | #define STATUS_TYPE 0x03 /* Status entry. */ | |
1840 | typedef struct { | |
1841 | uint8_t entry_type; /* Entry type. */ | |
1842 | uint8_t entry_count; /* Entry count. */ | |
1843 | uint8_t sys_define; /* System defined. */ | |
1844 | uint8_t entry_status; /* Entry Status. */ | |
1845 | uint32_t handle; /* System handle. */ | |
1846 | uint16_t scsi_status; /* SCSI status. */ | |
1847 | uint16_t comp_status; /* Completion status. */ | |
1848 | uint16_t state_flags; /* State flags. */ | |
1849 | uint16_t status_flags; /* Status flags. */ | |
1850 | uint16_t rsp_info_len; /* Response Info Length. */ | |
1851 | uint16_t req_sense_length; /* Request sense data length. */ | |
1852 | uint32_t residual_length; /* Residual transfer length. */ | |
1853 | uint8_t rsp_info[8]; /* FCP response information. */ | |
1854 | uint8_t req_sense_data[32]; /* Request sense data. */ | |
1855 | } sts_entry_t; | |
1856 | ||
1857 | /* | |
1858 | * Status entry entry status | |
1859 | */ | |
3d71644c | 1860 | #define RF_RQ_DMA_ERROR BIT_6 /* Request Queue DMA error. */ |
1da177e4 LT |
1861 | #define RF_INV_E_ORDER BIT_5 /* Invalid entry order. */ |
1862 | #define RF_INV_E_COUNT BIT_4 /* Invalid entry count. */ | |
1863 | #define RF_INV_E_PARAM BIT_3 /* Invalid entry parameter. */ | |
1864 | #define RF_INV_E_TYPE BIT_2 /* Invalid entry type. */ | |
1865 | #define RF_BUSY BIT_1 /* Busy */ | |
3d71644c AV |
1866 | #define RF_MASK (RF_RQ_DMA_ERROR | RF_INV_E_ORDER | RF_INV_E_COUNT | \ |
1867 | RF_INV_E_PARAM | RF_INV_E_TYPE | RF_BUSY) | |
1868 | #define RF_MASK_24XX (RF_INV_E_ORDER | RF_INV_E_COUNT | RF_INV_E_PARAM | \ | |
1869 | RF_INV_E_TYPE) | |
1da177e4 LT |
1870 | |
1871 | /* | |
1872 | * Status entry SCSI status bit definitions. | |
1873 | */ | |
1874 | #define SS_MASK 0xfff /* Reserved bits BIT_12-BIT_15*/ | |
1875 | #define SS_RESIDUAL_UNDER BIT_11 | |
1876 | #define SS_RESIDUAL_OVER BIT_10 | |
1877 | #define SS_SENSE_LEN_VALID BIT_9 | |
1878 | #define SS_RESPONSE_INFO_LEN_VALID BIT_8 | |
df2e32c5 | 1879 | #define SS_SCSI_STATUS_BYTE 0xff |
1da177e4 LT |
1880 | |
1881 | #define SS_RESERVE_CONFLICT (BIT_4 | BIT_3) | |
1882 | #define SS_BUSY_CONDITION BIT_3 | |
1883 | #define SS_CONDITION_MET BIT_2 | |
1884 | #define SS_CHECK_CONDITION BIT_1 | |
1885 | ||
1886 | /* | |
1887 | * Status entry completion status | |
1888 | */ | |
1889 | #define CS_COMPLETE 0x0 /* No errors */ | |
1890 | #define CS_INCOMPLETE 0x1 /* Incomplete transfer of cmd. */ | |
1891 | #define CS_DMA 0x2 /* A DMA direction error. */ | |
1892 | #define CS_TRANSPORT 0x3 /* Transport error. */ | |
1893 | #define CS_RESET 0x4 /* SCSI bus reset occurred */ | |
1894 | #define CS_ABORTED 0x5 /* System aborted command. */ | |
1895 | #define CS_TIMEOUT 0x6 /* Timeout error. */ | |
1896 | #define CS_DATA_OVERRUN 0x7 /* Data overrun. */ | |
bad75002 | 1897 | #define CS_DIF_ERROR 0xC /* DIF error detected */ |
1da177e4 LT |
1898 | |
1899 | #define CS_DATA_UNDERRUN 0x15 /* Data Underrun. */ | |
1900 | #define CS_QUEUE_FULL 0x1C /* Queue Full. */ | |
1901 | #define CS_PORT_UNAVAILABLE 0x28 /* Port unavailable */ | |
1902 | /* (selection timeout) */ | |
1903 | #define CS_PORT_LOGGED_OUT 0x29 /* Port Logged Out */ | |
1904 | #define CS_PORT_CONFIG_CHG 0x2A /* Port Configuration Changed */ | |
1905 | #define CS_PORT_BUSY 0x2B /* Port Busy */ | |
1906 | #define CS_COMPLETE_CHKCOND 0x30 /* Error? */ | |
f934c9d0 CD |
1907 | #define CS_IOCB_ERROR 0x31 /* Generic error for IOCB request |
1908 | failure */ | |
1da177e4 LT |
1909 | #define CS_BAD_PAYLOAD 0x80 /* Driver defined */ |
1910 | #define CS_UNKNOWN 0x81 /* Driver defined */ | |
1911 | #define CS_RETRY 0x82 /* Driver defined */ | |
1912 | #define CS_LOOP_DOWN_ABORT 0x83 /* Driver defined */ | |
1913 | ||
a9b6f722 SK |
1914 | #define CS_BIDIR_RD_OVERRUN 0x700 |
1915 | #define CS_BIDIR_RD_WR_OVERRUN 0x707 | |
1916 | #define CS_BIDIR_RD_OVERRUN_WR_UNDERRUN 0x715 | |
1917 | #define CS_BIDIR_RD_UNDERRUN 0x1500 | |
1918 | #define CS_BIDIR_RD_UNDERRUN_WR_OVERRUN 0x1507 | |
1919 | #define CS_BIDIR_RD_WR_UNDERRUN 0x1515 | |
1920 | #define CS_BIDIR_DMA 0x200 | |
1da177e4 LT |
1921 | /* |
1922 | * Status entry status flags | |
1923 | */ | |
1924 | #define SF_ABTS_TERMINATED BIT_10 | |
1925 | #define SF_LOGOUT_SENT BIT_13 | |
1926 | ||
1927 | /* | |
1928 | * ISP queue - status continuation entry structure definition. | |
1929 | */ | |
1930 | #define STATUS_CONT_TYPE 0x10 /* Status continuation entry. */ | |
1931 | typedef struct { | |
1932 | uint8_t entry_type; /* Entry type. */ | |
1933 | uint8_t entry_count; /* Entry count. */ | |
1934 | uint8_t sys_define; /* System defined. */ | |
1935 | uint8_t entry_status; /* Entry Status. */ | |
1936 | uint8_t data[60]; /* data */ | |
1937 | } sts_cont_entry_t; | |
1938 | ||
1939 | /* | |
1940 | * ISP queue - RIO Type 1 status entry (32 bit I/O entry handles) | |
1941 | * structure definition. | |
1942 | */ | |
1943 | #define STATUS_TYPE_21 0x21 /* Status entry. */ | |
1944 | typedef struct { | |
1945 | uint8_t entry_type; /* Entry type. */ | |
1946 | uint8_t entry_count; /* Entry count. */ | |
1947 | uint8_t handle_count; /* Handle count. */ | |
1948 | uint8_t entry_status; /* Entry Status. */ | |
1949 | uint32_t handle[15]; /* System handles. */ | |
1950 | } sts21_entry_t; | |
1951 | ||
1952 | /* | |
1953 | * ISP queue - RIO Type 2 status entry (16 bit I/O entry handles) | |
1954 | * structure definition. | |
1955 | */ | |
1956 | #define STATUS_TYPE_22 0x22 /* Status entry. */ | |
1957 | typedef struct { | |
1958 | uint8_t entry_type; /* Entry type. */ | |
1959 | uint8_t entry_count; /* Entry count. */ | |
1960 | uint8_t handle_count; /* Handle count. */ | |
1961 | uint8_t entry_status; /* Entry Status. */ | |
1962 | uint16_t handle[30]; /* System handles. */ | |
1963 | } sts22_entry_t; | |
1964 | ||
1965 | /* | |
1966 | * ISP queue - marker entry structure definition. | |
1967 | */ | |
1968 | #define MARKER_TYPE 0x04 /* Marker entry. */ | |
1969 | typedef struct { | |
1970 | uint8_t entry_type; /* Entry type. */ | |
1971 | uint8_t entry_count; /* Entry count. */ | |
1972 | uint8_t handle_count; /* Handle count. */ | |
1973 | uint8_t entry_status; /* Entry Status. */ | |
1974 | uint32_t sys_define_2; /* System defined. */ | |
1975 | target_id_t target; /* SCSI ID */ | |
1976 | uint8_t modifier; /* Modifier (7-0). */ | |
1977 | #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */ | |
1978 | #define MK_SYNC_ID 1 /* Synchronize ID */ | |
1979 | #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */ | |
1980 | #define MK_SYNC_LIP 3 /* Synchronize all ID/LUN, */ | |
1981 | /* clear port changed, */ | |
1982 | /* use sequence number. */ | |
1983 | uint8_t reserved_1; | |
1984 | uint16_t sequence_number; /* Sequence number of event */ | |
1985 | uint16_t lun; /* SCSI LUN */ | |
1986 | uint8_t reserved_2[48]; | |
1987 | } mrk_entry_t; | |
1988 | ||
1989 | /* | |
1990 | * ISP queue - Management Server entry structure definition. | |
1991 | */ | |
1992 | #define MS_IOCB_TYPE 0x29 /* Management Server IOCB entry */ | |
1993 | typedef struct { | |
1994 | uint8_t entry_type; /* Entry type. */ | |
1995 | uint8_t entry_count; /* Entry count. */ | |
1996 | uint8_t handle_count; /* Handle count. */ | |
1997 | uint8_t entry_status; /* Entry Status. */ | |
1998 | uint32_t handle1; /* System handle. */ | |
1999 | target_id_t loop_id; | |
2000 | uint16_t status; | |
2001 | uint16_t control_flags; /* Control flags. */ | |
2002 | uint16_t reserved2; | |
2003 | uint16_t timeout; | |
2004 | uint16_t cmd_dsd_count; | |
2005 | uint16_t total_dsd_count; | |
2006 | uint8_t type; | |
2007 | uint8_t r_ctl; | |
2008 | uint16_t rx_id; | |
2009 | uint16_t reserved3; | |
2010 | uint32_t handle2; | |
2011 | uint32_t rsp_bytecount; | |
2012 | uint32_t req_bytecount; | |
2013 | uint32_t dseg_req_address[2]; /* Data segment 0 address. */ | |
2014 | uint32_t dseg_req_length; /* Data segment 0 length. */ | |
2015 | uint32_t dseg_rsp_address[2]; /* Data segment 1 address. */ | |
2016 | uint32_t dseg_rsp_length; /* Data segment 1 length. */ | |
2017 | } ms_iocb_entry_t; | |
2018 | ||
2019 | ||
2020 | /* | |
2021 | * ISP queue - Mailbox Command entry structure definition. | |
2022 | */ | |
2023 | #define MBX_IOCB_TYPE 0x39 | |
2024 | struct mbx_entry { | |
2025 | uint8_t entry_type; | |
2026 | uint8_t entry_count; | |
2027 | uint8_t sys_define1; | |
2028 | /* Use sys_define1 for source type */ | |
2029 | #define SOURCE_SCSI 0x00 | |
2030 | #define SOURCE_IP 0x01 | |
2031 | #define SOURCE_VI 0x02 | |
2032 | #define SOURCE_SCTP 0x03 | |
2033 | #define SOURCE_MP 0x04 | |
2034 | #define SOURCE_MPIOCTL 0x05 | |
2035 | #define SOURCE_ASYNC_IOCB 0x07 | |
2036 | ||
2037 | uint8_t entry_status; | |
2038 | ||
2039 | uint32_t handle; | |
2040 | target_id_t loop_id; | |
2041 | ||
2042 | uint16_t status; | |
2043 | uint16_t state_flags; | |
2044 | uint16_t status_flags; | |
2045 | ||
2046 | uint32_t sys_define2[2]; | |
2047 | ||
2048 | uint16_t mb0; | |
2049 | uint16_t mb1; | |
2050 | uint16_t mb2; | |
2051 | uint16_t mb3; | |
2052 | uint16_t mb6; | |
2053 | uint16_t mb7; | |
2054 | uint16_t mb9; | |
2055 | uint16_t mb10; | |
2056 | uint32_t reserved_2[2]; | |
2057 | uint8_t node_name[WWN_SIZE]; | |
2058 | uint8_t port_name[WWN_SIZE]; | |
2059 | }; | |
2060 | ||
5d964837 QT |
2061 | #ifndef IMMED_NOTIFY_TYPE |
2062 | #define IMMED_NOTIFY_TYPE 0x0D /* Immediate notify entry. */ | |
2063 | /* | |
2064 | * ISP queue - immediate notify entry structure definition. | |
2065 | * This is sent by the ISP to the Target driver. | |
2066 | * This IOCB would have report of events sent by the | |
2067 | * initiator, that needs to be handled by the target | |
2068 | * driver immediately. | |
2069 | */ | |
2070 | struct imm_ntfy_from_isp { | |
2071 | uint8_t entry_type; /* Entry type. */ | |
2072 | uint8_t entry_count; /* Entry count. */ | |
2073 | uint8_t sys_define; /* System defined. */ | |
2074 | uint8_t entry_status; /* Entry Status. */ | |
2075 | union { | |
2076 | struct { | |
2077 | uint32_t sys_define_2; /* System defined. */ | |
2078 | target_id_t target; | |
2079 | uint16_t lun; | |
2080 | uint8_t target_id; | |
2081 | uint8_t reserved_1; | |
2082 | uint16_t status_modifier; | |
2083 | uint16_t status; | |
2084 | uint16_t task_flags; | |
2085 | uint16_t seq_id; | |
2086 | uint16_t srr_rx_id; | |
2087 | uint32_t srr_rel_offs; | |
2088 | uint16_t srr_ui; | |
2089 | #define SRR_IU_DATA_IN 0x1 | |
2090 | #define SRR_IU_DATA_OUT 0x5 | |
2091 | #define SRR_IU_STATUS 0x7 | |
2092 | uint16_t srr_ox_id; | |
2093 | uint8_t reserved_2[28]; | |
2094 | } isp2x; | |
2095 | struct { | |
2096 | uint32_t reserved; | |
2097 | uint16_t nport_handle; | |
2098 | uint16_t reserved_2; | |
2099 | uint16_t flags; | |
2100 | #define NOTIFY24XX_FLAGS_GLOBAL_TPRLO BIT_1 | |
2101 | #define NOTIFY24XX_FLAGS_PUREX_IOCB BIT_0 | |
2102 | uint16_t srr_rx_id; | |
2103 | uint16_t status; | |
2104 | uint8_t status_subcode; | |
2105 | uint8_t fw_handle; | |
2106 | uint32_t exchange_address; | |
2107 | uint32_t srr_rel_offs; | |
2108 | uint16_t srr_ui; | |
2109 | uint16_t srr_ox_id; | |
2110 | union { | |
2111 | struct { | |
2112 | uint8_t node_name[8]; | |
2113 | } plogi; /* PLOGI/ADISC/PDISC */ | |
2114 | struct { | |
2115 | /* PRLI word 3 bit 0-15 */ | |
2116 | uint16_t wd3_lo; | |
2117 | uint8_t resv0[6]; | |
2118 | } prli; | |
2119 | struct { | |
2120 | uint8_t port_id[3]; | |
2121 | uint8_t resv1; | |
2122 | uint16_t nport_handle; | |
2123 | uint16_t resv2; | |
2124 | } req_els; | |
2125 | } u; | |
2126 | uint8_t port_name[8]; | |
2127 | uint8_t resv3[3]; | |
2128 | uint8_t vp_index; | |
2129 | uint32_t reserved_5; | |
2130 | uint8_t port_id[3]; | |
2131 | uint8_t reserved_6; | |
2132 | } isp24; | |
2133 | } u; | |
2134 | uint16_t reserved_7; | |
2135 | uint16_t ox_id; | |
2136 | } __packed; | |
2137 | #endif | |
2138 | ||
1da177e4 LT |
2139 | /* |
2140 | * ISP request and response queue entry sizes | |
2141 | */ | |
2142 | #define RESPONSE_ENTRY_SIZE (sizeof(response_t)) | |
2143 | #define REQUEST_ENTRY_SIZE (sizeof(request_t)) | |
2144 | ||
2145 | ||
2146 | /* | |
2147 | * 24 bit port ID type definition. | |
2148 | */ | |
2149 | typedef union { | |
2150 | uint32_t b24 : 24; | |
2151 | ||
2152 | struct { | |
b889d531 MN |
2153 | #ifdef __BIG_ENDIAN |
2154 | uint8_t domain; | |
2155 | uint8_t area; | |
2156 | uint8_t al_pa; | |
0fd30f77 | 2157 | #elif defined(__LITTLE_ENDIAN) |
1da177e4 LT |
2158 | uint8_t al_pa; |
2159 | uint8_t area; | |
2160 | uint8_t domain; | |
b889d531 MN |
2161 | #else |
2162 | #error "__BIG_ENDIAN or __LITTLE_ENDIAN must be defined!" | |
2163 | #endif | |
1da177e4 LT |
2164 | uint8_t rsvd_1; |
2165 | } b; | |
2166 | } port_id_t; | |
2167 | #define INVALID_PORT_ID 0xFFFFFF | |
2168 | ||
2169 | /* | |
2170 | * Switch info gathering structure. | |
2171 | */ | |
2172 | typedef struct { | |
2173 | port_id_t d_id; | |
2174 | uint8_t node_name[WWN_SIZE]; | |
2175 | uint8_t port_name[WWN_SIZE]; | |
d8b45213 | 2176 | uint8_t fabric_port_name[WWN_SIZE]; |
d8b45213 | 2177 | uint16_t fp_speed; |
e8c72ba5 | 2178 | uint8_t fc4_type; |
a5d42f4c | 2179 | uint8_t fc4f_nvme; /* nvme fc4 feature bits */ |
1da177e4 LT |
2180 | } sw_info_t; |
2181 | ||
e8c72ba5 CD |
2182 | /* FCP-4 types */ |
2183 | #define FC4_TYPE_FCP_SCSI 0x08 | |
2184 | #define FC4_TYPE_OTHER 0x0 | |
2185 | #define FC4_TYPE_UNKNOWN 0xff | |
2186 | ||
726b8548 QT |
2187 | /* mailbox command 4G & above */ |
2188 | struct mbx_24xx_entry { | |
2189 | uint8_t entry_type; | |
2190 | uint8_t entry_count; | |
2191 | uint8_t sys_define1; | |
2192 | uint8_t entry_status; | |
2193 | uint32_t handle; | |
2194 | uint16_t mb[28]; | |
2195 | }; | |
2196 | ||
2197 | #define IOCB_SIZE 64 | |
2198 | ||
1da177e4 LT |
2199 | /* |
2200 | * Fibre channel port type. | |
2201 | */ | |
5d964837 | 2202 | typedef enum { |
1da177e4 LT |
2203 | FCT_UNKNOWN, |
2204 | FCT_RSCN, | |
2205 | FCT_SWITCH, | |
2206 | FCT_BROADCAST, | |
2207 | FCT_INITIATOR, | |
a5d42f4c DG |
2208 | FCT_TARGET, |
2209 | FCT_NVME | |
1da177e4 LT |
2210 | } fc_port_type_t; |
2211 | ||
726b8548 QT |
2212 | enum qla_sess_deletion { |
2213 | QLA_SESS_DELETION_NONE = 0, | |
2214 | QLA_SESS_DELETION_IN_PROGRESS, | |
2215 | QLA_SESS_DELETED, | |
2216 | }; | |
2217 | ||
5d964837 QT |
2218 | enum qlt_plogi_link_t { |
2219 | QLT_PLOGI_LINK_SAME_WWN, | |
2220 | QLT_PLOGI_LINK_CONFLICT, | |
2221 | QLT_PLOGI_LINK_MAX | |
2222 | }; | |
2223 | ||
2224 | struct qlt_plogi_ack_t { | |
2225 | struct list_head list; | |
2226 | struct imm_ntfy_from_isp iocb; | |
2227 | port_id_t id; | |
2228 | int ref_count; | |
726b8548 QT |
2229 | void *fcport; |
2230 | }; | |
2231 | ||
2232 | struct ct_sns_desc { | |
2233 | struct ct_sns_pkt *ct_sns; | |
2234 | dma_addr_t ct_sns_dma; | |
2235 | }; | |
2236 | ||
2237 | enum discovery_state { | |
2238 | DSC_DELETED, | |
2239 | DSC_GID_PN, | |
2240 | DSC_GNL, | |
2241 | DSC_LOGIN_PEND, | |
2242 | DSC_LOGIN_FAILED, | |
2243 | DSC_GPDB, | |
2244 | DSC_GPSC, | |
2245 | DSC_UPD_FCPORT, | |
2246 | DSC_LOGIN_COMPLETE, | |
2247 | DSC_DELETE_PEND, | |
2248 | }; | |
2249 | ||
2250 | enum login_state { /* FW control Target side */ | |
2251 | DSC_LS_LLIOCB_SENT = 2, | |
2252 | DSC_LS_PLOGI_PEND, | |
2253 | DSC_LS_PLOGI_COMP, | |
2254 | DSC_LS_PRLI_PEND, | |
2255 | DSC_LS_PRLI_COMP, | |
2256 | DSC_LS_PORT_UNAVAIL, | |
2257 | DSC_LS_PRLO_PEND = 9, | |
2258 | DSC_LS_LOGO_PEND, | |
2259 | }; | |
2260 | ||
2261 | enum fcport_mgt_event { | |
2262 | FCME_RELOGIN = 1, | |
2263 | FCME_RSCN, | |
2264 | FCME_GIDPN_DONE, | |
2265 | FCME_PLOGI_DONE, /* Initiator side sent LLIOCB */ | |
a5d42f4c | 2266 | FCME_PRLI_DONE, |
726b8548 QT |
2267 | FCME_GNL_DONE, |
2268 | FCME_GPSC_DONE, | |
2269 | FCME_GPDB_DONE, | |
2270 | FCME_GPNID_DONE, | |
a5d42f4c | 2271 | FCME_GFFID_DONE, |
726b8548 | 2272 | FCME_DELETE_DONE, |
5d964837 QT |
2273 | }; |
2274 | ||
41dc529a QT |
2275 | enum rscn_addr_format { |
2276 | RSCN_PORT_ADDR, | |
2277 | RSCN_AREA_ADDR, | |
2278 | RSCN_DOM_ADDR, | |
2279 | RSCN_FAB_ADDR, | |
2280 | }; | |
2281 | ||
1da177e4 LT |
2282 | /* |
2283 | * Fibre channel port structure. | |
2284 | */ | |
2285 | typedef struct fc_port { | |
2286 | struct list_head list; | |
7b867cf7 | 2287 | struct scsi_qla_host *vha; |
1da177e4 LT |
2288 | |
2289 | uint8_t node_name[WWN_SIZE]; | |
2290 | uint8_t port_name[WWN_SIZE]; | |
2291 | port_id_t d_id; | |
2292 | uint16_t loop_id; | |
2293 | uint16_t old_loop_id; | |
2294 | ||
5d964837 QT |
2295 | unsigned int conf_compl_supported:1; |
2296 | unsigned int deleted:2; | |
2297 | unsigned int local:1; | |
2298 | unsigned int logout_on_delete:1; | |
726b8548 | 2299 | unsigned int logo_ack_needed:1; |
5d964837 QT |
2300 | unsigned int keep_nport_handle:1; |
2301 | unsigned int send_els_logo:1; | |
726b8548 QT |
2302 | unsigned int login_pause:1; |
2303 | unsigned int login_succ:1; | |
5d964837 | 2304 | |
a5d42f4c | 2305 | struct work_struct nvme_del_work; |
5621b0dd | 2306 | struct completion nvme_del_done; |
a5d42f4c DG |
2307 | uint32_t nvme_prli_service_param; |
2308 | #define NVME_PRLI_SP_CONF BIT_7 | |
2309 | #define NVME_PRLI_SP_INITIATOR BIT_5 | |
2310 | #define NVME_PRLI_SP_TARGET BIT_4 | |
2311 | #define NVME_PRLI_SP_DISCOVERY BIT_3 | |
2312 | uint8_t nvme_flag; | |
2313 | #define NVME_FLAG_REGISTERED 4 | |
2314 | ||
726b8548 | 2315 | struct fc_port *conflict; |
5d964837 QT |
2316 | unsigned char logout_completed; |
2317 | int generation; | |
2318 | ||
2319 | struct se_session *se_sess; | |
2320 | struct kref sess_kref; | |
2321 | struct qla_tgt *tgt; | |
2322 | unsigned long expires; | |
2323 | struct list_head del_list_entry; | |
2324 | struct work_struct free_work; | |
2325 | ||
2326 | struct qlt_plogi_ack_t *plogi_link[QLT_PLOGI_LINK_MAX]; | |
2327 | ||
8ae6d9c7 GM |
2328 | uint16_t tgt_id; |
2329 | uint16_t old_tgt_id; | |
2330 | ||
09ff701a SR |
2331 | uint8_t fcp_prio; |
2332 | ||
d8b45213 AV |
2333 | uint8_t fabric_port_name[WWN_SIZE]; |
2334 | uint16_t fp_speed; | |
2335 | ||
1da177e4 LT |
2336 | fc_port_type_t port_type; |
2337 | ||
2338 | atomic_t state; | |
2339 | uint32_t flags; | |
2340 | ||
1da177e4 | 2341 | int login_retry; |
1da177e4 | 2342 | |
d97994dc | 2343 | struct fc_rport *rport, *drport; |
ad3e0eda | 2344 | u32 supported_classes; |
df7baa50 | 2345 | |
e8c72ba5 | 2346 | uint8_t fc4_type; |
a5d42f4c | 2347 | uint8_t fc4f_nvme; |
b3b02e6e | 2348 | uint8_t scan_state; |
8ae6d9c7 GM |
2349 | |
2350 | unsigned long last_queue_full; | |
2351 | unsigned long last_ramp_up; | |
2352 | ||
2353 | uint16_t port_id; | |
e05fe292 | 2354 | |
a5d42f4c DG |
2355 | struct nvme_fc_remote_port *nvme_remote_port; |
2356 | ||
e05fe292 | 2357 | unsigned long retry_delay_timestamp; |
a6ca8878 | 2358 | struct qla_tgt_sess *tgt_session; |
726b8548 QT |
2359 | struct ct_sns_desc ct_desc; |
2360 | enum discovery_state disc_state; | |
2361 | enum login_state fw_login_state; | |
5b33469a QT |
2362 | unsigned long plogi_nack_done_deadline; |
2363 | ||
726b8548 QT |
2364 | u32 login_gen, last_login_gen; |
2365 | u32 rscn_gen, last_rscn_gen; | |
2366 | u32 chip_reset; | |
2367 | struct list_head gnl_entry; | |
2368 | struct work_struct del_work; | |
2369 | u8 iocb[IOCB_SIZE]; | |
1da177e4 LT |
2370 | } fc_port_t; |
2371 | ||
726b8548 QT |
2372 | #define QLA_FCPORT_SCAN 1 |
2373 | #define QLA_FCPORT_FOUND 2 | |
2374 | ||
2375 | struct event_arg { | |
2376 | enum fcport_mgt_event event; | |
2377 | fc_port_t *fcport; | |
2378 | srb_t *sp; | |
2379 | port_id_t id; | |
2380 | u16 data[2], rc; | |
2381 | u8 port_name[WWN_SIZE]; | |
2382 | u32 iop[2]; | |
2383 | }; | |
2384 | ||
8ae6d9c7 GM |
2385 | #include "qla_mr.h" |
2386 | ||
1da177e4 LT |
2387 | /* |
2388 | * Fibre channel port/lun states. | |
2389 | */ | |
2390 | #define FCS_UNCONFIGURED 1 | |
2391 | #define FCS_DEVICE_DEAD 2 | |
2392 | #define FCS_DEVICE_LOST 3 | |
2393 | #define FCS_ONLINE 4 | |
1da177e4 | 2394 | |
ec426e10 CD |
2395 | static const char * const port_state_str[] = { |
2396 | "Unknown", | |
2397 | "UNCONFIGURED", | |
2398 | "DEAD", | |
2399 | "LOST", | |
2400 | "ONLINE" | |
2401 | }; | |
2402 | ||
1da177e4 LT |
2403 | /* |
2404 | * FC port flags. | |
2405 | */ | |
2406 | #define FCF_FABRIC_DEVICE BIT_0 | |
2407 | #define FCF_LOGIN_NEEDED BIT_1 | |
f08b7251 | 2408 | #define FCF_FCP2_DEVICE BIT_2 |
5ff1d584 | 2409 | #define FCF_ASYNC_SENT BIT_3 |
2d70c103 | 2410 | #define FCF_CONF_COMP_SUPPORTED BIT_4 |
1da177e4 LT |
2411 | |
2412 | /* No loop ID flag. */ | |
2413 | #define FC_NO_LOOP_ID 0x1000 | |
2414 | ||
1da177e4 LT |
2415 | /* |
2416 | * FC-CT interface | |
2417 | * | |
2418 | * NOTE: All structures are big-endian in form. | |
2419 | */ | |
2420 | ||
2421 | #define CT_REJECT_RESPONSE 0x8001 | |
2422 | #define CT_ACCEPT_RESPONSE 0x8002 | |
df57caba HM |
2423 | #define CT_REASON_INVALID_COMMAND_CODE 0x01 |
2424 | #define CT_REASON_CANNOT_PERFORM 0x09 | |
2425 | #define CT_REASON_COMMAND_UNSUPPORTED 0x0b | |
2426 | #define CT_EXPL_ALREADY_REGISTERED 0x10 | |
2427 | #define CT_EXPL_HBA_ATTR_NOT_REGISTERED 0x11 | |
2428 | #define CT_EXPL_MULTIPLE_HBA_ATTR 0x12 | |
2429 | #define CT_EXPL_INVALID_HBA_BLOCK_LENGTH 0x13 | |
2430 | #define CT_EXPL_MISSING_REQ_HBA_ATTR 0x14 | |
2431 | #define CT_EXPL_PORT_NOT_REGISTERED_ 0x15 | |
2432 | #define CT_EXPL_MISSING_HBA_ID_PORT_LIST 0x16 | |
2433 | #define CT_EXPL_HBA_NOT_REGISTERED 0x17 | |
2434 | #define CT_EXPL_PORT_ATTR_NOT_REGISTERED 0x20 | |
2435 | #define CT_EXPL_PORT_NOT_REGISTERED 0x21 | |
2436 | #define CT_EXPL_MULTIPLE_PORT_ATTR 0x22 | |
2437 | #define CT_EXPL_INVALID_PORT_BLOCK_LENGTH 0x23 | |
1da177e4 LT |
2438 | |
2439 | #define NS_N_PORT_TYPE 0x01 | |
2440 | #define NS_NL_PORT_TYPE 0x02 | |
2441 | #define NS_NX_PORT_TYPE 0x7F | |
2442 | ||
2443 | #define GA_NXT_CMD 0x100 | |
2444 | #define GA_NXT_REQ_SIZE (16 + 4) | |
2445 | #define GA_NXT_RSP_SIZE (16 + 620) | |
2446 | ||
2447 | #define GID_PT_CMD 0x1A1 | |
2448 | #define GID_PT_REQ_SIZE (16 + 4) | |
1da177e4 LT |
2449 | |
2450 | #define GPN_ID_CMD 0x112 | |
2451 | #define GPN_ID_REQ_SIZE (16 + 4) | |
2452 | #define GPN_ID_RSP_SIZE (16 + 8) | |
2453 | ||
2454 | #define GNN_ID_CMD 0x113 | |
2455 | #define GNN_ID_REQ_SIZE (16 + 4) | |
2456 | #define GNN_ID_RSP_SIZE (16 + 8) | |
2457 | ||
2458 | #define GFT_ID_CMD 0x117 | |
2459 | #define GFT_ID_REQ_SIZE (16 + 4) | |
2460 | #define GFT_ID_RSP_SIZE (16 + 32) | |
2461 | ||
726b8548 QT |
2462 | #define GID_PN_CMD 0x121 |
2463 | #define GID_PN_REQ_SIZE (16 + 8) | |
2464 | #define GID_PN_RSP_SIZE (16 + 4) | |
2465 | ||
1da177e4 LT |
2466 | #define RFT_ID_CMD 0x217 |
2467 | #define RFT_ID_REQ_SIZE (16 + 4 + 32) | |
2468 | #define RFT_ID_RSP_SIZE 16 | |
2469 | ||
2470 | #define RFF_ID_CMD 0x21F | |
2471 | #define RFF_ID_REQ_SIZE (16 + 4 + 2 + 1 + 1) | |
2472 | #define RFF_ID_RSP_SIZE 16 | |
2473 | ||
2474 | #define RNN_ID_CMD 0x213 | |
2475 | #define RNN_ID_REQ_SIZE (16 + 4 + 8) | |
2476 | #define RNN_ID_RSP_SIZE 16 | |
2477 | ||
2478 | #define RSNN_NN_CMD 0x239 | |
2479 | #define RSNN_NN_REQ_SIZE (16 + 8 + 1 + 255) | |
2480 | #define RSNN_NN_RSP_SIZE 16 | |
2481 | ||
d8b45213 AV |
2482 | #define GFPN_ID_CMD 0x11C |
2483 | #define GFPN_ID_REQ_SIZE (16 + 4) | |
2484 | #define GFPN_ID_RSP_SIZE (16 + 8) | |
2485 | ||
2486 | #define GPSC_CMD 0x127 | |
2487 | #define GPSC_REQ_SIZE (16 + 8) | |
2488 | #define GPSC_RSP_SIZE (16 + 2 + 2) | |
2489 | ||
e8c72ba5 CD |
2490 | #define GFF_ID_CMD 0x011F |
2491 | #define GFF_ID_REQ_SIZE (16 + 4) | |
2492 | #define GFF_ID_RSP_SIZE (16 + 128) | |
d8b45213 | 2493 | |
cca5335c AV |
2494 | /* |
2495 | * HBA attribute types. | |
2496 | */ | |
2497 | #define FDMI_HBA_ATTR_COUNT 9 | |
df57caba HM |
2498 | #define FDMIV2_HBA_ATTR_COUNT 17 |
2499 | #define FDMI_HBA_NODE_NAME 0x1 | |
2500 | #define FDMI_HBA_MANUFACTURER 0x2 | |
2501 | #define FDMI_HBA_SERIAL_NUMBER 0x3 | |
2502 | #define FDMI_HBA_MODEL 0x4 | |
2503 | #define FDMI_HBA_MODEL_DESCRIPTION 0x5 | |
2504 | #define FDMI_HBA_HARDWARE_VERSION 0x6 | |
2505 | #define FDMI_HBA_DRIVER_VERSION 0x7 | |
2506 | #define FDMI_HBA_OPTION_ROM_VERSION 0x8 | |
2507 | #define FDMI_HBA_FIRMWARE_VERSION 0x9 | |
cca5335c AV |
2508 | #define FDMI_HBA_OS_NAME_AND_VERSION 0xa |
2509 | #define FDMI_HBA_MAXIMUM_CT_PAYLOAD_LENGTH 0xb | |
df57caba HM |
2510 | #define FDMI_HBA_NODE_SYMBOLIC_NAME 0xc |
2511 | #define FDMI_HBA_VENDOR_ID 0xd | |
2512 | #define FDMI_HBA_NUM_PORTS 0xe | |
2513 | #define FDMI_HBA_FABRIC_NAME 0xf | |
2514 | #define FDMI_HBA_BOOT_BIOS_NAME 0x10 | |
2515 | #define FDMI_HBA_TYPE_VENDOR_IDENTIFIER 0xe0 | |
cca5335c AV |
2516 | |
2517 | struct ct_fdmi_hba_attr { | |
2518 | uint16_t type; | |
2519 | uint16_t len; | |
2520 | union { | |
2521 | uint8_t node_name[WWN_SIZE]; | |
df57caba HM |
2522 | uint8_t manufacturer[64]; |
2523 | uint8_t serial_num[32]; | |
dd83cb2c | 2524 | uint8_t model[16+1]; |
cca5335c | 2525 | uint8_t model_desc[80]; |
df57caba | 2526 | uint8_t hw_version[32]; |
cca5335c AV |
2527 | uint8_t driver_version[32]; |
2528 | uint8_t orom_version[16]; | |
df57caba | 2529 | uint8_t fw_version[32]; |
cca5335c | 2530 | uint8_t os_version[128]; |
df57caba | 2531 | uint32_t max_ct_len; |
cca5335c AV |
2532 | } a; |
2533 | }; | |
2534 | ||
2535 | struct ct_fdmi_hba_attributes { | |
2536 | uint32_t count; | |
2537 | struct ct_fdmi_hba_attr entry[FDMI_HBA_ATTR_COUNT]; | |
2538 | }; | |
2539 | ||
df57caba HM |
2540 | struct ct_fdmiv2_hba_attr { |
2541 | uint16_t type; | |
2542 | uint16_t len; | |
2543 | union { | |
2544 | uint8_t node_name[WWN_SIZE]; | |
dd83cb2c | 2545 | uint8_t manufacturer[64]; |
df57caba | 2546 | uint8_t serial_num[32]; |
dd83cb2c | 2547 | uint8_t model[16+1]; |
df57caba HM |
2548 | uint8_t model_desc[80]; |
2549 | uint8_t hw_version[16]; | |
2550 | uint8_t driver_version[32]; | |
2551 | uint8_t orom_version[16]; | |
2552 | uint8_t fw_version[32]; | |
2553 | uint8_t os_version[128]; | |
2554 | uint32_t max_ct_len; | |
2555 | uint8_t sym_name[256]; | |
2556 | uint32_t vendor_id; | |
2557 | uint32_t num_ports; | |
2558 | uint8_t fabric_name[WWN_SIZE]; | |
2559 | uint8_t bios_name[32]; | |
577419f7 | 2560 | uint8_t vendor_identifier[8]; |
df57caba HM |
2561 | } a; |
2562 | }; | |
2563 | ||
2564 | struct ct_fdmiv2_hba_attributes { | |
2565 | uint32_t count; | |
2566 | struct ct_fdmiv2_hba_attr entry[FDMIV2_HBA_ATTR_COUNT]; | |
2567 | }; | |
2568 | ||
cca5335c AV |
2569 | /* |
2570 | * Port attribute types. | |
2571 | */ | |
8a85e171 | 2572 | #define FDMI_PORT_ATTR_COUNT 6 |
df57caba HM |
2573 | #define FDMIV2_PORT_ATTR_COUNT 16 |
2574 | #define FDMI_PORT_FC4_TYPES 0x1 | |
2575 | #define FDMI_PORT_SUPPORT_SPEED 0x2 | |
2576 | #define FDMI_PORT_CURRENT_SPEED 0x3 | |
2577 | #define FDMI_PORT_MAX_FRAME_SIZE 0x4 | |
2578 | #define FDMI_PORT_OS_DEVICE_NAME 0x5 | |
2579 | #define FDMI_PORT_HOST_NAME 0x6 | |
2580 | #define FDMI_PORT_NODE_NAME 0x7 | |
2581 | #define FDMI_PORT_NAME 0x8 | |
2582 | #define FDMI_PORT_SYM_NAME 0x9 | |
2583 | #define FDMI_PORT_TYPE 0xa | |
2584 | #define FDMI_PORT_SUPP_COS 0xb | |
2585 | #define FDMI_PORT_FABRIC_NAME 0xc | |
2586 | #define FDMI_PORT_FC4_TYPE 0xd | |
2587 | #define FDMI_PORT_STATE 0x101 | |
2588 | #define FDMI_PORT_COUNT 0x102 | |
2589 | #define FDMI_PORT_ID 0x103 | |
cca5335c | 2590 | |
5881569b AV |
2591 | #define FDMI_PORT_SPEED_1GB 0x1 |
2592 | #define FDMI_PORT_SPEED_2GB 0x2 | |
2593 | #define FDMI_PORT_SPEED_10GB 0x4 | |
2594 | #define FDMI_PORT_SPEED_4GB 0x8 | |
2595 | #define FDMI_PORT_SPEED_8GB 0x10 | |
2596 | #define FDMI_PORT_SPEED_16GB 0x20 | |
f73cb695 | 2597 | #define FDMI_PORT_SPEED_32GB 0x40 |
5881569b AV |
2598 | #define FDMI_PORT_SPEED_UNKNOWN 0x8000 |
2599 | ||
df57caba HM |
2600 | #define FC_CLASS_2 0x04 |
2601 | #define FC_CLASS_3 0x08 | |
2602 | #define FC_CLASS_2_3 0x0C | |
2603 | ||
2604 | struct ct_fdmiv2_port_attr { | |
cca5335c AV |
2605 | uint16_t type; |
2606 | uint16_t len; | |
2607 | union { | |
2608 | uint8_t fc4_types[32]; | |
2609 | uint32_t sup_speed; | |
2610 | uint32_t cur_speed; | |
2611 | uint32_t max_frame_size; | |
2612 | uint8_t os_dev_name[32]; | |
dd83cb2c | 2613 | uint8_t host_name[256]; |
df57caba HM |
2614 | uint8_t node_name[WWN_SIZE]; |
2615 | uint8_t port_name[WWN_SIZE]; | |
2616 | uint8_t port_sym_name[128]; | |
2617 | uint32_t port_type; | |
2618 | uint32_t port_supported_cos; | |
2619 | uint8_t fabric_name[WWN_SIZE]; | |
2620 | uint8_t port_fc4_type[32]; | |
2621 | uint32_t port_state; | |
2622 | uint32_t num_ports; | |
2623 | uint32_t port_id; | |
cca5335c AV |
2624 | } a; |
2625 | }; | |
2626 | ||
2627 | /* | |
2628 | * Port Attribute Block. | |
2629 | */ | |
df57caba HM |
2630 | struct ct_fdmiv2_port_attributes { |
2631 | uint32_t count; | |
2632 | struct ct_fdmiv2_port_attr entry[FDMIV2_PORT_ATTR_COUNT]; | |
2633 | }; | |
2634 | ||
2635 | struct ct_fdmi_port_attr { | |
2636 | uint16_t type; | |
2637 | uint16_t len; | |
2638 | union { | |
2639 | uint8_t fc4_types[32]; | |
2640 | uint32_t sup_speed; | |
2641 | uint32_t cur_speed; | |
2642 | uint32_t max_frame_size; | |
2643 | uint8_t os_dev_name[32]; | |
dd83cb2c | 2644 | uint8_t host_name[256]; |
df57caba HM |
2645 | } a; |
2646 | }; | |
2647 | ||
cca5335c AV |
2648 | struct ct_fdmi_port_attributes { |
2649 | uint32_t count; | |
2650 | struct ct_fdmi_port_attr entry[FDMI_PORT_ATTR_COUNT]; | |
2651 | }; | |
2652 | ||
2653 | /* FDMI definitions. */ | |
2654 | #define GRHL_CMD 0x100 | |
2655 | #define GHAT_CMD 0x101 | |
2656 | #define GRPL_CMD 0x102 | |
2657 | #define GPAT_CMD 0x110 | |
2658 | ||
2659 | #define RHBA_CMD 0x200 | |
2660 | #define RHBA_RSP_SIZE 16 | |
2661 | ||
2662 | #define RHAT_CMD 0x201 | |
2663 | #define RPRT_CMD 0x210 | |
2664 | ||
2665 | #define RPA_CMD 0x211 | |
2666 | #define RPA_RSP_SIZE 16 | |
2667 | ||
2668 | #define DHBA_CMD 0x300 | |
2669 | #define DHBA_REQ_SIZE (16 + 8) | |
2670 | #define DHBA_RSP_SIZE 16 | |
2671 | ||
2672 | #define DHAT_CMD 0x301 | |
2673 | #define DPRT_CMD 0x310 | |
2674 | #define DPA_CMD 0x311 | |
2675 | ||
1da177e4 LT |
2676 | /* CT command header -- request/response common fields */ |
2677 | struct ct_cmd_hdr { | |
2678 | uint8_t revision; | |
2679 | uint8_t in_id[3]; | |
2680 | uint8_t gs_type; | |
2681 | uint8_t gs_subtype; | |
2682 | uint8_t options; | |
2683 | uint8_t reserved; | |
2684 | }; | |
2685 | ||
2686 | /* CT command request */ | |
2687 | struct ct_sns_req { | |
2688 | struct ct_cmd_hdr header; | |
2689 | uint16_t command; | |
2690 | uint16_t max_rsp_size; | |
2691 | uint8_t fragment_id; | |
2692 | uint8_t reserved[3]; | |
2693 | ||
2694 | union { | |
d8b45213 | 2695 | /* GA_NXT, GPN_ID, GNN_ID, GFT_ID, GFPN_ID */ |
1da177e4 LT |
2696 | struct { |
2697 | uint8_t reserved; | |
2698 | uint8_t port_id[3]; | |
2699 | } port_id; | |
2700 | ||
2701 | struct { | |
2702 | uint8_t port_type; | |
2703 | uint8_t domain; | |
2704 | uint8_t area; | |
2705 | uint8_t reserved; | |
2706 | } gid_pt; | |
2707 | ||
2708 | struct { | |
2709 | uint8_t reserved; | |
2710 | uint8_t port_id[3]; | |
2711 | uint8_t fc4_types[32]; | |
2712 | } rft_id; | |
2713 | ||
2714 | struct { | |
2715 | uint8_t reserved; | |
2716 | uint8_t port_id[3]; | |
2717 | uint16_t reserved2; | |
2718 | uint8_t fc4_feature; | |
2719 | uint8_t fc4_type; | |
2720 | } rff_id; | |
2721 | ||
2722 | struct { | |
2723 | uint8_t reserved; | |
2724 | uint8_t port_id[3]; | |
2725 | uint8_t node_name[8]; | |
2726 | } rnn_id; | |
2727 | ||
2728 | struct { | |
2729 | uint8_t node_name[8]; | |
2730 | uint8_t name_len; | |
2731 | uint8_t sym_node_name[255]; | |
2732 | } rsnn_nn; | |
cca5335c AV |
2733 | |
2734 | struct { | |
577419f7 | 2735 | uint8_t hba_identifier[8]; |
cca5335c AV |
2736 | } ghat; |
2737 | ||
2738 | struct { | |
2739 | uint8_t hba_identifier[8]; | |
2740 | uint32_t entry_count; | |
2741 | uint8_t port_name[8]; | |
2742 | struct ct_fdmi_hba_attributes attrs; | |
2743 | } rhba; | |
2744 | ||
df57caba HM |
2745 | struct { |
2746 | uint8_t hba_identifier[8]; | |
2747 | uint32_t entry_count; | |
2748 | uint8_t port_name[8]; | |
2749 | struct ct_fdmiv2_hba_attributes attrs; | |
2750 | } rhba2; | |
2751 | ||
cca5335c AV |
2752 | struct { |
2753 | uint8_t hba_identifier[8]; | |
2754 | struct ct_fdmi_hba_attributes attrs; | |
2755 | } rhat; | |
2756 | ||
2757 | struct { | |
2758 | uint8_t port_name[8]; | |
2759 | struct ct_fdmi_port_attributes attrs; | |
2760 | } rpa; | |
2761 | ||
df57caba HM |
2762 | struct { |
2763 | uint8_t port_name[8]; | |
2764 | struct ct_fdmiv2_port_attributes attrs; | |
2765 | } rpa2; | |
2766 | ||
cca5335c AV |
2767 | struct { |
2768 | uint8_t port_name[8]; | |
2769 | } dhba; | |
2770 | ||
2771 | struct { | |
2772 | uint8_t port_name[8]; | |
2773 | } dhat; | |
2774 | ||
2775 | struct { | |
2776 | uint8_t port_name[8]; | |
2777 | } dprt; | |
2778 | ||
2779 | struct { | |
2780 | uint8_t port_name[8]; | |
2781 | } dpa; | |
d8b45213 AV |
2782 | |
2783 | struct { | |
2784 | uint8_t port_name[8]; | |
2785 | } gpsc; | |
e8c72ba5 CD |
2786 | |
2787 | struct { | |
2788 | uint8_t reserved; | |
a5d42f4c | 2789 | uint8_t port_id[3]; |
e8c72ba5 | 2790 | } gff_id; |
726b8548 QT |
2791 | |
2792 | struct { | |
2793 | uint8_t port_name[8]; | |
2794 | } gid_pn; | |
1da177e4 LT |
2795 | } req; |
2796 | }; | |
2797 | ||
2798 | /* CT command response header */ | |
2799 | struct ct_rsp_hdr { | |
2800 | struct ct_cmd_hdr header; | |
2801 | uint16_t response; | |
2802 | uint16_t residual; | |
2803 | uint8_t fragment_id; | |
2804 | uint8_t reason_code; | |
2805 | uint8_t explanation_code; | |
2806 | uint8_t vendor_unique; | |
2807 | }; | |
2808 | ||
2809 | struct ct_sns_gid_pt_data { | |
2810 | uint8_t control_byte; | |
2811 | uint8_t port_id[3]; | |
2812 | }; | |
2813 | ||
2814 | struct ct_sns_rsp { | |
2815 | struct ct_rsp_hdr header; | |
2816 | ||
2817 | union { | |
2818 | struct { | |
2819 | uint8_t port_type; | |
2820 | uint8_t port_id[3]; | |
2821 | uint8_t port_name[8]; | |
2822 | uint8_t sym_port_name_len; | |
2823 | uint8_t sym_port_name[255]; | |
2824 | uint8_t node_name[8]; | |
2825 | uint8_t sym_node_name_len; | |
2826 | uint8_t sym_node_name[255]; | |
2827 | uint8_t init_proc_assoc[8]; | |
2828 | uint8_t node_ip_addr[16]; | |
2829 | uint8_t class_of_service[4]; | |
2830 | uint8_t fc4_types[32]; | |
2831 | uint8_t ip_address[16]; | |
2832 | uint8_t fabric_port_name[8]; | |
2833 | uint8_t reserved; | |
2834 | uint8_t hard_address[3]; | |
2835 | } ga_nxt; | |
2836 | ||
2837 | struct { | |
642ef983 CD |
2838 | /* Assume the largest number of targets for the union */ |
2839 | struct ct_sns_gid_pt_data | |
2840 | entries[MAX_FIBRE_DEVICES_MAX]; | |
1da177e4 LT |
2841 | } gid_pt; |
2842 | ||
2843 | struct { | |
2844 | uint8_t port_name[8]; | |
2845 | } gpn_id; | |
2846 | ||
2847 | struct { | |
2848 | uint8_t node_name[8]; | |
2849 | } gnn_id; | |
2850 | ||
2851 | struct { | |
2852 | uint8_t fc4_types[32]; | |
2853 | } gft_id; | |
cca5335c AV |
2854 | |
2855 | struct { | |
2856 | uint32_t entry_count; | |
2857 | uint8_t port_name[8]; | |
2858 | struct ct_fdmi_hba_attributes attrs; | |
2859 | } ghat; | |
d8b45213 AV |
2860 | |
2861 | struct { | |
2862 | uint8_t port_name[8]; | |
2863 | } gfpn_id; | |
2864 | ||
2865 | struct { | |
2866 | uint16_t speeds; | |
2867 | uint16_t speed; | |
2868 | } gpsc; | |
e8c72ba5 CD |
2869 | |
2870 | #define GFF_FCP_SCSI_OFFSET 7 | |
d3bae931 | 2871 | #define GFF_NVME_OFFSET 23 /* type = 28h */ |
e8c72ba5 CD |
2872 | struct { |
2873 | uint8_t fc4_features[128]; | |
2874 | } gff_id; | |
726b8548 QT |
2875 | struct { |
2876 | uint8_t reserved; | |
2877 | uint8_t port_id[3]; | |
2878 | } gid_pn; | |
1da177e4 LT |
2879 | } rsp; |
2880 | }; | |
2881 | ||
2882 | struct ct_sns_pkt { | |
2883 | union { | |
2884 | struct ct_sns_req req; | |
2885 | struct ct_sns_rsp rsp; | |
2886 | } p; | |
2887 | }; | |
2888 | ||
2889 | /* | |
25985edc | 2890 | * SNS command structures -- for 2200 compatibility. |
1da177e4 LT |
2891 | */ |
2892 | #define RFT_ID_SNS_SCMD_LEN 22 | |
2893 | #define RFT_ID_SNS_CMD_SIZE 60 | |
2894 | #define RFT_ID_SNS_DATA_SIZE 16 | |
2895 | ||
2896 | #define RNN_ID_SNS_SCMD_LEN 10 | |
2897 | #define RNN_ID_SNS_CMD_SIZE 36 | |
2898 | #define RNN_ID_SNS_DATA_SIZE 16 | |
2899 | ||
2900 | #define GA_NXT_SNS_SCMD_LEN 6 | |
2901 | #define GA_NXT_SNS_CMD_SIZE 28 | |
2902 | #define GA_NXT_SNS_DATA_SIZE (620 + 16) | |
2903 | ||
2904 | #define GID_PT_SNS_SCMD_LEN 6 | |
2905 | #define GID_PT_SNS_CMD_SIZE 28 | |
642ef983 CD |
2906 | /* |
2907 | * Assume MAX_FIBRE_DEVICES_2100 as these defines are only used with older | |
2908 | * adapters. | |
2909 | */ | |
2910 | #define GID_PT_SNS_DATA_SIZE (MAX_FIBRE_DEVICES_2100 * 4 + 16) | |
1da177e4 LT |
2911 | |
2912 | #define GPN_ID_SNS_SCMD_LEN 6 | |
2913 | #define GPN_ID_SNS_CMD_SIZE 28 | |
2914 | #define GPN_ID_SNS_DATA_SIZE (8 + 16) | |
2915 | ||
2916 | #define GNN_ID_SNS_SCMD_LEN 6 | |
2917 | #define GNN_ID_SNS_CMD_SIZE 28 | |
2918 | #define GNN_ID_SNS_DATA_SIZE (8 + 16) | |
2919 | ||
2920 | struct sns_cmd_pkt { | |
2921 | union { | |
2922 | struct { | |
2923 | uint16_t buffer_length; | |
2924 | uint16_t reserved_1; | |
2925 | uint32_t buffer_address[2]; | |
2926 | uint16_t subcommand_length; | |
2927 | uint16_t reserved_2; | |
2928 | uint16_t subcommand; | |
2929 | uint16_t size; | |
2930 | uint32_t reserved_3; | |
2931 | uint8_t param[36]; | |
2932 | } cmd; | |
2933 | ||
2934 | uint8_t rft_data[RFT_ID_SNS_DATA_SIZE]; | |
2935 | uint8_t rnn_data[RNN_ID_SNS_DATA_SIZE]; | |
2936 | uint8_t gan_data[GA_NXT_SNS_DATA_SIZE]; | |
2937 | uint8_t gid_data[GID_PT_SNS_DATA_SIZE]; | |
2938 | uint8_t gpn_data[GPN_ID_SNS_DATA_SIZE]; | |
2939 | uint8_t gnn_data[GNN_ID_SNS_DATA_SIZE]; | |
2940 | } p; | |
2941 | }; | |
2942 | ||
5433383e AV |
2943 | struct fw_blob { |
2944 | char *name; | |
2945 | uint32_t segs[4]; | |
2946 | const struct firmware *fw; | |
2947 | }; | |
2948 | ||
1da177e4 LT |
2949 | /* Return data from MBC_GET_ID_LIST call. */ |
2950 | struct gid_list_info { | |
2951 | uint8_t al_pa; | |
2952 | uint8_t area; | |
fa2a1ce5 | 2953 | uint8_t domain; |
1da177e4 LT |
2954 | uint8_t loop_id_2100; /* ISP2100/ISP2200 -- 4 bytes. */ |
2955 | uint16_t loop_id; /* ISP23XX -- 6 bytes. */ | |
3d71644c | 2956 | uint16_t reserved_1; /* ISP24XX -- 8 bytes. */ |
1da177e4 | 2957 | }; |
1da177e4 | 2958 | |
2c3dfe3f SJ |
2959 | /* NPIV */ |
2960 | typedef struct vport_info { | |
2961 | uint8_t port_name[WWN_SIZE]; | |
2962 | uint8_t node_name[WWN_SIZE]; | |
2963 | int vp_id; | |
2964 | uint16_t loop_id; | |
2965 | unsigned long host_no; | |
2966 | uint8_t port_id[3]; | |
2967 | int loop_state; | |
2968 | } vport_info_t; | |
2969 | ||
2970 | typedef struct vport_params { | |
2971 | uint8_t port_name[WWN_SIZE]; | |
2972 | uint8_t node_name[WWN_SIZE]; | |
2973 | uint32_t options; | |
2974 | #define VP_OPTS_RETRY_ENABLE BIT_0 | |
2975 | #define VP_OPTS_VP_DISABLE BIT_1 | |
2976 | } vport_params_t; | |
2977 | ||
2978 | /* NPIV - return codes of VP create and modify */ | |
2979 | #define VP_RET_CODE_OK 0 | |
2980 | #define VP_RET_CODE_FATAL 1 | |
2981 | #define VP_RET_CODE_WRONG_ID 2 | |
2982 | #define VP_RET_CODE_WWPN 3 | |
2983 | #define VP_RET_CODE_RESOURCES 4 | |
2984 | #define VP_RET_CODE_NO_MEM 5 | |
2985 | #define VP_RET_CODE_NOT_FOUND 6 | |
2986 | ||
7b867cf7 | 2987 | struct qla_hw_data; |
2afa19a9 | 2988 | struct rsp_que; |
abbd8870 AV |
2989 | /* |
2990 | * ISP operations | |
2991 | */ | |
2992 | struct isp_operations { | |
2993 | ||
2994 | int (*pci_config) (struct scsi_qla_host *); | |
2995 | void (*reset_chip) (struct scsi_qla_host *); | |
2996 | int (*chip_diag) (struct scsi_qla_host *); | |
2997 | void (*config_rings) (struct scsi_qla_host *); | |
2998 | void (*reset_adapter) (struct scsi_qla_host *); | |
2999 | int (*nvram_config) (struct scsi_qla_host *); | |
3000 | void (*update_fw_options) (struct scsi_qla_host *); | |
3001 | int (*load_risc) (struct scsi_qla_host *, uint32_t *); | |
3002 | ||
3003 | char * (*pci_info_str) (struct scsi_qla_host *, char *); | |
df57caba | 3004 | char * (*fw_version_str)(struct scsi_qla_host *, char *, size_t); |
abbd8870 | 3005 | |
7d12e780 | 3006 | irq_handler_t intr_handler; |
7b867cf7 AC |
3007 | void (*enable_intrs) (struct qla_hw_data *); |
3008 | void (*disable_intrs) (struct qla_hw_data *); | |
abbd8870 | 3009 | |
2afa19a9 | 3010 | int (*abort_command) (srb_t *); |
9cb78c16 HR |
3011 | int (*target_reset) (struct fc_port *, uint64_t, int); |
3012 | int (*lun_reset) (struct fc_port *, uint64_t, int); | |
abbd8870 AV |
3013 | int (*fabric_login) (struct scsi_qla_host *, uint16_t, uint8_t, |
3014 | uint8_t, uint8_t, uint16_t *, uint8_t); | |
1c7c6357 AV |
3015 | int (*fabric_logout) (struct scsi_qla_host *, uint16_t, uint8_t, |
3016 | uint8_t, uint8_t); | |
abbd8870 AV |
3017 | |
3018 | uint16_t (*calc_req_entries) (uint16_t); | |
3019 | void (*build_iocbs) (srb_t *, cmd_entry_t *, uint16_t); | |
726b8548 QT |
3020 | void *(*prep_ms_iocb) (struct scsi_qla_host *, struct ct_arg *); |
3021 | void *(*prep_ms_fdmi_iocb) (struct scsi_qla_host *, uint32_t, | |
cca5335c | 3022 | uint32_t); |
abbd8870 | 3023 | |
726b8548 | 3024 | uint8_t *(*read_nvram) (struct scsi_qla_host *, uint8_t *, |
abbd8870 AV |
3025 | uint32_t, uint32_t); |
3026 | int (*write_nvram) (struct scsi_qla_host *, uint8_t *, uint32_t, | |
3027 | uint32_t); | |
3028 | ||
3029 | void (*fw_dump) (struct scsi_qla_host *, int); | |
f6df144c AV |
3030 | |
3031 | int (*beacon_on) (struct scsi_qla_host *); | |
3032 | int (*beacon_off) (struct scsi_qla_host *); | |
3033 | void (*beacon_blink) (struct scsi_qla_host *); | |
854165f4 AV |
3034 | |
3035 | uint8_t * (*read_optrom) (struct scsi_qla_host *, uint8_t *, | |
3036 | uint32_t, uint32_t); | |
3037 | int (*write_optrom) (struct scsi_qla_host *, uint8_t *, uint32_t, | |
3038 | uint32_t); | |
30c47662 AV |
3039 | |
3040 | int (*get_flash_version) (struct scsi_qla_host *, void *); | |
7b867cf7 | 3041 | int (*start_scsi) (srb_t *); |
d7459527 | 3042 | int (*start_scsi_mq) (srb_t *); |
a9083016 | 3043 | int (*abort_isp) (struct scsi_qla_host *); |
706f457d | 3044 | int (*iospace_config)(struct qla_hw_data*); |
8ae6d9c7 | 3045 | int (*initialize_adapter)(struct scsi_qla_host *); |
abbd8870 AV |
3046 | }; |
3047 | ||
a8488abe AV |
3048 | /* MSI-X Support *************************************************************/ |
3049 | ||
3050 | #define QLA_MSIX_CHIP_REV_24XX 3 | |
3051 | #define QLA_MSIX_FW_MODE(m) (((m) & (BIT_7|BIT_8|BIT_9)) >> 7) | |
3052 | #define QLA_MSIX_FW_MODE_1(m) (QLA_MSIX_FW_MODE(m) == 1) | |
3053 | ||
17e5fc58 | 3054 | #define QLA_BASE_VECTORS 2 /* default + RSP */ |
d7459527 | 3055 | #define QLA_MSIX_RSP_Q 0x01 |
093df737 QT |
3056 | #define QLA_ATIO_VECTOR 0x02 |
3057 | #define QLA_MSIX_QPAIR_MULTIQ_RSP_Q 0x03 | |
a8488abe | 3058 | |
a8488abe AV |
3059 | #define QLA_MIDX_DEFAULT 0 |
3060 | #define QLA_MIDX_RSP_Q 1 | |
73208dfd | 3061 | #define QLA_PCI_MSIX_CONTROL 0xa2 |
6246b8a1 | 3062 | #define QLA_83XX_PCI_MSIX_CONTROL 0x92 |
a8488abe AV |
3063 | |
3064 | struct scsi_qla_host; | |
3065 | ||
cdb898c5 QT |
3066 | |
3067 | #define QLA83XX_RSPQ_MSIX_ENTRY_NUMBER 1 /* refer to qla83xx_msix_entries */ | |
3068 | ||
a8488abe AV |
3069 | struct qla_msix_entry { |
3070 | int have_irq; | |
d7459527 | 3071 | int in_use; |
73208dfd AC |
3072 | uint32_t vector; |
3073 | uint16_t entry; | |
d7459527 | 3074 | char name[30]; |
4fa18345 | 3075 | void *handle; |
cdb898c5 | 3076 | int cpuid; |
a8488abe AV |
3077 | }; |
3078 | ||
2c3dfe3f SJ |
3079 | #define WATCH_INTERVAL 1 /* number of seconds */ |
3080 | ||
0971de7f AV |
3081 | /* Work events. */ |
3082 | enum qla_work_type { | |
3083 | QLA_EVT_AEN, | |
8a659571 | 3084 | QLA_EVT_IDC_ACK, |
ac280b67 | 3085 | QLA_EVT_ASYNC_LOGIN, |
ac280b67 AV |
3086 | QLA_EVT_ASYNC_LOGOUT, |
3087 | QLA_EVT_ASYNC_LOGOUT_DONE, | |
5ff1d584 AV |
3088 | QLA_EVT_ASYNC_ADISC, |
3089 | QLA_EVT_ASYNC_ADISC_DONE, | |
3420d36c | 3090 | QLA_EVT_UEVENT, |
8ae6d9c7 | 3091 | QLA_EVT_AENFX, |
726b8548 QT |
3092 | QLA_EVT_GIDPN, |
3093 | QLA_EVT_GPNID, | |
3094 | QLA_EVT_GPNID_DONE, | |
3095 | QLA_EVT_NEW_SESS, | |
3096 | QLA_EVT_GPDB, | |
a5d42f4c | 3097 | QLA_EVT_PRLI, |
726b8548 QT |
3098 | QLA_EVT_GPSC, |
3099 | QLA_EVT_UPD_FCPORT, | |
3100 | QLA_EVT_GNL, | |
3101 | QLA_EVT_NACK, | |
0971de7f AV |
3102 | }; |
3103 | ||
3104 | ||
3105 | struct qla_work_evt { | |
3106 | struct list_head list; | |
3107 | enum qla_work_type type; | |
3108 | u32 flags; | |
3109 | #define QLA_EVT_FLAG_FREE 0x1 | |
3110 | ||
3111 | union { | |
3112 | struct { | |
3113 | enum fc_host_event_code code; | |
3114 | u32 data; | |
3115 | } aen; | |
8a659571 AV |
3116 | struct { |
3117 | #define QLA_IDC_ACK_REGS 7 | |
3118 | uint16_t mb[QLA_IDC_ACK_REGS]; | |
3119 | } idc_ack; | |
ac280b67 AV |
3120 | struct { |
3121 | struct fc_port *fcport; | |
3122 | #define QLA_LOGIO_LOGIN_RETRIED BIT_0 | |
3123 | u16 data[2]; | |
3124 | } logio; | |
3420d36c AV |
3125 | struct { |
3126 | u32 code; | |
3127 | #define QLA_UEVENT_CODE_FW_DUMP 0 | |
3128 | } uevent; | |
8ae6d9c7 GM |
3129 | struct { |
3130 | uint32_t evtcode; | |
3131 | uint32_t mbx[8]; | |
3132 | uint32_t count; | |
3133 | } aenfx; | |
3134 | struct { | |
3135 | srb_t *sp; | |
3136 | } iosb; | |
726b8548 QT |
3137 | struct { |
3138 | port_id_t id; | |
3139 | } gpnid; | |
3140 | struct { | |
3141 | port_id_t id; | |
3142 | u8 port_name[8]; | |
3143 | void *pla; | |
3144 | } new_sess; | |
3145 | struct { /*Get PDB, Get Speed, update fcport, gnl, gidpn */ | |
3146 | fc_port_t *fcport; | |
3147 | u8 opt; | |
3148 | } fcport; | |
3149 | struct { | |
3150 | fc_port_t *fcport; | |
3151 | u8 iocb[IOCB_SIZE]; | |
3152 | int type; | |
3153 | } nack; | |
8ae6d9c7 | 3154 | } u; |
0971de7f AV |
3155 | }; |
3156 | ||
4d4df193 HK |
3157 | struct qla_chip_state_84xx { |
3158 | struct list_head list; | |
3159 | struct kref kref; | |
3160 | ||
3161 | void *bus; | |
3162 | spinlock_t access_lock; | |
3163 | struct mutex fw_update_mutex; | |
3164 | uint32_t fw_update; | |
3165 | uint32_t op_fw_version; | |
3166 | uint32_t op_fw_size; | |
3167 | uint32_t op_fw_seq_size; | |
3168 | uint32_t diag_fw_version; | |
3169 | uint32_t gold_fw_version; | |
3170 | }; | |
3171 | ||
54b9993c AG |
3172 | struct qla_dif_statistics { |
3173 | uint64_t dif_input_bytes; | |
3174 | uint64_t dif_output_bytes; | |
3175 | uint64_t dif_input_requests; | |
3176 | uint64_t dif_output_requests; | |
3177 | uint32_t dif_guard_err; | |
3178 | uint32_t dif_ref_tag_err; | |
3179 | uint32_t dif_app_tag_err; | |
3180 | }; | |
3181 | ||
e5f5f6f7 HZ |
3182 | struct qla_statistics { |
3183 | uint32_t total_isp_aborts; | |
49fd462a HZ |
3184 | uint64_t input_bytes; |
3185 | uint64_t output_bytes; | |
fabbb8df JC |
3186 | uint64_t input_requests; |
3187 | uint64_t output_requests; | |
3188 | uint32_t control_requests; | |
3189 | ||
3190 | uint64_t jiffies_at_last_reset; | |
33e79977 QT |
3191 | uint32_t stat_max_pend_cmds; |
3192 | uint32_t stat_max_qfull_cmds_alloc; | |
3193 | uint32_t stat_max_qfull_cmds_dropped; | |
54b9993c AG |
3194 | |
3195 | struct qla_dif_statistics qla_dif_stats; | |
e5f5f6f7 HZ |
3196 | }; |
3197 | ||
a9b6f722 SK |
3198 | struct bidi_statistics { |
3199 | unsigned long long io_count; | |
3200 | unsigned long long transfer_bytes; | |
3201 | }; | |
3202 | ||
be25152c QT |
3203 | struct qla_tc_param { |
3204 | struct scsi_qla_host *vha; | |
3205 | uint32_t blk_sz; | |
3206 | uint32_t bufflen; | |
3207 | struct scatterlist *sg; | |
3208 | struct scatterlist *prot_sg; | |
3209 | struct crc_context *ctx; | |
3210 | uint8_t *ctx_dsd_alloced; | |
3211 | }; | |
3212 | ||
73208dfd AC |
3213 | /* Multi queue support */ |
3214 | #define MBC_INITIALIZE_MULTIQ 0x1f | |
3215 | #define QLA_QUE_PAGE 0X1000 | |
3216 | #define QLA_MQ_SIZE 32 | |
73208dfd AC |
3217 | #define QLA_MAX_QUEUES 256 |
3218 | #define ISP_QUE_REG(ha, id) \ | |
f73cb695 | 3219 | ((ha->mqenable || IS_QLA83XX(ha) || IS_QLA27XX(ha)) ? \ |
da9b1d5c AV |
3220 | ((void __iomem *)ha->mqiobase + (QLA_QUE_PAGE * id)) :\ |
3221 | ((void __iomem *)ha->iobase)) | |
73208dfd AC |
3222 | #define QLA_REQ_QUE_ID(tag) \ |
3223 | ((tag < QLA_MAX_QUEUES && tag > 0) ? tag : 0) | |
3224 | #define QLA_DEFAULT_QUE_QOS 5 | |
3225 | #define QLA_PRECONFIG_VPORTS 32 | |
3226 | #define QLA_MAX_VPORTS_QLA24XX 128 | |
3227 | #define QLA_MAX_VPORTS_QLA25XX 256 | |
82de802a | 3228 | |
60a9eadb QT |
3229 | struct qla_tgt_counters { |
3230 | uint64_t qla_core_sbt_cmd; | |
3231 | uint64_t core_qla_que_buf; | |
3232 | uint64_t qla_core_ret_ctio; | |
3233 | uint64_t core_qla_snd_status; | |
3234 | uint64_t qla_core_ret_sta_ctio; | |
3235 | uint64_t core_qla_free_cmd; | |
3236 | uint64_t num_q_full_sent; | |
3237 | uint64_t num_alloc_iocb_failed; | |
3238 | uint64_t num_term_xchg_sent; | |
3239 | }; | |
3240 | ||
82de802a QT |
3241 | struct qla_qpair; |
3242 | ||
7b867cf7 AC |
3243 | /* Response queue data structure */ |
3244 | struct rsp_que { | |
3245 | dma_addr_t dma; | |
3246 | response_t *ring; | |
3247 | response_t *ring_ptr; | |
08029990 AV |
3248 | uint32_t __iomem *rsp_q_in; /* FWI2-capable only. */ |
3249 | uint32_t __iomem *rsp_q_out; | |
7b867cf7 AC |
3250 | uint16_t ring_index; |
3251 | uint16_t out_ptr; | |
7c6300e3 | 3252 | uint16_t *in_ptr; /* queue shadow in index */ |
7b867cf7 AC |
3253 | uint16_t length; |
3254 | uint16_t options; | |
7b867cf7 | 3255 | uint16_t rid; |
73208dfd AC |
3256 | uint16_t id; |
3257 | uint16_t vp_idx; | |
7b867cf7 | 3258 | struct qla_hw_data *hw; |
73208dfd AC |
3259 | struct qla_msix_entry *msix; |
3260 | struct req_que *req; | |
2afa19a9 | 3261 | srb_t *status_srb; /* status continuation entry */ |
82de802a | 3262 | struct qla_qpair *qpair; |
8ae6d9c7 GM |
3263 | |
3264 | dma_addr_t dma_fx00; | |
3265 | response_t *ring_fx00; | |
3266 | uint16_t length_fx00; | |
3267 | uint8_t rsp_pkt[REQUEST_ENTRY_SIZE]; | |
7b867cf7 | 3268 | }; |
1da177e4 | 3269 | |
7b867cf7 AC |
3270 | /* Request queue data structure */ |
3271 | struct req_que { | |
3272 | dma_addr_t dma; | |
3273 | request_t *ring; | |
3274 | request_t *ring_ptr; | |
08029990 AV |
3275 | uint32_t __iomem *req_q_in; /* FWI2-capable only. */ |
3276 | uint32_t __iomem *req_q_out; | |
7b867cf7 AC |
3277 | uint16_t ring_index; |
3278 | uint16_t in_ptr; | |
7c6300e3 | 3279 | uint16_t *out_ptr; /* queue shadow out index */ |
7b867cf7 AC |
3280 | uint16_t cnt; |
3281 | uint16_t length; | |
3282 | uint16_t options; | |
3283 | uint16_t rid; | |
73208dfd | 3284 | uint16_t id; |
7b867cf7 AC |
3285 | uint16_t qos; |
3286 | uint16_t vp_idx; | |
73208dfd | 3287 | struct rsp_que *rsp; |
8d93f550 | 3288 | srb_t **outstanding_cmds; |
7b867cf7 | 3289 | uint32_t current_outstanding_cmd; |
8d93f550 | 3290 | uint16_t num_outstanding_cmds; |
7b867cf7 | 3291 | int max_q_depth; |
8ae6d9c7 GM |
3292 | |
3293 | dma_addr_t dma_fx00; | |
3294 | request_t *ring_fx00; | |
3295 | uint16_t length_fx00; | |
3296 | uint8_t req_pkt[REQUEST_ENTRY_SIZE]; | |
7b867cf7 | 3297 | }; |
1da177e4 | 3298 | |
d7459527 MH |
3299 | /*Queue pair data structure */ |
3300 | struct qla_qpair { | |
3301 | spinlock_t qp_lock; | |
3302 | atomic_t ref_count; | |
e326d22a | 3303 | uint32_t lun_cnt; |
82de802a QT |
3304 | /* |
3305 | * For qpair 0, qp_lock_ptr will point at hardware_lock due to | |
3306 | * legacy code. For other Qpair(s), it will point at qp_lock. | |
3307 | */ | |
3308 | spinlock_t *qp_lock_ptr; | |
3309 | struct scsi_qla_host *vha; | |
7c3f8fd1 | 3310 | u32 chip_reset; |
82de802a | 3311 | |
d7459527 MH |
3312 | /* distill these fields down to 'online=0/1' |
3313 | * ha->flags.eeh_busy | |
3314 | * ha->flags.pci_channel_io_perm_failure | |
3315 | * base_vha->loop_state | |
3316 | */ | |
3317 | uint32_t online:1; | |
3318 | /* move vha->flags.difdix_supported here */ | |
3319 | uint32_t difdix_supported:1; | |
3320 | uint32_t delete_in_progress:1; | |
4b60c827 | 3321 | uint32_t fw_started:1; |
7c3f8fd1 QT |
3322 | uint32_t enable_class_2:1; |
3323 | uint32_t enable_explicit_conf:1; | |
af7bb382 | 3324 | uint32_t use_shadow_reg:1; |
d7459527 MH |
3325 | |
3326 | uint16_t id; /* qp number used with FW */ | |
d7459527 | 3327 | uint16_t vp_idx; /* vport ID */ |
d7459527 MH |
3328 | mempool_t *srb_mempool; |
3329 | ||
8abfa9e2 QT |
3330 | struct pci_dev *pdev; |
3331 | void (*reqq_start_iocbs)(struct qla_qpair *); | |
3332 | ||
d7459527 MH |
3333 | /* to do: New driver: move queues to here instead of pointers */ |
3334 | struct req_que *req; | |
3335 | struct rsp_que *rsp; | |
3336 | struct atio_que *atio; | |
3337 | struct qla_msix_entry *msix; /* point to &ha->msix_entries[x] */ | |
3338 | struct qla_hw_data *hw; | |
3339 | struct work_struct q_work; | |
3340 | struct list_head qp_list_elem; /* vha->qp_list */ | |
e326d22a | 3341 | struct list_head hints_list; |
cf19c45d | 3342 | struct list_head nvme_done_list; |
82de802a | 3343 | uint16_t cpuid; |
60a9eadb | 3344 | struct qla_tgt_counters tgt_counters; |
d7459527 MH |
3345 | }; |
3346 | ||
9a069e19 GM |
3347 | /* Place holder for FW buffer parameters */ |
3348 | struct qlfc_fw { | |
3349 | void *fw_buf; | |
3350 | dma_addr_t fw_dma; | |
3351 | uint32_t len; | |
3352 | }; | |
3353 | ||
0e8cd71c SK |
3354 | struct scsi_qlt_host { |
3355 | void *target_lport_ptr; | |
3356 | struct mutex tgt_mutex; | |
3357 | struct mutex tgt_host_action_mutex; | |
3358 | struct qla_tgt *qla_tgt; | |
3359 | }; | |
3360 | ||
2d70c103 NB |
3361 | struct qlt_hw_data { |
3362 | /* Protected by hw lock */ | |
2d70c103 NB |
3363 | uint32_t node_name_set:1; |
3364 | ||
3365 | dma_addr_t atio_dma; /* Physical address. */ | |
3366 | struct atio *atio_ring; /* Base virtual address */ | |
3367 | struct atio *atio_ring_ptr; /* Current address. */ | |
3368 | uint16_t atio_ring_index; /* Current index. */ | |
3369 | uint16_t atio_q_length; | |
aa230bc5 AE |
3370 | uint32_t __iomem *atio_q_in; |
3371 | uint32_t __iomem *atio_q_out; | |
2d70c103 | 3372 | |
2d70c103 | 3373 | struct qla_tgt_func_tmpl *tgt_ops; |
2d70c103 | 3374 | struct qla_tgt_vp_map *tgt_vp_map; |
2d70c103 NB |
3375 | |
3376 | int saved_set; | |
3377 | uint16_t saved_exchange_count; | |
3378 | uint32_t saved_firmware_options_1; | |
3379 | uint32_t saved_firmware_options_2; | |
3380 | uint32_t saved_firmware_options_3; | |
3381 | uint8_t saved_firmware_options[2]; | |
3382 | uint8_t saved_add_firmware_options[2]; | |
3383 | ||
3384 | uint8_t tgt_node_name[WWN_SIZE]; | |
33e79977 | 3385 | |
36c78452 | 3386 | struct dentry *dfs_tgt_sess; |
c423437e | 3387 | struct dentry *dfs_tgt_port_database; |
09620eeb | 3388 | struct dentry *dfs_naqp; |
c423437e | 3389 | |
33e79977 QT |
3390 | struct list_head q_full_list; |
3391 | uint32_t num_pend_cmds; | |
3392 | uint32_t num_qfull_cmds_alloc; | |
3393 | uint32_t num_qfull_cmds_dropped; | |
3394 | spinlock_t q_full_lock; | |
3395 | uint32_t leak_exchg_thresh_hold; | |
7560151b | 3396 | spinlock_t sess_lock; |
09620eeb QT |
3397 | int num_act_qpairs; |
3398 | #define DEFAULT_NAQP 2 | |
2f424b9b | 3399 | spinlock_t atio_lock ____cacheline_aligned; |
482c9dc7 | 3400 | struct btree_head32 host_map; |
2d70c103 NB |
3401 | }; |
3402 | ||
33e79977 QT |
3403 | #define MAX_QFULL_CMDS_ALLOC 8192 |
3404 | #define Q_FULL_THRESH_HOLD_PERCENT 90 | |
3405 | #define Q_FULL_THRESH_HOLD(ha) \ | |
03e8c680 | 3406 | ((ha->cur_fw_xcb_count/100) * Q_FULL_THRESH_HOLD_PERCENT) |
33e79977 QT |
3407 | |
3408 | #define LEAK_EXCHG_THRESH_HOLD_PERCENT 75 /* 75 percent */ | |
3409 | ||
ec7193e2 QT |
3410 | #define QLA_EARLY_LINKUP(_ha) \ |
3411 | ((_ha->flags.n2n_ae || _ha->flags.lip_ae) && \ | |
3412 | _ha->flags.fw_started && !_ha->flags.fw_init_done) | |
3413 | ||
7b867cf7 AC |
3414 | /* |
3415 | * Qlogic host adapter specific data structure. | |
3416 | */ | |
3417 | struct qla_hw_data { | |
3418 | struct pci_dev *pdev; | |
3419 | /* SRB cache. */ | |
3420 | #define SRB_MIN_REQ 128 | |
3421 | mempool_t *srb_mempool; | |
1da177e4 LT |
3422 | |
3423 | volatile struct { | |
1da177e4 LT |
3424 | uint32_t mbox_int :1; |
3425 | uint32_t mbox_busy :1; | |
1da177e4 LT |
3426 | uint32_t disable_risc_code_load :1; |
3427 | uint32_t enable_64bit_addressing :1; | |
3428 | uint32_t enable_lip_reset :1; | |
1da177e4 | 3429 | uint32_t enable_target_reset :1; |
7b867cf7 | 3430 | uint32_t enable_lip_full_login :1; |
1da177e4 | 3431 | uint32_t enable_led_scheme :1; |
7190575f | 3432 | |
3d71644c AV |
3433 | uint32_t msi_enabled :1; |
3434 | uint32_t msix_enabled :1; | |
d4c760c2 | 3435 | uint32_t disable_serdes :1; |
4346b149 | 3436 | uint32_t gpsc_supported :1; |
2c3dfe3f | 3437 | uint32_t npiv_supported :1; |
85880801 | 3438 | uint32_t pci_channel_io_perm_failure :1; |
df613b96 | 3439 | uint32_t fce_enabled :1; |
1d2874de | 3440 | uint32_t fac_supported :1; |
7190575f | 3441 | |
2533cf67 | 3442 | uint32_t chip_reset_done :1; |
cbc8eb67 | 3443 | uint32_t running_gold_fw :1; |
85880801 | 3444 | uint32_t eeh_busy :1; |
3155754a | 3445 | uint32_t disable_msix_handshake :1; |
09ff701a | 3446 | uint32_t fcp_prio_enabled :1; |
7190575f | 3447 | uint32_t isp82xx_fw_hung:1; |
7d613ac6 | 3448 | uint32_t nic_core_hung:1; |
7190575f GM |
3449 | |
3450 | uint32_t quiesce_owner:1; | |
7d613ac6 SV |
3451 | uint32_t nic_core_reset_hdlr_active:1; |
3452 | uint32_t nic_core_reset_owner:1; | |
b6d0d9d5 | 3453 | uint32_t isp82xx_no_md_cap:1; |
2d70c103 | 3454 | uint32_t host_shutting_down:1; |
bf5b8ad7 | 3455 | uint32_t idc_compl_status:1; |
8ae6d9c7 GM |
3456 | uint32_t mr_reset_hdlr_active:1; |
3457 | uint32_t mr_intr_valid:1; | |
b0d6cabd | 3458 | |
40f3862b | 3459 | uint32_t dport_enabled:1; |
2486c627 | 3460 | uint32_t fawwpn_enabled:1; |
b0d6cabd | 3461 | uint32_t exlogins_enabled:1; |
2f56a7f1 | 3462 | uint32_t exchoffld_enabled:1; |
15f30a57 | 3463 | |
ec7193e2 QT |
3464 | uint32_t lip_ae:1; |
3465 | uint32_t n2n_ae:1; | |
15f30a57 | 3466 | uint32_t fw_started:1; |
ec7193e2 | 3467 | uint32_t fw_init_done:1; |
e4e3a2ce QT |
3468 | |
3469 | uint32_t detected_lr_sfp:1; | |
3470 | uint32_t using_lr_setting:1; | |
1da177e4 LT |
3471 | } flags; |
3472 | ||
e4e3a2ce QT |
3473 | u8 long_range_distance; /* 32G & above */ |
3474 | #define LR_DISTANCE_5K 1 | |
3475 | #define LR_DISTANCE_10K 0 | |
3476 | ||
fa2a1ce5 | 3477 | /* This spinlock is used to protect "io transactions", you must |
7b867cf7 AC |
3478 | * acquire it before doing any IO to the card, eg with RD_REG*() and |
3479 | * WRT_REG*() for the duration of your entire commandtransaction. | |
3480 | * | |
3481 | * This spinlock is of lower priority than the io request lock. | |
3482 | */ | |
1da177e4 | 3483 | |
7b867cf7 | 3484 | spinlock_t hardware_lock ____cacheline_aligned; |
285d0321 | 3485 | int bars; |
09483916 | 3486 | int mem_only; |
f73cb695 | 3487 | device_reg_t *iobase; /* Base I/O address */ |
3776541d | 3488 | resource_size_t pio_address; |
fa2a1ce5 | 3489 | |
7b867cf7 | 3490 | #define MIN_IOBASE_LEN 0x100 |
8ae6d9c7 GM |
3491 | dma_addr_t bar0_hdl; |
3492 | ||
3493 | void __iomem *cregbase; | |
3494 | dma_addr_t bar2_hdl; | |
3495 | #define BAR0_LEN_FX00 (1024 * 1024) | |
3496 | #define BAR2_LEN_FX00 (128 * 1024) | |
3497 | ||
3498 | uint32_t rqstq_intr_code; | |
3499 | uint32_t mbx_intr_code; | |
3500 | uint32_t req_que_len; | |
3501 | uint32_t rsp_que_len; | |
3502 | uint32_t req_que_off; | |
3503 | uint32_t rsp_que_off; | |
3504 | ||
3505 | /* Multi queue data structs */ | |
f73cb695 CD |
3506 | device_reg_t *mqiobase; |
3507 | device_reg_t *msixbase; | |
73208dfd AC |
3508 | uint16_t msix_count; |
3509 | uint8_t mqenable; | |
3510 | struct req_que **req_q_map; | |
3511 | struct rsp_que **rsp_q_map; | |
d7459527 | 3512 | struct qla_qpair **queue_pair_map; |
73208dfd AC |
3513 | unsigned long req_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)]; |
3514 | unsigned long rsp_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)]; | |
d7459527 MH |
3515 | unsigned long qpair_qid_map[(QLA_MAX_QUEUES / 8) |
3516 | / sizeof(unsigned long)]; | |
2afa19a9 AC |
3517 | uint8_t max_req_queues; |
3518 | uint8_t max_rsp_queues; | |
d7459527 | 3519 | uint8_t max_qpairs; |
b95b9452 | 3520 | uint8_t num_qpairs; |
d7459527 | 3521 | struct qla_qpair *base_qpair; |
73208dfd AC |
3522 | struct qla_npiv_entry *npiv_info; |
3523 | uint16_t nvram_npiv_size; | |
1da177e4 | 3524 | |
7b867cf7 AC |
3525 | uint16_t switch_cap; |
3526 | #define FLOGI_SEQ_DEL BIT_8 | |
3527 | #define FLOGI_MID_SUPPORT BIT_10 | |
3528 | #define FLOGI_VSAN_SUPPORT BIT_12 | |
3529 | #define FLOGI_SP_SUPPORT BIT_13 | |
e5b68a61 AC |
3530 | |
3531 | uint8_t port_no; /* Physical port of adapter */ | |
ead03855 | 3532 | uint8_t exch_starvation; |
e5b68a61 | 3533 | |
7b867cf7 AC |
3534 | /* Timeout timers. */ |
3535 | uint8_t loop_down_abort_time; /* port down timer */ | |
3536 | atomic_t loop_down_timer; /* loop down timer */ | |
3537 | uint8_t link_down_timeout; /* link down timeout */ | |
3538 | uint16_t max_loop_id; | |
642ef983 | 3539 | uint16_t max_fibre_devices; /* Maximum number of targets */ |
1da177e4 | 3540 | |
1da177e4 | 3541 | uint16_t fb_rev; |
7b867cf7 | 3542 | uint16_t min_external_loopid; /* First external loop Id */ |
1da177e4 | 3543 | |
d8b45213 | 3544 | #define PORT_SPEED_UNKNOWN 0xFFFF |
7b867cf7 AC |
3545 | #define PORT_SPEED_1GB 0x00 |
3546 | #define PORT_SPEED_2GB 0x01 | |
3547 | #define PORT_SPEED_4GB 0x03 | |
3548 | #define PORT_SPEED_8GB 0x04 | |
6246b8a1 | 3549 | #define PORT_SPEED_16GB 0x05 |
f73cb695 | 3550 | #define PORT_SPEED_32GB 0x06 |
3a03eb79 | 3551 | #define PORT_SPEED_10GB 0x13 |
7b867cf7 | 3552 | uint16_t link_data_rate; /* F/W operating speed */ |
1da177e4 LT |
3553 | |
3554 | uint8_t current_topology; | |
3555 | uint8_t prev_topology; | |
3556 | #define ISP_CFG_NL 1 | |
3557 | #define ISP_CFG_N 2 | |
3558 | #define ISP_CFG_FL 4 | |
3559 | #define ISP_CFG_F 8 | |
3560 | ||
7b867cf7 | 3561 | uint8_t operating_mode; /* F/W operating mode */ |
1da177e4 LT |
3562 | #define LOOP 0 |
3563 | #define P2P 1 | |
3564 | #define LOOP_P2P 2 | |
3565 | #define P2P_LOOP 3 | |
1da177e4 | 3566 | uint8_t interrupts_on; |
7b867cf7 | 3567 | uint32_t isp_abort_cnt; |
7b867cf7 AC |
3568 | #define PCI_DEVICE_ID_QLOGIC_ISP2532 0x2532 |
3569 | #define PCI_DEVICE_ID_QLOGIC_ISP8432 0x8432 | |
3a03eb79 | 3570 | #define PCI_DEVICE_ID_QLOGIC_ISP8001 0x8001 |
6246b8a1 GM |
3571 | #define PCI_DEVICE_ID_QLOGIC_ISP8031 0x8031 |
3572 | #define PCI_DEVICE_ID_QLOGIC_ISP2031 0x2031 | |
f73cb695 | 3573 | #define PCI_DEVICE_ID_QLOGIC_ISP2071 0x2071 |
2c5bbbb2 | 3574 | #define PCI_DEVICE_ID_QLOGIC_ISP2271 0x2271 |
2b48992f | 3575 | #define PCI_DEVICE_ID_QLOGIC_ISP2261 0x2261 |
2c5bbbb2 | 3576 | |
9e052e2d | 3577 | uint32_t isp_type; |
7b867cf7 AC |
3578 | #define DT_ISP2100 BIT_0 |
3579 | #define DT_ISP2200 BIT_1 | |
3580 | #define DT_ISP2300 BIT_2 | |
3581 | #define DT_ISP2312 BIT_3 | |
3582 | #define DT_ISP2322 BIT_4 | |
3583 | #define DT_ISP6312 BIT_5 | |
3584 | #define DT_ISP6322 BIT_6 | |
3585 | #define DT_ISP2422 BIT_7 | |
3586 | #define DT_ISP2432 BIT_8 | |
3587 | #define DT_ISP5422 BIT_9 | |
3588 | #define DT_ISP5432 BIT_10 | |
3589 | #define DT_ISP2532 BIT_11 | |
3590 | #define DT_ISP8432 BIT_12 | |
3a03eb79 | 3591 | #define DT_ISP8001 BIT_13 |
a9083016 | 3592 | #define DT_ISP8021 BIT_14 |
6246b8a1 GM |
3593 | #define DT_ISP2031 BIT_15 |
3594 | #define DT_ISP8031 BIT_16 | |
8ae6d9c7 | 3595 | #define DT_ISPFX00 BIT_17 |
7ec0effd | 3596 | #define DT_ISP8044 BIT_18 |
f73cb695 | 3597 | #define DT_ISP2071 BIT_19 |
2c5bbbb2 | 3598 | #define DT_ISP2271 BIT_20 |
2b48992f SC |
3599 | #define DT_ISP2261 BIT_21 |
3600 | #define DT_ISP_LAST (DT_ISP2261 << 1) | |
7b867cf7 | 3601 | |
9e052e2d | 3602 | uint32_t device_type; |
e02587d7 | 3603 | #define DT_T10_PI BIT_25 |
7b867cf7 AC |
3604 | #define DT_IIDMA BIT_26 |
3605 | #define DT_FWI2 BIT_27 | |
3606 | #define DT_ZIO_SUPPORTED BIT_28 | |
3607 | #define DT_OEM_001 BIT_29 | |
3608 | #define DT_ISP2200A BIT_30 | |
3609 | #define DT_EXTENDED_IDS BIT_31 | |
9e052e2d JC |
3610 | |
3611 | #define DT_MASK(ha) ((ha)->isp_type & (DT_ISP_LAST - 1)) | |
7b867cf7 AC |
3612 | #define IS_QLA2100(ha) (DT_MASK(ha) & DT_ISP2100) |
3613 | #define IS_QLA2200(ha) (DT_MASK(ha) & DT_ISP2200) | |
3614 | #define IS_QLA2300(ha) (DT_MASK(ha) & DT_ISP2300) | |
3615 | #define IS_QLA2312(ha) (DT_MASK(ha) & DT_ISP2312) | |
3616 | #define IS_QLA2322(ha) (DT_MASK(ha) & DT_ISP2322) | |
3617 | #define IS_QLA6312(ha) (DT_MASK(ha) & DT_ISP6312) | |
3618 | #define IS_QLA6322(ha) (DT_MASK(ha) & DT_ISP6322) | |
3619 | #define IS_QLA2422(ha) (DT_MASK(ha) & DT_ISP2422) | |
3620 | #define IS_QLA2432(ha) (DT_MASK(ha) & DT_ISP2432) | |
3621 | #define IS_QLA5422(ha) (DT_MASK(ha) & DT_ISP5422) | |
3622 | #define IS_QLA5432(ha) (DT_MASK(ha) & DT_ISP5432) | |
3623 | #define IS_QLA2532(ha) (DT_MASK(ha) & DT_ISP2532) | |
3624 | #define IS_QLA8432(ha) (DT_MASK(ha) & DT_ISP8432) | |
3a03eb79 | 3625 | #define IS_QLA8001(ha) (DT_MASK(ha) & DT_ISP8001) |
6246b8a1 | 3626 | #define IS_QLA81XX(ha) (IS_QLA8001(ha)) |
a9083016 | 3627 | #define IS_QLA82XX(ha) (DT_MASK(ha) & DT_ISP8021) |
7ec0effd | 3628 | #define IS_QLA8044(ha) (DT_MASK(ha) & DT_ISP8044) |
6246b8a1 GM |
3629 | #define IS_QLA2031(ha) (DT_MASK(ha) & DT_ISP2031) |
3630 | #define IS_QLA8031(ha) (DT_MASK(ha) & DT_ISP8031) | |
8ae6d9c7 | 3631 | #define IS_QLAFX00(ha) (DT_MASK(ha) & DT_ISPFX00) |
f73cb695 | 3632 | #define IS_QLA2071(ha) (DT_MASK(ha) & DT_ISP2071) |
2c5bbbb2 | 3633 | #define IS_QLA2271(ha) (DT_MASK(ha) & DT_ISP2271) |
2b48992f | 3634 | #define IS_QLA2261(ha) (DT_MASK(ha) & DT_ISP2261) |
7b867cf7 AC |
3635 | |
3636 | #define IS_QLA23XX(ha) (IS_QLA2300(ha) || IS_QLA2312(ha) || IS_QLA2322(ha) || \ | |
3637 | IS_QLA6312(ha) || IS_QLA6322(ha)) | |
3638 | #define IS_QLA24XX(ha) (IS_QLA2422(ha) || IS_QLA2432(ha)) | |
3639 | #define IS_QLA54XX(ha) (IS_QLA5422(ha) || IS_QLA5432(ha)) | |
3640 | #define IS_QLA25XX(ha) (IS_QLA2532(ha)) | |
6246b8a1 | 3641 | #define IS_QLA83XX(ha) (IS_QLA2031(ha) || IS_QLA8031(ha)) |
7b867cf7 | 3642 | #define IS_QLA84XX(ha) (IS_QLA8432(ha)) |
2b48992f | 3643 | #define IS_QLA27XX(ha) (IS_QLA2071(ha) || IS_QLA2271(ha) || IS_QLA2261(ha)) |
7b867cf7 AC |
3644 | #define IS_QLA24XX_TYPE(ha) (IS_QLA24XX(ha) || IS_QLA54XX(ha) || \ |
3645 | IS_QLA84XX(ha)) | |
6246b8a1 | 3646 | #define IS_CNA_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA82XX(ha) || \ |
7ec0effd AD |
3647 | IS_QLA8031(ha) || IS_QLA8044(ha)) |
3648 | #define IS_P3P_TYPE(ha) (IS_QLA82XX(ha) || IS_QLA8044(ha)) | |
7b867cf7 | 3649 | #define IS_QLA2XXX_MIDTYPE(ha) (IS_QLA24XX(ha) || IS_QLA84XX(ha) || \ |
a9083016 | 3650 | IS_QLA25XX(ha) || IS_QLA81XX(ha) || \ |
7ec0effd | 3651 | IS_QLA82XX(ha) || IS_QLA83XX(ha) || \ |
f73cb695 | 3652 | IS_QLA8044(ha) || IS_QLA27XX(ha)) |
fd564b5d HM |
3653 | #define IS_MSIX_NACK_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \ |
3654 | IS_QLA27XX(ha)) | |
b77ed25c | 3655 | #define IS_NOPOLLING_TYPE(ha) (IS_QLA81XX(ha) && (ha)->flags.msix_enabled) |
f73cb695 CD |
3656 | #define IS_FAC_REQUIRED(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \ |
3657 | IS_QLA27XX(ha)) | |
3658 | #define IS_NOCACHE_VPD_TYPE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \ | |
3659 | IS_QLA27XX(ha)) | |
ac280b67 | 3660 | #define IS_ALOGIO_CAPABLE(ha) (IS_QLA23XX(ha) || IS_FWI2_CAPABLE(ha)) |
7b867cf7 | 3661 | |
e02587d7 | 3662 | #define IS_T10_PI_CAPABLE(ha) ((ha)->device_type & DT_T10_PI) |
7b867cf7 AC |
3663 | #define IS_IIDMA_CAPABLE(ha) ((ha)->device_type & DT_IIDMA) |
3664 | #define IS_FWI2_CAPABLE(ha) ((ha)->device_type & DT_FWI2) | |
3665 | #define IS_ZIO_SUPPORTED(ha) ((ha)->device_type & DT_ZIO_SUPPORTED) | |
3666 | #define IS_OEM_001(ha) ((ha)->device_type & DT_OEM_001) | |
3667 | #define HAS_EXTENDED_IDS(ha) ((ha)->device_type & DT_EXTENDED_IDS) | |
6246b8a1 | 3668 | #define IS_CT6_SUPPORTED(ha) ((ha)->device_type & DT_CT6_SUPPORTED) |
f73cb695 CD |
3669 | #define IS_MQUE_CAPABLE(ha) ((ha)->mqenable || IS_QLA83XX(ha) || \ |
3670 | IS_QLA27XX(ha)) | |
a9b6f722 | 3671 | #define IS_BIDI_CAPABLE(ha) ((IS_QLA25XX(ha) || IS_QLA2031(ha))) |
81178772 SK |
3672 | /* Bit 21 of fw_attributes decides the MCTP capabilities */ |
3673 | #define IS_MCTP_CAPABLE(ha) (IS_QLA2031(ha) && \ | |
3674 | ((ha)->fw_attributes_ext[0] & BIT_0)) | |
b20f02e1 HM |
3675 | #define IS_PI_UNINIT_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
3676 | #define IS_PI_IPGUARD_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) | |
9e522cd8 | 3677 | #define IS_PI_DIFB_DIX0_CAPABLE(ha) (0) |
b20f02e1 | 3678 | #define IS_PI_SPLIT_DET_CAPABLE_HBA(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
9e522cd8 AE |
3679 | #define IS_PI_SPLIT_DET_CAPABLE(ha) (IS_PI_SPLIT_DET_CAPABLE_HBA(ha) && \ |
3680 | (((ha)->fw_attributes_h << 16 | (ha)->fw_attributes) & BIT_22)) | |
b20f02e1 | 3681 | #define IS_ATIO_MSIX_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
33c36c0a | 3682 | #define IS_TGT_MODE_CAPABLE(ha) (ha->tgt.atio_q_length) |
7c6300e3 | 3683 | #define IS_SHADOW_REG_CAPABLE(ha) (IS_QLA27XX(ha)) |
25232cc9 | 3684 | #define IS_DPORT_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
d6b9b42b | 3685 | #define IS_FAWWN_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
99e1b683 QT |
3686 | #define IS_EXCHG_OFFLD_CAPABLE(ha) \ |
3687 | (IS_QLA81XX(ha) || IS_QLA83XX(ha) || IS_QLA27XX(ha)) | |
3688 | #define IS_EXLOGIN_OFFLD_CAPABLE(ha) \ | |
3689 | (IS_QLA25XX(ha) || IS_QLA81XX(ha) || IS_QLA83XX(ha) || IS_QLA27XX(ha)) | |
1da177e4 LT |
3690 | |
3691 | /* HBA serial number */ | |
3692 | uint8_t serial0; | |
3693 | uint8_t serial1; | |
3694 | uint8_t serial2; | |
3695 | ||
3696 | /* NVRAM configuration data */ | |
7b867cf7 AC |
3697 | #define MAX_NVRAM_SIZE 4096 |
3698 | #define VPD_OFFSET MAX_NVRAM_SIZE / 2 | |
3d71644c | 3699 | uint16_t nvram_size; |
1da177e4 | 3700 | uint16_t nvram_base; |
281afe19 | 3701 | void *nvram; |
6f641790 AV |
3702 | uint16_t vpd_size; |
3703 | uint16_t vpd_base; | |
281afe19 | 3704 | void *vpd; |
1da177e4 LT |
3705 | |
3706 | uint16_t loop_reset_delay; | |
1da177e4 LT |
3707 | uint8_t retry_count; |
3708 | uint8_t login_timeout; | |
3709 | uint16_t r_a_tov; | |
3710 | int port_down_retry_count; | |
1da177e4 | 3711 | uint8_t mbx_count; |
8ae6d9c7 | 3712 | uint8_t aen_mbx_count; |
1da177e4 | 3713 | |
7b867cf7 | 3714 | uint32_t login_retry_count; |
1da177e4 LT |
3715 | /* SNS command interfaces. */ |
3716 | ms_iocb_entry_t *ms_iocb; | |
3717 | dma_addr_t ms_iocb_dma; | |
3718 | struct ct_sns_pkt *ct_sns; | |
3719 | dma_addr_t ct_sns_dma; | |
3720 | /* SNS command interfaces for 2200. */ | |
3721 | struct sns_cmd_pkt *sns_cmd; | |
3722 | dma_addr_t sns_cmd_dma; | |
3723 | ||
e4e3a2ce | 3724 | #define SFP_DEV_SIZE 512 |
7b867cf7 AC |
3725 | #define SFP_BLOCK_SIZE 64 |
3726 | void *sfp_data; | |
3727 | dma_addr_t sfp_data_dma; | |
88729e53 | 3728 | |
b5d0329f | 3729 | #define XGMAC_DATA_SIZE 4096 |
ce0423f4 AV |
3730 | void *xgmac_data; |
3731 | dma_addr_t xgmac_data_dma; | |
3732 | ||
b5d0329f | 3733 | #define DCBX_TLV_DATA_SIZE 4096 |
11bbc1d8 AV |
3734 | void *dcbx_tlv; |
3735 | dma_addr_t dcbx_tlv_dma; | |
3736 | ||
39a11240 | 3737 | struct task_struct *dpc_thread; |
1da177e4 LT |
3738 | uint8_t dpc_active; /* DPC routine is active */ |
3739 | ||
1da177e4 LT |
3740 | dma_addr_t gid_list_dma; |
3741 | struct gid_list_info *gid_list; | |
abbd8870 | 3742 | int gid_list_info_size; |
1da177e4 | 3743 | |
fa2a1ce5 | 3744 | /* Small DMA pool allocations -- maximum 256 bytes in length. */ |
7b867cf7 | 3745 | #define DMA_POOL_SIZE 256 |
1da177e4 LT |
3746 | struct dma_pool *s_dma_pool; |
3747 | ||
3748 | dma_addr_t init_cb_dma; | |
3d71644c AV |
3749 | init_cb_t *init_cb; |
3750 | int init_cb_size; | |
b64b0e8f AV |
3751 | dma_addr_t ex_init_cb_dma; |
3752 | struct ex_init_cb_81xx *ex_init_cb; | |
1da177e4 | 3753 | |
5ff1d584 AV |
3754 | void *async_pd; |
3755 | dma_addr_t async_pd_dma; | |
3756 | ||
b0d6cabd HM |
3757 | #define ENABLE_EXTENDED_LOGIN BIT_7 |
3758 | ||
3759 | /* Extended Logins */ | |
3760 | void *exlogin_buf; | |
3761 | dma_addr_t exlogin_buf_dma; | |
3762 | int exlogin_size; | |
3763 | ||
2f56a7f1 HM |
3764 | #define ENABLE_EXCHANGE_OFFLD BIT_2 |
3765 | ||
3766 | /* Exchange Offload */ | |
3767 | void *exchoffld_buf; | |
3768 | dma_addr_t exchoffld_buf_dma; | |
3769 | int exchoffld_size; | |
3770 | int exchoffld_count; | |
3771 | ||
7a67735b AV |
3772 | void *swl; |
3773 | ||
1da177e4 | 3774 | /* These are used by mailbox operations. */ |
8ae6d9c7 GM |
3775 | uint16_t mailbox_out[MAILBOX_REGISTER_COUNT]; |
3776 | uint32_t mailbox_out32[MAILBOX_REGISTER_COUNT]; | |
3777 | uint32_t aenmb[AEN_MAILBOX_REGISTER_COUNT_FX00]; | |
1da177e4 LT |
3778 | |
3779 | mbx_cmd_t *mcp; | |
8ae6d9c7 GM |
3780 | struct mbx_cmd_32 *mcp32; |
3781 | ||
1da177e4 | 3782 | unsigned long mbx_cmd_flags; |
7b867cf7 AC |
3783 | #define MBX_INTERRUPT 1 |
3784 | #define MBX_INTR_WAIT 2 | |
1da177e4 LT |
3785 | #define MBX_UPDATE_FLASH_ACTIVE 3 |
3786 | ||
7b867cf7 | 3787 | struct mutex vport_lock; /* Virtual port synchronization */ |
feafb7b1 | 3788 | spinlock_t vport_slock; /* order is hardware_lock, then vport_slock */ |
d7459527 | 3789 | struct mutex mq_lock; /* multi-queue synchronization */ |
7b867cf7 | 3790 | struct completion mbx_cmd_comp; /* Serialize mbx access */ |
0b05a1f0 | 3791 | struct completion mbx_intr_comp; /* Used for completion notification */ |
23f2ebd1 | 3792 | struct completion dcbx_comp; /* For set port config notification */ |
f356bef1 CD |
3793 | struct completion lb_portup_comp; /* Used to wait for link up during |
3794 | * loopback */ | |
3795 | #define DCBX_COMP_TIMEOUT 20 | |
3796 | #define LB_PORTUP_COMP_TIMEOUT 10 | |
3797 | ||
23f2ebd1 | 3798 | int notify_dcbx_comp; |
f356bef1 | 3799 | int notify_lb_portup_comp; |
a9b6f722 | 3800 | struct mutex selflogin_lock; |
1da177e4 | 3801 | |
1da177e4 | 3802 | /* Basic firmware related information. */ |
1da177e4 LT |
3803 | uint16_t fw_major_version; |
3804 | uint16_t fw_minor_version; | |
3805 | uint16_t fw_subminor_version; | |
3806 | uint16_t fw_attributes; | |
6246b8a1 GM |
3807 | uint16_t fw_attributes_h; |
3808 | uint16_t fw_attributes_ext[2]; | |
1da177e4 LT |
3809 | uint32_t fw_memory_size; |
3810 | uint32_t fw_transfer_size; | |
441d1072 AV |
3811 | uint32_t fw_srisc_address; |
3812 | #define RISC_START_ADDRESS_2100 0x1000 | |
3813 | #define RISC_START_ADDRESS_2300 0x800 | |
3814 | #define RISC_START_ADDRESS_2400 0x100000 | |
03e8c680 QT |
3815 | |
3816 | uint16_t orig_fw_tgt_xcb_count; | |
3817 | uint16_t cur_fw_tgt_xcb_count; | |
3818 | uint16_t orig_fw_xcb_count; | |
3819 | uint16_t cur_fw_xcb_count; | |
3820 | uint16_t orig_fw_iocb_count; | |
3821 | uint16_t cur_fw_iocb_count; | |
3822 | uint16_t fw_max_fcf_count; | |
1da177e4 | 3823 | |
f73cb695 CD |
3824 | uint32_t fw_shared_ram_start; |
3825 | uint32_t fw_shared_ram_end; | |
ad1ef177 JC |
3826 | uint32_t fw_ddr_ram_start; |
3827 | uint32_t fw_ddr_ram_end; | |
f73cb695 | 3828 | |
7b867cf7 | 3829 | uint16_t fw_options[16]; /* slots: 1,2,3,10,11 */ |
1da177e4 | 3830 | uint8_t fw_seriallink_options[4]; |
3d71644c | 3831 | uint16_t fw_seriallink_options24[4]; |
1da177e4 | 3832 | |
55a96158 | 3833 | uint8_t mpi_version[3]; |
3a03eb79 | 3834 | uint32_t mpi_capabilities; |
55a96158 | 3835 | uint8_t phy_version[3]; |
03aa868c | 3836 | uint8_t pep_version[3]; |
3a03eb79 | 3837 | |
f73cb695 CD |
3838 | /* Firmware dump template */ |
3839 | void *fw_dump_template; | |
3840 | uint32_t fw_dump_template_len; | |
1da177e4 | 3841 | /* Firmware dump information. */ |
a7a167bf AV |
3842 | struct qla2xxx_fw_dump *fw_dump; |
3843 | uint32_t fw_dump_len; | |
d4e3e04d | 3844 | int fw_dumped; |
61f098dd HP |
3845 | unsigned long fw_dump_cap_flags; |
3846 | #define RISC_PAUSE_CMPL 0 | |
3847 | #define DMA_SHUTDOWN_CMPL 1 | |
3848 | #define ISP_RESET_CMPL 2 | |
3849 | #define RISC_RDY_AFT_RESET 3 | |
3850 | #define RISC_SRAM_DUMP_CMPL 4 | |
3851 | #define RISC_EXT_MEM_DUMP_CMPL 5 | |
d14e72fb HM |
3852 | #define ISP_MBX_RDY 6 |
3853 | #define ISP_SOFT_RESET_CMPL 7 | |
1da177e4 | 3854 | int fw_dump_reading; |
edaa5c74 | 3855 | int prev_minidump_failed; |
a7a167bf AV |
3856 | dma_addr_t eft_dma; |
3857 | void *eft; | |
81178772 SK |
3858 | /* Current size of mctp dump is 0x086064 bytes */ |
3859 | #define MCTP_DUMP_SIZE 0x086064 | |
3860 | dma_addr_t mctp_dump_dma; | |
3861 | void *mctp_dump; | |
3862 | int mctp_dumped; | |
3863 | int mctp_dump_reading; | |
bb99de67 | 3864 | uint32_t chain_offset; |
df613b96 AV |
3865 | struct dentry *dfs_dir; |
3866 | struct dentry *dfs_fce; | |
ce1025cd | 3867 | struct dentry *dfs_tgt_counters; |
03e8c680 | 3868 | struct dentry *dfs_fw_resource_cnt; |
ce1025cd | 3869 | |
df613b96 AV |
3870 | dma_addr_t fce_dma; |
3871 | void *fce; | |
3872 | uint32_t fce_bufs; | |
3873 | uint16_t fce_mb[8]; | |
3874 | uint64_t fce_wr, fce_rd; | |
3875 | struct mutex fce_mutex; | |
3876 | ||
3d71644c | 3877 | uint32_t pci_attr; |
a8488abe | 3878 | uint16_t chip_revision; |
1da177e4 LT |
3879 | |
3880 | uint16_t product_id[4]; | |
3881 | ||
3882 | uint8_t model_number[16+1]; | |
3883 | #define BINZERO "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0" | |
1ee27146 | 3884 | char model_desc[80]; |
cca5335c | 3885 | uint8_t adapter_id[16+1]; |
1da177e4 | 3886 | |
854165f4 AV |
3887 | /* Option ROM information. */ |
3888 | char *optrom_buffer; | |
3889 | uint32_t optrom_size; | |
3890 | int optrom_state; | |
3891 | #define QLA_SWAITING 0 | |
3892 | #define QLA_SREADING 1 | |
3893 | #define QLA_SWRITING 2 | |
b7cc176c JC |
3894 | uint32_t optrom_region_start; |
3895 | uint32_t optrom_region_size; | |
7a8ab9c8 | 3896 | struct mutex optrom_mutex; |
854165f4 | 3897 | |
7b867cf7 | 3898 | /* PCI expansion ROM image information. */ |
30c47662 AV |
3899 | #define ROM_CODE_TYPE_BIOS 0 |
3900 | #define ROM_CODE_TYPE_FCODE 1 | |
3901 | #define ROM_CODE_TYPE_EFI 3 | |
7b867cf7 AC |
3902 | uint8_t bios_revision[2]; |
3903 | uint8_t efi_revision[2]; | |
3904 | uint8_t fcode_revision[16]; | |
30c47662 AV |
3905 | uint32_t fw_revision[4]; |
3906 | ||
0f2d962f MI |
3907 | uint32_t gold_fw_version[4]; |
3908 | ||
3a03eb79 AV |
3909 | /* Offsets for flash/nvram access (set to ~0 if not used). */ |
3910 | uint32_t flash_conf_off; | |
3911 | uint32_t flash_data_off; | |
3912 | uint32_t nvram_conf_off; | |
3913 | uint32_t nvram_data_off; | |
3914 | ||
7d232c74 | 3915 | uint32_t fdt_wrt_disable; |
7ec0effd | 3916 | uint32_t fdt_wrt_enable; |
7d232c74 AV |
3917 | uint32_t fdt_erase_cmd; |
3918 | uint32_t fdt_block_size; | |
3919 | uint32_t fdt_unprotect_sec_cmd; | |
3920 | uint32_t fdt_protect_sec_cmd; | |
7ec0effd | 3921 | uint32_t fdt_wrt_sts_reg_cmd; |
7d232c74 | 3922 | |
7b867cf7 AC |
3923 | uint32_t flt_region_flt; |
3924 | uint32_t flt_region_fdt; | |
3925 | uint32_t flt_region_boot; | |
4243c115 | 3926 | uint32_t flt_region_boot_sec; |
7b867cf7 | 3927 | uint32_t flt_region_fw; |
4243c115 | 3928 | uint32_t flt_region_fw_sec; |
7b867cf7 | 3929 | uint32_t flt_region_vpd_nvram; |
3d79038f | 3930 | uint32_t flt_region_vpd; |
4243c115 | 3931 | uint32_t flt_region_vpd_sec; |
3d79038f | 3932 | uint32_t flt_region_nvram; |
7b867cf7 | 3933 | uint32_t flt_region_npiv_conf; |
cbc8eb67 | 3934 | uint32_t flt_region_gold_fw; |
09ff701a | 3935 | uint32_t flt_region_fcp_prio; |
a9083016 | 3936 | uint32_t flt_region_bootload; |
4243c115 SC |
3937 | uint32_t flt_region_img_status_pri; |
3938 | uint32_t flt_region_img_status_sec; | |
3939 | uint8_t active_image; | |
c00d8994 | 3940 | |
1da177e4 | 3941 | /* Needed for BEACON */ |
7b867cf7 AC |
3942 | uint16_t beacon_blink_led; |
3943 | uint8_t beacon_color_state; | |
f6df144c AV |
3944 | #define QLA_LED_GRN_ON 0x01 |
3945 | #define QLA_LED_YLW_ON 0x02 | |
3946 | #define QLA_LED_ABR_ON 0x04 | |
3947 | #define QLA_LED_ALL_ON 0x07 /* yellow, green, amber. */ | |
3948 | /* ISP2322: red, green, amber. */ | |
7b867cf7 AC |
3949 | uint16_t zio_mode; |
3950 | uint16_t zio_timer; | |
a8488abe | 3951 | |
73208dfd | 3952 | struct qla_msix_entry *msix_entries; |
2c3dfe3f | 3953 | |
7b867cf7 AC |
3954 | struct list_head vp_list; /* list of VP */ |
3955 | unsigned long vp_idx_map[(MAX_MULTI_ID_FABRIC / 8) / | |
3956 | sizeof(unsigned long)]; | |
3957 | uint16_t num_vhosts; /* number of vports created */ | |
3958 | uint16_t num_vsans; /* number of vsan created */ | |
3959 | uint16_t max_npiv_vports; /* 63 or 125 per topoloty */ | |
3960 | int cur_vport_count; | |
3961 | ||
3962 | struct qla_chip_state_84xx *cs84xx; | |
7b867cf7 | 3963 | struct isp_operations *isp_ops; |
68ca949c | 3964 | struct workqueue_struct *wq; |
9a069e19 | 3965 | struct qlfc_fw fw_buf; |
09ff701a SR |
3966 | |
3967 | /* FCP_CMND priority support */ | |
3968 | struct qla_fcp_prio_cfg *fcp_prio_cfg; | |
a9083016 GM |
3969 | |
3970 | struct dma_pool *dl_dma_pool; | |
3971 | #define DSD_LIST_DMA_POOL_SIZE 512 | |
3972 | ||
3973 | struct dma_pool *fcp_cmnd_dma_pool; | |
3974 | mempool_t *ctx_mempool; | |
3975 | #define FCP_CMND_DMA_POOL_SIZE 512 | |
3976 | ||
8dfa4b5a BVA |
3977 | void __iomem *nx_pcibase; /* Base I/O address */ |
3978 | void __iomem *nxdb_rd_ptr; /* Doorbell read pointer */ | |
3979 | void __iomem *nxdb_wr_ptr; /* Door bell write pointer */ | |
a9083016 GM |
3980 | |
3981 | uint32_t crb_win; | |
3982 | uint32_t curr_window; | |
3983 | uint32_t ddr_mn_window; | |
3984 | unsigned long mn_win_crb; | |
3985 | unsigned long ms_win_crb; | |
3986 | int qdr_sn_window; | |
7d613ac6 SV |
3987 | uint32_t fcoe_dev_init_timeout; |
3988 | uint32_t fcoe_reset_timeout; | |
a9083016 GM |
3989 | rwlock_t hw_lock; |
3990 | uint16_t portnum; /* port number */ | |
3991 | int link_width; | |
3992 | struct fw_blob *hablob; | |
3993 | struct qla82xx_legacy_intr_set nx_legacy_intr; | |
3994 | ||
3995 | uint16_t gbl_dsd_inuse; | |
3996 | uint16_t gbl_dsd_avail; | |
3997 | struct list_head gbl_dsd_list; | |
3998 | #define NUM_DSD_CHAIN 4096 | |
9c2b2975 HZ |
3999 | |
4000 | uint8_t fw_type; | |
4001 | __le32 file_prd_off; /* File firmware product offset */ | |
08de2844 GM |
4002 | |
4003 | uint32_t md_template_size; | |
4004 | void *md_tmplt_hdr; | |
4005 | dma_addr_t md_tmplt_hdr_dma; | |
4006 | void *md_dump; | |
4007 | uint32_t md_dump_size; | |
2d70c103 | 4008 | |
5f16b331 | 4009 | void *loop_id_map; |
7d613ac6 SV |
4010 | |
4011 | /* QLA83XX IDC specific fields */ | |
4012 | uint32_t idc_audit_ts; | |
454073c9 | 4013 | uint32_t idc_extend_tmo; |
7d613ac6 SV |
4014 | |
4015 | /* DPC low-priority workqueue */ | |
4016 | struct workqueue_struct *dpc_lp_wq; | |
4017 | struct work_struct idc_aen; | |
4018 | /* DPC high-priority workqueue */ | |
4019 | struct workqueue_struct *dpc_hp_wq; | |
4020 | struct work_struct nic_core_reset; | |
4021 | struct work_struct idc_state_handler; | |
4022 | struct work_struct nic_core_unrecoverable; | |
f3ddac19 | 4023 | struct work_struct board_disable; |
7d613ac6 | 4024 | |
8ae6d9c7 GM |
4025 | struct mr_data_fx00 mr; |
4026 | ||
2d70c103 | 4027 | struct qlt_hw_data tgt; |
a1b23c5a | 4028 | int allow_cna_fw_dump; |
deeae7a6 DG |
4029 | |
4030 | atomic_t nvme_active_aen_cnt; | |
4031 | uint16_t nvme_last_rptd_aen; /* Last recorded aen count */ | |
7b867cf7 AC |
4032 | }; |
4033 | ||
4034 | /* | |
4035 | * Qlogic scsi host structure | |
4036 | */ | |
4037 | typedef struct scsi_qla_host { | |
4038 | struct list_head list; | |
4039 | struct list_head vp_fcports; /* list of fcports */ | |
4040 | struct list_head work_list; | |
f999f4c1 | 4041 | spinlock_t work_lock; |
ec7193e2 | 4042 | struct work_struct iocb_work; |
f999f4c1 | 4043 | |
7b867cf7 AC |
4044 | /* Commonly used flags and state information. */ |
4045 | struct Scsi_Host *host; | |
4046 | unsigned long host_no; | |
4047 | uint8_t host_str[16]; | |
4048 | ||
4049 | volatile struct { | |
4050 | uint32_t init_done :1; | |
4051 | uint32_t online :1; | |
7b867cf7 AC |
4052 | uint32_t reset_active :1; |
4053 | ||
4054 | uint32_t management_server_logged_in :1; | |
4055 | uint32_t process_response_queue :1; | |
bad75002 | 4056 | uint32_t difdix_supported:1; |
feafb7b1 | 4057 | uint32_t delete_progress:1; |
8ae6d9c7 GM |
4058 | |
4059 | uint32_t fw_tgt_reported:1; | |
969a6199 | 4060 | uint32_t bbcr_enable:1; |
d7459527 | 4061 | uint32_t qpairs_available:1; |
d65237c7 SC |
4062 | uint32_t qpairs_req_created:1; |
4063 | uint32_t qpairs_rsp_created:1; | |
a5d42f4c | 4064 | uint32_t nvme_enabled:1; |
7b867cf7 AC |
4065 | } flags; |
4066 | ||
4067 | atomic_t loop_state; | |
4068 | #define LOOP_TIMEOUT 1 | |
4069 | #define LOOP_DOWN 2 | |
4070 | #define LOOP_UP 3 | |
4071 | #define LOOP_UPDATE 4 | |
4072 | #define LOOP_READY 5 | |
4073 | #define LOOP_DEAD 6 | |
4074 | ||
4075 | unsigned long dpc_flags; | |
4076 | #define RESET_MARKER_NEEDED 0 /* Send marker to ISP. */ | |
4077 | #define RESET_ACTIVE 1 | |
4078 | #define ISP_ABORT_NEEDED 2 /* Initiate ISP abort. */ | |
4079 | #define ABORT_ISP_ACTIVE 3 /* ISP abort in progress. */ | |
4080 | #define LOOP_RESYNC_NEEDED 4 /* Device Resync needed. */ | |
4081 | #define LOOP_RESYNC_ACTIVE 5 | |
4082 | #define LOCAL_LOOP_UPDATE 6 /* Perform a local loop update. */ | |
4083 | #define RSCN_UPDATE 7 /* Perform an RSCN update. */ | |
ddb9b126 SS |
4084 | #define RELOGIN_NEEDED 8 |
4085 | #define REGISTER_FC4_NEEDED 9 /* SNS FC4 registration required. */ | |
4086 | #define ISP_ABORT_RETRY 10 /* ISP aborted. */ | |
4087 | #define BEACON_BLINK_NEEDED 11 | |
4088 | #define REGISTER_FDMI_NEEDED 12 | |
4089 | #define FCPORT_UPDATE_NEEDED 13 | |
4090 | #define VP_DPC_NEEDED 14 /* wake up for VP dpc handling */ | |
4091 | #define UNLOADING 15 | |
4092 | #define NPIV_CONFIG_NEEDED 16 | |
a9083016 GM |
4093 | #define ISP_UNRECOVERABLE 17 |
4094 | #define FCOE_CTX_RESET_NEEDED 18 /* Initiate FCoE context reset */ | |
b1d46989 | 4095 | #define MPI_RESET_NEEDED 19 /* Initiate MPI FW reset */ |
579d12b5 | 4096 | #define ISP_QUIESCE_NEEDED 20 /* Driver need some quiescence */ |
41dc529a | 4097 | #define FREE_BIT 21 |
50280c01 CD |
4098 | #define PORT_UPDATE_NEEDED 22 |
4099 | #define FX00_RESET_RECOVERY 23 | |
4100 | #define FX00_TARGET_SCAN 24 | |
4101 | #define FX00_CRITEMP_RECOVERY 25 | |
e8f5e95d | 4102 | #define FX00_HOST_INFO_RESEND 26 |
d7459527 | 4103 | #define QPAIR_ONLINE_CHECK_NEEDED 27 |
deeae7a6 | 4104 | #define SET_ZIO_THRESHOLD_NEEDED 28 |
e4e3a2ce | 4105 | #define DETECT_SFP_CHANGE 29 |
7b867cf7 | 4106 | |
232792b6 JL |
4107 | unsigned long pci_flags; |
4108 | #define PFLG_DISCONNECTED 0 /* PCI device removed */ | |
beb9e315 | 4109 | #define PFLG_DRIVER_REMOVING 1 /* PCI driver .remove */ |
6b383979 | 4110 | #define PFLG_DRIVER_PROBING 2 /* PCI driver .probe */ |
232792b6 | 4111 | |
7b867cf7 | 4112 | uint32_t device_flags; |
ddb9b126 SS |
4113 | #define SWITCH_FOUND BIT_0 |
4114 | #define DFLG_NO_CABLE BIT_1 | |
a9083016 | 4115 | #define DFLG_DEV_FAILED BIT_5 |
7b867cf7 | 4116 | |
7b867cf7 AC |
4117 | /* ISP configuration data. */ |
4118 | uint16_t loop_id; /* Host adapter loop id */ | |
a9b6f722 SK |
4119 | uint16_t self_login_loop_id; /* host adapter loop id |
4120 | * get it on self login | |
4121 | */ | |
4122 | fc_port_t bidir_fcport; /* fcport used for bidir cmnds | |
4123 | * no need of allocating it for | |
4124 | * each command | |
4125 | */ | |
7b867cf7 AC |
4126 | |
4127 | port_id_t d_id; /* Host adapter port id */ | |
4128 | uint8_t marker_needed; | |
4129 | uint16_t mgmt_svr_loop_id; | |
4130 | ||
4131 | ||
4132 | ||
7b867cf7 AC |
4133 | /* Timeout timers. */ |
4134 | uint8_t loop_down_abort_time; /* port down timer */ | |
4135 | atomic_t loop_down_timer; /* loop down timer */ | |
4136 | uint8_t link_down_timeout; /* link down timeout */ | |
4137 | ||
4138 | uint32_t timer_active; | |
4139 | struct timer_list timer; | |
4140 | ||
4141 | uint8_t node_name[WWN_SIZE]; | |
4142 | uint8_t port_name[WWN_SIZE]; | |
4143 | uint8_t fabric_node_name[WWN_SIZE]; | |
bad7001c | 4144 | |
a5d42f4c | 4145 | struct nvme_fc_local_port *nvme_local_port; |
5621b0dd | 4146 | struct completion nvme_del_done; |
a5d42f4c | 4147 | struct list_head nvme_rport_list; |
7401bc18 DG |
4148 | atomic_t nvme_active_aen_cnt; |
4149 | uint16_t nvme_last_rptd_aen; | |
a5d42f4c | 4150 | |
bad7001c AV |
4151 | uint16_t fcoe_vlan_id; |
4152 | uint16_t fcoe_fcf_idx; | |
4153 | uint8_t fcoe_vn_port_mac[6]; | |
4154 | ||
8b2f5ff3 SN |
4155 | /* list of commands waiting on workqueue */ |
4156 | struct list_head qla_cmd_list; | |
4157 | struct list_head qla_sess_op_cmd_list; | |
41dc529a | 4158 | struct list_head unknown_atio_list; |
8b2f5ff3 | 4159 | spinlock_t cmd_list_lock; |
41dc529a | 4160 | struct delayed_work unknown_atio_work; |
8b2f5ff3 | 4161 | |
df673274 AP |
4162 | /* Counter to detect races between ELS and RSCN events */ |
4163 | atomic_t generation_tick; | |
4164 | /* Time when global fcport update has been scheduled */ | |
4165 | int total_fcport_update_gen; | |
71cdc079 AP |
4166 | /* List of pending LOGOs, protected by tgt_mutex */ |
4167 | struct list_head logo_list; | |
b7bd104e AP |
4168 | /* List of pending PLOGI acks, protected by hw lock */ |
4169 | struct list_head plogi_ack_list; | |
df673274 | 4170 | |
d7459527 MH |
4171 | struct list_head qp_list; |
4172 | ||
7ec0effd | 4173 | uint32_t vp_abort_cnt; |
7b867cf7 | 4174 | |
2c3dfe3f | 4175 | struct fc_vport *fc_vport; /* holds fc_vport * for each vport */ |
2c3dfe3f | 4176 | uint16_t vp_idx; /* vport ID */ |
d7459527 | 4177 | struct qla_qpair *qpair; /* base qpair */ |
2c3dfe3f | 4178 | |
2c3dfe3f | 4179 | unsigned long vp_flags; |
2c3dfe3f SJ |
4180 | #define VP_IDX_ACQUIRED 0 /* bit no 0 */ |
4181 | #define VP_CREATE_NEEDED 1 | |
4182 | #define VP_BIND_NEEDED 2 | |
4183 | #define VP_DELETE_NEEDED 3 | |
4184 | #define VP_SCR_NEEDED 4 /* State Change Request registration */ | |
ded6411f | 4185 | #define VP_CONFIG_OK 5 /* Flag to cfg VP, if FW is ready */ |
2c3dfe3f SJ |
4186 | atomic_t vp_state; |
4187 | #define VP_OFFLINE 0 | |
4188 | #define VP_ACTIVE 1 | |
4189 | #define VP_FAILED 2 | |
4190 | // #define VP_DISABLE 3 | |
4191 | uint16_t vp_err_state; | |
4192 | uint16_t vp_prev_err_state; | |
4193 | #define VP_ERR_UNKWN 0 | |
4194 | #define VP_ERR_PORTDWN 1 | |
4195 | #define VP_ERR_FAB_UNSUPPORTED 2 | |
4196 | #define VP_ERR_FAB_NORESOURCES 3 | |
4197 | #define VP_ERR_FAB_LOGOUT 4 | |
4198 | #define VP_ERR_ADAP_NORESOURCES 5 | |
7b867cf7 | 4199 | struct qla_hw_data *hw; |
0e8cd71c | 4200 | struct scsi_qlt_host vha_tgt; |
2afa19a9 | 4201 | struct req_que *req; |
a9083016 GM |
4202 | int fw_heartbeat_counter; |
4203 | int seconds_since_last_heartbeat; | |
2be21fa2 SK |
4204 | struct fc_host_statistics fc_host_stat; |
4205 | struct qla_statistics qla_stats; | |
a9b6f722 | 4206 | struct bidi_statistics bidi_stats; |
feafb7b1 | 4207 | atomic_t vref_count; |
7ec0effd | 4208 | struct qla8044_reset_template reset_tmplt; |
969a6199 | 4209 | uint16_t bbcr; |
726b8548 QT |
4210 | struct name_list_extended gnl; |
4211 | /* Count of active session/fcport */ | |
4212 | int fcport_count; | |
4213 | wait_queue_head_t fcport_waitQ; | |
c4a9b538 | 4214 | wait_queue_head_t vref_waitq; |
1da177e4 LT |
4215 | } scsi_qla_host_t; |
4216 | ||
4243c115 SC |
4217 | struct qla27xx_image_status { |
4218 | uint8_t image_status_mask; | |
4219 | uint16_t generation_number; | |
4220 | uint8_t reserved[3]; | |
4221 | uint8_t ver_minor; | |
4222 | uint8_t ver_major; | |
4223 | uint32_t checksum; | |
4224 | uint32_t signature; | |
4225 | } __packed; | |
4226 | ||
2d70c103 NB |
4227 | #define SET_VP_IDX 1 |
4228 | #define SET_AL_PA 2 | |
4229 | #define RESET_VP_IDX 3 | |
4230 | #define RESET_AL_PA 4 | |
4231 | struct qla_tgt_vp_map { | |
4232 | uint8_t idx; | |
4233 | scsi_qla_host_t *vha; | |
4234 | }; | |
4235 | ||
d7459527 MH |
4236 | struct qla2_sgx { |
4237 | dma_addr_t dma_addr; /* OUT */ | |
4238 | uint32_t dma_len; /* OUT */ | |
4239 | ||
4240 | uint32_t tot_bytes; /* IN */ | |
4241 | struct scatterlist *cur_sg; /* IN */ | |
4242 | ||
4243 | /* for book keeping, bzero on initial invocation */ | |
4244 | uint32_t bytes_consumed; | |
4245 | uint32_t num_bytes; | |
4246 | uint32_t tot_partial; | |
4247 | ||
4248 | /* for debugging */ | |
4249 | uint32_t num_sg; | |
4250 | srb_t *sp; | |
4251 | }; | |
4252 | ||
4b60c827 QT |
4253 | #define QLA_FW_STARTED(_ha) { \ |
4254 | int i; \ | |
4255 | _ha->flags.fw_started = 1; \ | |
4256 | _ha->base_qpair->fw_started = 1; \ | |
4257 | for (i = 0; i < _ha->max_qpairs; i++) { \ | |
4258 | if (_ha->queue_pair_map[i]) \ | |
4259 | _ha->queue_pair_map[i]->fw_started = 1; \ | |
4260 | } \ | |
4261 | } | |
4262 | ||
4263 | #define QLA_FW_STOPPED(_ha) { \ | |
4264 | int i; \ | |
4265 | _ha->flags.fw_started = 0; \ | |
4266 | _ha->base_qpair->fw_started = 0; \ | |
4267 | for (i = 0; i < _ha->max_qpairs; i++) { \ | |
4268 | if (_ha->queue_pair_map[i]) \ | |
4269 | _ha->queue_pair_map[i]->fw_started = 0; \ | |
4270 | } \ | |
4271 | } | |
4272 | ||
1da177e4 LT |
4273 | /* |
4274 | * Macros to help code, maintain, etc. | |
4275 | */ | |
4276 | #define LOOP_TRANSITION(ha) \ | |
4277 | (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \ | |
23443b1d | 4278 | test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags) || \ |
1da177e4 | 4279 | atomic_read(&ha->loop_state) == LOOP_DOWN) |
fa2a1ce5 | 4280 | |
8ae6d9c7 GM |
4281 | #define STATE_TRANSITION(ha) \ |
4282 | (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \ | |
4283 | test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags)) | |
4284 | ||
d7459527 MH |
4285 | #define QLA_VHA_MARK_BUSY(__vha, __bail) do { \ |
4286 | atomic_inc(&__vha->vref_count); \ | |
4287 | mb(); \ | |
4288 | if (__vha->flags.delete_progress) { \ | |
4289 | atomic_dec(&__vha->vref_count); \ | |
c4a9b538 | 4290 | wake_up(&__vha->vref_waitq); \ |
d7459527 MH |
4291 | __bail = 1; \ |
4292 | } else { \ | |
4293 | __bail = 0; \ | |
4294 | } \ | |
feafb7b1 AE |
4295 | } while (0) |
4296 | ||
c4a9b538 | 4297 | #define QLA_VHA_MARK_NOT_BUSY(__vha) do { \ |
d7459527 | 4298 | atomic_dec(&__vha->vref_count); \ |
c4a9b538 JC |
4299 | wake_up(&__vha->vref_waitq); \ |
4300 | } while (0) \ | |
d7459527 MH |
4301 | |
4302 | #define QLA_QPAIR_MARK_BUSY(__qpair, __bail) do { \ | |
4303 | atomic_inc(&__qpair->ref_count); \ | |
4304 | mb(); \ | |
4305 | if (__qpair->delete_in_progress) { \ | |
4306 | atomic_dec(&__qpair->ref_count); \ | |
4307 | __bail = 1; \ | |
4308 | } else { \ | |
4309 | __bail = 0; \ | |
4310 | } \ | |
feafb7b1 AE |
4311 | } while (0) |
4312 | ||
d7459527 MH |
4313 | #define QLA_QPAIR_MARK_NOT_BUSY(__qpair) \ |
4314 | atomic_dec(&__qpair->ref_count); \ | |
4315 | ||
7c3f8fd1 QT |
4316 | |
4317 | #define QLA_ENA_CONF(_ha) {\ | |
4318 | int i;\ | |
4319 | _ha->base_qpair->enable_explicit_conf = 1; \ | |
4320 | for (i = 0; i < _ha->max_qpairs; i++) { \ | |
4321 | if (_ha->queue_pair_map[i]) \ | |
4322 | _ha->queue_pair_map[i]->enable_explicit_conf = 1; \ | |
4323 | } \ | |
4324 | } | |
4325 | ||
4326 | #define QLA_DIS_CONF(_ha) {\ | |
4327 | int i;\ | |
4328 | _ha->base_qpair->enable_explicit_conf = 0; \ | |
4329 | for (i = 0; i < _ha->max_qpairs; i++) { \ | |
4330 | if (_ha->queue_pair_map[i]) \ | |
4331 | _ha->queue_pair_map[i]->enable_explicit_conf = 0; \ | |
4332 | } \ | |
4333 | } | |
4334 | ||
1da177e4 LT |
4335 | /* |
4336 | * qla2x00 local function return status codes | |
4337 | */ | |
4338 | #define MBS_MASK 0x3fff | |
4339 | ||
4340 | #define QLA_SUCCESS (MBS_COMMAND_COMPLETE & MBS_MASK) | |
4341 | #define QLA_INVALID_COMMAND (MBS_INVALID_COMMAND & MBS_MASK) | |
4342 | #define QLA_INTERFACE_ERROR (MBS_HOST_INTERFACE_ERROR & MBS_MASK) | |
4343 | #define QLA_TEST_FAILED (MBS_TEST_FAILED & MBS_MASK) | |
4344 | #define QLA_COMMAND_ERROR (MBS_COMMAND_ERROR & MBS_MASK) | |
4345 | #define QLA_PARAMETER_ERROR (MBS_COMMAND_PARAMETER_ERROR & MBS_MASK) | |
4346 | #define QLA_PORT_ID_USED (MBS_PORT_ID_USED & MBS_MASK) | |
4347 | #define QLA_LOOP_ID_USED (MBS_LOOP_ID_USED & MBS_MASK) | |
4348 | #define QLA_ALL_IDS_IN_USE (MBS_ALL_IDS_IN_USE & MBS_MASK) | |
4349 | #define QLA_NOT_LOGGED_IN (MBS_NOT_LOGGED_IN & MBS_MASK) | |
4350 | ||
4351 | #define QLA_FUNCTION_TIMEOUT 0x100 | |
4352 | #define QLA_FUNCTION_PARAMETER_ERROR 0x101 | |
4353 | #define QLA_FUNCTION_FAILED 0x102 | |
4354 | #define QLA_MEMORY_ALLOC_FAILED 0x103 | |
4355 | #define QLA_LOCK_TIMEOUT 0x104 | |
4356 | #define QLA_ABORTED 0x105 | |
4357 | #define QLA_SUSPENDED 0x106 | |
4358 | #define QLA_BUSY 0x107 | |
cca5335c | 4359 | #define QLA_ALREADY_REGISTERED 0x109 |
1da177e4 | 4360 | |
1da177e4 LT |
4361 | #define NVRAM_DELAY() udelay(10) |
4362 | ||
1da177e4 LT |
4363 | /* |
4364 | * Flash support definitions | |
4365 | */ | |
854165f4 AV |
4366 | #define OPTROM_SIZE_2300 0x20000 |
4367 | #define OPTROM_SIZE_2322 0x100000 | |
4368 | #define OPTROM_SIZE_24XX 0x100000 | |
c3a2f0df | 4369 | #define OPTROM_SIZE_25XX 0x200000 |
3a03eb79 | 4370 | #define OPTROM_SIZE_81XX 0x400000 |
a9083016 | 4371 | #define OPTROM_SIZE_82XX 0x800000 |
6246b8a1 | 4372 | #define OPTROM_SIZE_83XX 0x1000000 |
a9083016 GM |
4373 | |
4374 | #define OPTROM_BURST_SIZE 0x1000 | |
4375 | #define OPTROM_BURST_DWORDS (OPTROM_BURST_SIZE / 4) | |
1da177e4 | 4376 | |
bad75002 AE |
4377 | #define QLA_DSDS_PER_IOCB 37 |
4378 | ||
4d78c973 GM |
4379 | #define CMD_SP(Cmnd) ((Cmnd)->SCp.ptr) |
4380 | ||
58548cb5 GM |
4381 | #define QLA_SG_ALL 1024 |
4382 | ||
4d78c973 GM |
4383 | enum nexus_wait_type { |
4384 | WAIT_HOST = 0, | |
4385 | WAIT_TARGET, | |
4386 | WAIT_LUN, | |
4387 | }; | |
4388 | ||
e4e3a2ce QT |
4389 | /* Refer to SNIA SFF 8247 */ |
4390 | struct sff_8247_a0 { | |
4391 | u8 txid; /* transceiver id */ | |
4392 | u8 ext_txid; | |
4393 | u8 connector; | |
4394 | /* compliance code */ | |
4395 | u8 eth_infi_cc3; /* ethernet, inifiband */ | |
4396 | u8 sonet_cc4[2]; | |
4397 | u8 eth_cc6; | |
4398 | /* link length */ | |
4399 | #define FC_LL_VL BIT_7 /* very long */ | |
4400 | #define FC_LL_S BIT_6 /* Short */ | |
4401 | #define FC_LL_I BIT_5 /* Intermidiate*/ | |
4402 | #define FC_LL_L BIT_4 /* Long */ | |
4403 | #define FC_LL_M BIT_3 /* Medium */ | |
4404 | #define FC_LL_SA BIT_2 /* ShortWave laser */ | |
4405 | #define FC_LL_LC BIT_1 /* LongWave laser */ | |
4406 | #define FC_LL_EL BIT_0 /* Electrical inter enclosure */ | |
4407 | u8 fc_ll_cc7; | |
4408 | /* FC technology */ | |
4409 | #define FC_TEC_EL BIT_7 /* Electrical inter enclosure */ | |
4410 | #define FC_TEC_SN BIT_6 /* short wave w/o OFC */ | |
4411 | #define FC_TEC_SL BIT_5 /* short wave with OFC */ | |
4412 | #define FC_TEC_LL BIT_4 /* Longwave Laser */ | |
4413 | #define FC_TEC_ACT BIT_3 /* Active cable */ | |
4414 | #define FC_TEC_PAS BIT_2 /* Passive cable */ | |
4415 | u8 fc_tec_cc8; | |
4416 | /* Transmission Media */ | |
4417 | #define FC_MED_TW BIT_7 /* Twin Ax */ | |
4418 | #define FC_MED_TP BIT_6 /* Twited Pair */ | |
4419 | #define FC_MED_MI BIT_5 /* Min Coax */ | |
4420 | #define FC_MED_TV BIT_4 /* Video Coax */ | |
4421 | #define FC_MED_M6 BIT_3 /* Multimode, 62.5um */ | |
4422 | #define FC_MED_M5 BIT_2 /* Multimode, 50um */ | |
4423 | #define FC_MED_SM BIT_0 /* Single Mode */ | |
4424 | u8 fc_med_cc9; | |
4425 | /* speed FC_SP_12: 12*100M = 1200 MB/s */ | |
4426 | #define FC_SP_12 BIT_7 | |
4427 | #define FC_SP_8 BIT_6 | |
4428 | #define FC_SP_16 BIT_5 | |
4429 | #define FC_SP_4 BIT_4 | |
4430 | #define FC_SP_32 BIT_3 | |
4431 | #define FC_SP_2 BIT_2 | |
4432 | #define FC_SP_1 BIT_0 | |
4433 | u8 fc_sp_cc10; | |
4434 | u8 encode; | |
4435 | u8 bitrate; | |
4436 | u8 rate_id; | |
4437 | u8 length_km; /* offset 14/eh */ | |
4438 | u8 length_100m; | |
4439 | u8 length_50um_10m; | |
4440 | u8 length_62um_10m; | |
4441 | u8 length_om4_10m; | |
4442 | u8 length_om3_10m; | |
4443 | #define SFF_VEN_NAME_LEN 16 | |
4444 | u8 vendor_name[SFF_VEN_NAME_LEN]; /* offset 20/14h */ | |
4445 | u8 tx_compat; | |
4446 | u8 vendor_oui[3]; | |
4447 | #define SFF_PART_NAME_LEN 16 | |
4448 | u8 vendor_pn[SFF_PART_NAME_LEN]; /* part number */ | |
4449 | u8 vendor_rev[4]; | |
4450 | u8 wavelength[2]; | |
4451 | u8 resv; | |
4452 | u8 cc_base; | |
4453 | u8 options[2]; /* offset 64 */ | |
4454 | u8 br_max; | |
4455 | u8 br_min; | |
4456 | u8 vendor_sn[16]; | |
4457 | u8 date_code[8]; | |
4458 | u8 diag; | |
4459 | u8 enh_options; | |
4460 | u8 sff_revision; | |
4461 | u8 cc_ext; | |
4462 | u8 vendor_specific[32]; | |
4463 | u8 resv2[128]; | |
4464 | }; | |
4465 | ||
4466 | #define AUTO_DETECT_SFP_SUPPORT(_vha)\ | |
4467 | (ql2xautodetectsfp && !_vha->vp_idx && \ | |
4468 | (IS_QLA25XX(_vha->hw) || IS_QLA81XX(_vha->hw) ||\ | |
4469 | IS_QLA83XX(_vha->hw) || IS_QLA27XX(_vha->hw))) | |
4470 | ||
09620eeb QT |
4471 | #define USER_CTRL_IRQ(_ha) (ql2xuctrlirq && QLA_TGT_MODE_ENABLED() && \ |
4472 | (IS_QLA27XX(_ha) || IS_QLA83XX(_ha))) | |
4473 | ||
c5419e26 | 4474 | #include "qla_target.h" |
1da177e4 LT |
4475 | #include "qla_gbl.h" |
4476 | #include "qla_dbg.h" | |
4477 | #include "qla_inline.h" | |
1da177e4 | 4478 | #endif |