]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/scsi/qla2xxx/qla_isr.c
[SCSI] qla2xxx: Refactor shutdown code so some functionality can be reused.
[mirror_ubuntu-jammy-kernel.git] / drivers / scsi / qla2xxx / qla_isr.c
CommitLineData
1da177e4 1/*
fa90c54f 2 * QLogic Fibre Channel HBA Driver
1e63395c 3 * Copyright (c) 2003-2013 QLogic Corporation
1da177e4 4 *
fa90c54f 5 * See LICENSE.qla2xxx for copyright and licensing details.
1da177e4
LT
6 */
7#include "qla_def.h"
2d70c103 8#include "qla_target.h"
1da177e4 9
05236a05 10#include <linux/delay.h>
5a0e3ad6 11#include <linux/slab.h>
df7baa50 12#include <scsi/scsi_tcq.h>
9a069e19 13#include <scsi/scsi_bsg_fc.h>
bad75002 14#include <scsi/scsi_eh.h>
df7baa50 15
1da177e4 16static void qla2x00_mbx_completion(scsi_qla_host_t *, uint16_t);
73208dfd 17static void qla2x00_status_entry(scsi_qla_host_t *, struct rsp_que *, void *);
2afa19a9 18static void qla2x00_status_cont_entry(struct rsp_que *, sts_cont_entry_t *);
73208dfd
AC
19static void qla2x00_error_entry(scsi_qla_host_t *, struct rsp_que *,
20 sts_entry_t *);
9a853f71 21
1da177e4
LT
22/**
23 * qla2100_intr_handler() - Process interrupts for the ISP2100 and ISP2200.
24 * @irq:
25 * @dev_id: SCSI driver HA context
1da177e4
LT
26 *
27 * Called by system whenever the host adapter generates an interrupt.
28 *
29 * Returns handled flag.
30 */
31irqreturn_t
7d12e780 32qla2100_intr_handler(int irq, void *dev_id)
1da177e4 33{
e315cd28
AC
34 scsi_qla_host_t *vha;
35 struct qla_hw_data *ha;
3d71644c 36 struct device_reg_2xxx __iomem *reg;
1da177e4 37 int status;
1da177e4 38 unsigned long iter;
14e660e6 39 uint16_t hccr;
9a853f71 40 uint16_t mb[4];
e315cd28 41 struct rsp_que *rsp;
43fac4d9 42 unsigned long flags;
1da177e4 43
e315cd28
AC
44 rsp = (struct rsp_que *) dev_id;
45 if (!rsp) {
3256b435
CD
46 ql_log(ql_log_info, NULL, 0x505d,
47 "%s: NULL response queue pointer.\n", __func__);
1da177e4
LT
48 return (IRQ_NONE);
49 }
50
e315cd28 51 ha = rsp->hw;
3d71644c 52 reg = &ha->iobase->isp;
1da177e4
LT
53 status = 0;
54
43fac4d9 55 spin_lock_irqsave(&ha->hardware_lock, flags);
2afa19a9 56 vha = pci_get_drvdata(ha->pdev);
1da177e4 57 for (iter = 50; iter--; ) {
14e660e6
SJ
58 hccr = RD_REG_WORD(&reg->hccr);
59 if (hccr & HCCR_RISC_PAUSE) {
60 if (pci_channel_offline(ha->pdev))
61 break;
62
63 /*
64 * Issue a "HARD" reset in order for the RISC interrupt
a06a0f8e 65 * bit to be cleared. Schedule a big hammer to get
14e660e6
SJ
66 * out of the RISC PAUSED state.
67 */
68 WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
69 RD_REG_WORD(&reg->hccr);
70
e315cd28
AC
71 ha->isp_ops->fw_dump(vha, 1);
72 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
14e660e6
SJ
73 break;
74 } else if ((RD_REG_WORD(&reg->istatus) & ISR_RISC_INT) == 0)
1da177e4
LT
75 break;
76
77 if (RD_REG_WORD(&reg->semaphore) & BIT_0) {
78 WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
79 RD_REG_WORD(&reg->hccr);
80
81 /* Get mailbox data. */
9a853f71
AV
82 mb[0] = RD_MAILBOX_REG(ha, reg, 0);
83 if (mb[0] > 0x3fff && mb[0] < 0x8000) {
e315cd28 84 qla2x00_mbx_completion(vha, mb[0]);
1da177e4 85 status |= MBX_INTERRUPT;
9a853f71
AV
86 } else if (mb[0] > 0x7fff && mb[0] < 0xc000) {
87 mb[1] = RD_MAILBOX_REG(ha, reg, 1);
88 mb[2] = RD_MAILBOX_REG(ha, reg, 2);
89 mb[3] = RD_MAILBOX_REG(ha, reg, 3);
73208dfd 90 qla2x00_async_event(vha, rsp, mb);
1da177e4
LT
91 } else {
92 /*EMPTY*/
7c3df132
SK
93 ql_dbg(ql_dbg_async, vha, 0x5025,
94 "Unrecognized interrupt type (%d).\n",
95 mb[0]);
1da177e4
LT
96 }
97 /* Release mailbox registers. */
98 WRT_REG_WORD(&reg->semaphore, 0);
99 RD_REG_WORD(&reg->semaphore);
100 } else {
73208dfd 101 qla2x00_process_response_queue(rsp);
1da177e4
LT
102
103 WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
104 RD_REG_WORD(&reg->hccr);
105 }
106 }
36439832 107 qla2x00_handle_mbx_completion(ha, status);
43fac4d9 108 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1da177e4 109
1da177e4
LT
110 return (IRQ_HANDLED);
111}
112
113/**
114 * qla2300_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
115 * @irq:
116 * @dev_id: SCSI driver HA context
1da177e4
LT
117 *
118 * Called by system whenever the host adapter generates an interrupt.
119 *
120 * Returns handled flag.
121 */
122irqreturn_t
7d12e780 123qla2300_intr_handler(int irq, void *dev_id)
1da177e4 124{
e315cd28 125 scsi_qla_host_t *vha;
3d71644c 126 struct device_reg_2xxx __iomem *reg;
1da177e4 127 int status;
1da177e4
LT
128 unsigned long iter;
129 uint32_t stat;
1da177e4 130 uint16_t hccr;
9a853f71 131 uint16_t mb[4];
e315cd28
AC
132 struct rsp_que *rsp;
133 struct qla_hw_data *ha;
43fac4d9 134 unsigned long flags;
1da177e4 135
e315cd28
AC
136 rsp = (struct rsp_que *) dev_id;
137 if (!rsp) {
3256b435
CD
138 ql_log(ql_log_info, NULL, 0x5058,
139 "%s: NULL response queue pointer.\n", __func__);
1da177e4
LT
140 return (IRQ_NONE);
141 }
142
e315cd28 143 ha = rsp->hw;
3d71644c 144 reg = &ha->iobase->isp;
1da177e4
LT
145 status = 0;
146
43fac4d9 147 spin_lock_irqsave(&ha->hardware_lock, flags);
2afa19a9 148 vha = pci_get_drvdata(ha->pdev);
1da177e4
LT
149 for (iter = 50; iter--; ) {
150 stat = RD_REG_DWORD(&reg->u.isp2300.host_status);
151 if (stat & HSR_RISC_PAUSED) {
85880801 152 if (unlikely(pci_channel_offline(ha->pdev)))
14e660e6
SJ
153 break;
154
1da177e4
LT
155 hccr = RD_REG_WORD(&reg->hccr);
156 if (hccr & (BIT_15 | BIT_13 | BIT_11 | BIT_8))
7c3df132
SK
157 ql_log(ql_log_warn, vha, 0x5026,
158 "Parity error -- HCCR=%x, Dumping "
159 "firmware.\n", hccr);
1da177e4 160 else
7c3df132
SK
161 ql_log(ql_log_warn, vha, 0x5027,
162 "RISC paused -- HCCR=%x, Dumping "
163 "firmware.\n", hccr);
1da177e4
LT
164
165 /*
166 * Issue a "HARD" reset in order for the RISC
167 * interrupt bit to be cleared. Schedule a big
a06a0f8e 168 * hammer to get out of the RISC PAUSED state.
1da177e4
LT
169 */
170 WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
171 RD_REG_WORD(&reg->hccr);
07f31805 172
e315cd28
AC
173 ha->isp_ops->fw_dump(vha, 1);
174 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
175 break;
176 } else if ((stat & HSR_RISC_INT) == 0)
177 break;
178
1da177e4 179 switch (stat & 0xff) {
1da177e4
LT
180 case 0x1:
181 case 0x2:
182 case 0x10:
183 case 0x11:
e315cd28 184 qla2x00_mbx_completion(vha, MSW(stat));
1da177e4
LT
185 status |= MBX_INTERRUPT;
186
187 /* Release mailbox registers. */
188 WRT_REG_WORD(&reg->semaphore, 0);
189 break;
190 case 0x12:
9a853f71
AV
191 mb[0] = MSW(stat);
192 mb[1] = RD_MAILBOX_REG(ha, reg, 1);
193 mb[2] = RD_MAILBOX_REG(ha, reg, 2);
194 mb[3] = RD_MAILBOX_REG(ha, reg, 3);
73208dfd 195 qla2x00_async_event(vha, rsp, mb);
9a853f71
AV
196 break;
197 case 0x13:
73208dfd 198 qla2x00_process_response_queue(rsp);
1da177e4
LT
199 break;
200 case 0x15:
9a853f71
AV
201 mb[0] = MBA_CMPLT_1_16BIT;
202 mb[1] = MSW(stat);
73208dfd 203 qla2x00_async_event(vha, rsp, mb);
1da177e4
LT
204 break;
205 case 0x16:
9a853f71
AV
206 mb[0] = MBA_SCSI_COMPLETION;
207 mb[1] = MSW(stat);
208 mb[2] = RD_MAILBOX_REG(ha, reg, 2);
73208dfd 209 qla2x00_async_event(vha, rsp, mb);
1da177e4
LT
210 break;
211 default:
7c3df132
SK
212 ql_dbg(ql_dbg_async, vha, 0x5028,
213 "Unrecognized interrupt type (%d).\n", stat & 0xff);
1da177e4
LT
214 break;
215 }
216 WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
217 RD_REG_WORD_RELAXED(&reg->hccr);
218 }
36439832 219 qla2x00_handle_mbx_completion(ha, status);
43fac4d9 220 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1da177e4 221
1da177e4
LT
222 return (IRQ_HANDLED);
223}
224
225/**
226 * qla2x00_mbx_completion() - Process mailbox command completions.
227 * @ha: SCSI driver HA context
228 * @mb0: Mailbox0 register
229 */
230static void
e315cd28 231qla2x00_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
1da177e4
LT
232{
233 uint16_t cnt;
4fa94f83 234 uint32_t mboxes;
1da177e4 235 uint16_t __iomem *wptr;
e315cd28 236 struct qla_hw_data *ha = vha->hw;
3d71644c 237 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
1da177e4 238
4fa94f83
AV
239 /* Read all mbox registers? */
240 mboxes = (1 << ha->mbx_count) - 1;
241 if (!ha->mcp)
a720101d 242 ql_dbg(ql_dbg_async, vha, 0x5001, "MBX pointer ERROR.\n");
4fa94f83
AV
243 else
244 mboxes = ha->mcp->in_mb;
245
1da177e4
LT
246 /* Load return mailbox registers. */
247 ha->flags.mbox_int = 1;
248 ha->mailbox_out[0] = mb0;
4fa94f83 249 mboxes >>= 1;
1da177e4
LT
250 wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 1);
251
252 for (cnt = 1; cnt < ha->mbx_count; cnt++) {
fa2a1ce5 253 if (IS_QLA2200(ha) && cnt == 8)
1da177e4 254 wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 8);
4fa94f83 255 if ((cnt == 4 || cnt == 5) && (mboxes & BIT_0))
1da177e4 256 ha->mailbox_out[cnt] = qla2x00_debounce_register(wptr);
4fa94f83 257 else if (mboxes & BIT_0)
1da177e4 258 ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
fa2a1ce5 259
1da177e4 260 wptr++;
4fa94f83 261 mboxes >>= 1;
1da177e4 262 }
1da177e4
LT
263}
264
8a659571
AV
265static void
266qla81xx_idc_event(scsi_qla_host_t *vha, uint16_t aen, uint16_t descr)
267{
268 static char *event[] =
269 { "Complete", "Request Notification", "Time Extension" };
270 int rval;
271 struct device_reg_24xx __iomem *reg24 = &vha->hw->iobase->isp24;
272 uint16_t __iomem *wptr;
273 uint16_t cnt, timeout, mb[QLA_IDC_ACK_REGS];
274
275 /* Seed data -- mailbox1 -> mailbox7. */
276 wptr = (uint16_t __iomem *)&reg24->mailbox1;
277 for (cnt = 0; cnt < QLA_IDC_ACK_REGS; cnt++, wptr++)
278 mb[cnt] = RD_REG_WORD(wptr);
279
7c3df132 280 ql_dbg(ql_dbg_async, vha, 0x5021,
6246b8a1 281 "Inter-Driver Communication %s -- "
7c3df132
SK
282 "%04x %04x %04x %04x %04x %04x %04x.\n",
283 event[aen & 0xff], mb[0], mb[1], mb[2], mb[3],
284 mb[4], mb[5], mb[6]);
454073c9
SV
285 switch (aen) {
286 /* Handle IDC Error completion case. */
287 case MBA_IDC_COMPLETE:
288 if (mb[1] >> 15) {
289 vha->hw->flags.idc_compl_status = 1;
290 if (vha->hw->notify_dcbx_comp)
291 complete(&vha->hw->dcbx_comp);
292 }
293 break;
294
295 case MBA_IDC_NOTIFY:
296 /* Acknowledgement needed? [Notify && non-zero timeout]. */
297 timeout = (descr >> 8) & 0xf;
298 ql_dbg(ql_dbg_async, vha, 0x5022,
299 "%lu Inter-Driver Communication %s -- ACK timeout=%d.\n",
300 vha->host_no, event[aen & 0xff], timeout);
301
302 if (!timeout)
303 return;
304 rval = qla2x00_post_idc_ack_work(vha, mb);
305 if (rval != QLA_SUCCESS)
306 ql_log(ql_log_warn, vha, 0x5023,
307 "IDC failed to post ACK.\n");
308 break;
309 case MBA_IDC_TIME_EXT:
310 vha->hw->idc_extend_tmo = descr;
311 ql_dbg(ql_dbg_async, vha, 0x5087,
312 "%lu Inter-Driver Communication %s -- "
313 "Extend timeout by=%d.\n",
314 vha->host_no, event[aen & 0xff], vha->hw->idc_extend_tmo);
315 break;
bf5b8ad7 316 }
8a659571
AV
317}
318
daae62a3 319#define LS_UNKNOWN 2
d0297c9a
JC
320const char *
321qla2x00_get_link_speed_str(struct qla_hw_data *ha, uint16_t speed)
daae62a3 322{
d0297c9a
JC
323 static const char * const link_speeds[] = {
324 "1", "2", "?", "4", "8", "16", "10"
325 };
daae62a3
CD
326
327 if (IS_QLA2100(ha) || IS_QLA2200(ha))
d0297c9a
JC
328 return link_speeds[0];
329 else if (speed == 0x13)
330 return link_speeds[6];
331 else if (speed < 6)
332 return link_speeds[speed];
333 else
334 return link_speeds[LS_UNKNOWN];
daae62a3
CD
335}
336
fa492630 337static void
7d613ac6
SV
338qla83xx_handle_8200_aen(scsi_qla_host_t *vha, uint16_t *mb)
339{
340 struct qla_hw_data *ha = vha->hw;
341
342 /*
343 * 8200 AEN Interpretation:
344 * mb[0] = AEN code
345 * mb[1] = AEN Reason code
346 * mb[2] = LSW of Peg-Halt Status-1 Register
347 * mb[6] = MSW of Peg-Halt Status-1 Register
348 * mb[3] = LSW of Peg-Halt Status-2 register
349 * mb[7] = MSW of Peg-Halt Status-2 register
350 * mb[4] = IDC Device-State Register value
351 * mb[5] = IDC Driver-Presence Register value
352 */
353 ql_dbg(ql_dbg_async, vha, 0x506b, "AEN Code: mb[0] = 0x%x AEN reason: "
354 "mb[1] = 0x%x PH-status1: mb[2] = 0x%x PH-status1: mb[6] = 0x%x.\n",
355 mb[0], mb[1], mb[2], mb[6]);
356 ql_dbg(ql_dbg_async, vha, 0x506c, "PH-status2: mb[3] = 0x%x "
357 "PH-status2: mb[7] = 0x%x Device-State: mb[4] = 0x%x "
358 "Drv-Presence: mb[5] = 0x%x.\n", mb[3], mb[7], mb[4], mb[5]);
359
360 if (mb[1] & (IDC_PEG_HALT_STATUS_CHANGE | IDC_NIC_FW_REPORTED_FAILURE |
361 IDC_HEARTBEAT_FAILURE)) {
362 ha->flags.nic_core_hung = 1;
363 ql_log(ql_log_warn, vha, 0x5060,
364 "83XX: F/W Error Reported: Check if reset required.\n");
365
366 if (mb[1] & IDC_PEG_HALT_STATUS_CHANGE) {
367 uint32_t protocol_engine_id, fw_err_code, err_level;
368
369 /*
370 * IDC_PEG_HALT_STATUS_CHANGE interpretation:
371 * - PEG-Halt Status-1 Register:
372 * (LSW = mb[2], MSW = mb[6])
373 * Bits 0-7 = protocol-engine ID
374 * Bits 8-28 = f/w error code
375 * Bits 29-31 = Error-level
376 * Error-level 0x1 = Non-Fatal error
377 * Error-level 0x2 = Recoverable Fatal error
378 * Error-level 0x4 = UnRecoverable Fatal error
379 * - PEG-Halt Status-2 Register:
380 * (LSW = mb[3], MSW = mb[7])
381 */
382 protocol_engine_id = (mb[2] & 0xff);
383 fw_err_code = (((mb[2] & 0xff00) >> 8) |
384 ((mb[6] & 0x1fff) << 8));
385 err_level = ((mb[6] & 0xe000) >> 13);
386 ql_log(ql_log_warn, vha, 0x5061, "PegHalt Status-1 "
387 "Register: protocol_engine_id=0x%x "
388 "fw_err_code=0x%x err_level=0x%x.\n",
389 protocol_engine_id, fw_err_code, err_level);
390 ql_log(ql_log_warn, vha, 0x5062, "PegHalt Status-2 "
391 "Register: 0x%x%x.\n", mb[7], mb[3]);
392 if (err_level == ERR_LEVEL_NON_FATAL) {
393 ql_log(ql_log_warn, vha, 0x5063,
394 "Not a fatal error, f/w has recovered "
395 "iteself.\n");
396 } else if (err_level == ERR_LEVEL_RECOVERABLE_FATAL) {
397 ql_log(ql_log_fatal, vha, 0x5064,
398 "Recoverable Fatal error: Chip reset "
399 "required.\n");
400 qla83xx_schedule_work(vha,
401 QLA83XX_NIC_CORE_RESET);
402 } else if (err_level == ERR_LEVEL_UNRECOVERABLE_FATAL) {
403 ql_log(ql_log_fatal, vha, 0x5065,
404 "Unrecoverable Fatal error: Set FAILED "
405 "state, reboot required.\n");
406 qla83xx_schedule_work(vha,
407 QLA83XX_NIC_CORE_UNRECOVERABLE);
408 }
409 }
410
411 if (mb[1] & IDC_NIC_FW_REPORTED_FAILURE) {
412 uint16_t peg_fw_state, nw_interface_link_up;
413 uint16_t nw_interface_signal_detect, sfp_status;
414 uint16_t htbt_counter, htbt_monitor_enable;
415 uint16_t sfp_additonal_info, sfp_multirate;
416 uint16_t sfp_tx_fault, link_speed, dcbx_status;
417
418 /*
419 * IDC_NIC_FW_REPORTED_FAILURE interpretation:
420 * - PEG-to-FC Status Register:
421 * (LSW = mb[2], MSW = mb[6])
422 * Bits 0-7 = Peg-Firmware state
423 * Bit 8 = N/W Interface Link-up
424 * Bit 9 = N/W Interface signal detected
425 * Bits 10-11 = SFP Status
426 * SFP Status 0x0 = SFP+ transceiver not expected
427 * SFP Status 0x1 = SFP+ transceiver not present
428 * SFP Status 0x2 = SFP+ transceiver invalid
429 * SFP Status 0x3 = SFP+ transceiver present and
430 * valid
431 * Bits 12-14 = Heartbeat Counter
432 * Bit 15 = Heartbeat Monitor Enable
433 * Bits 16-17 = SFP Additional Info
434 * SFP info 0x0 = Unregocnized transceiver for
435 * Ethernet
436 * SFP info 0x1 = SFP+ brand validation failed
437 * SFP info 0x2 = SFP+ speed validation failed
438 * SFP info 0x3 = SFP+ access error
439 * Bit 18 = SFP Multirate
440 * Bit 19 = SFP Tx Fault
441 * Bits 20-22 = Link Speed
442 * Bits 23-27 = Reserved
443 * Bits 28-30 = DCBX Status
444 * DCBX Status 0x0 = DCBX Disabled
445 * DCBX Status 0x1 = DCBX Enabled
446 * DCBX Status 0x2 = DCBX Exchange error
447 * Bit 31 = Reserved
448 */
449 peg_fw_state = (mb[2] & 0x00ff);
450 nw_interface_link_up = ((mb[2] & 0x0100) >> 8);
451 nw_interface_signal_detect = ((mb[2] & 0x0200) >> 9);
452 sfp_status = ((mb[2] & 0x0c00) >> 10);
453 htbt_counter = ((mb[2] & 0x7000) >> 12);
454 htbt_monitor_enable = ((mb[2] & 0x8000) >> 15);
455 sfp_additonal_info = (mb[6] & 0x0003);
456 sfp_multirate = ((mb[6] & 0x0004) >> 2);
457 sfp_tx_fault = ((mb[6] & 0x0008) >> 3);
458 link_speed = ((mb[6] & 0x0070) >> 4);
459 dcbx_status = ((mb[6] & 0x7000) >> 12);
460
461 ql_log(ql_log_warn, vha, 0x5066,
462 "Peg-to-Fc Status Register:\n"
463 "peg_fw_state=0x%x, nw_interface_link_up=0x%x, "
464 "nw_interface_signal_detect=0x%x"
465 "\nsfp_statis=0x%x.\n ", peg_fw_state,
466 nw_interface_link_up, nw_interface_signal_detect,
467 sfp_status);
468 ql_log(ql_log_warn, vha, 0x5067,
469 "htbt_counter=0x%x, htbt_monitor_enable=0x%x, "
470 "sfp_additonal_info=0x%x, sfp_multirate=0x%x.\n ",
471 htbt_counter, htbt_monitor_enable,
472 sfp_additonal_info, sfp_multirate);
473 ql_log(ql_log_warn, vha, 0x5068,
474 "sfp_tx_fault=0x%x, link_state=0x%x, "
475 "dcbx_status=0x%x.\n", sfp_tx_fault, link_speed,
476 dcbx_status);
477
478 qla83xx_schedule_work(vha, QLA83XX_NIC_CORE_RESET);
479 }
480
481 if (mb[1] & IDC_HEARTBEAT_FAILURE) {
482 ql_log(ql_log_warn, vha, 0x5069,
483 "Heartbeat Failure encountered, chip reset "
484 "required.\n");
485
486 qla83xx_schedule_work(vha, QLA83XX_NIC_CORE_RESET);
487 }
488 }
489
490 if (mb[1] & IDC_DEVICE_STATE_CHANGE) {
491 ql_log(ql_log_info, vha, 0x506a,
492 "IDC Device-State changed = 0x%x.\n", mb[4]);
6c3943cd
SK
493 if (ha->flags.nic_core_reset_owner)
494 return;
7d613ac6
SV
495 qla83xx_schedule_work(vha, MBA_IDC_AEN);
496 }
497}
498
bb4cf5b7
CD
499int
500qla2x00_is_a_vp_did(scsi_qla_host_t *vha, uint32_t rscn_entry)
501{
502 struct qla_hw_data *ha = vha->hw;
503 scsi_qla_host_t *vp;
504 uint32_t vp_did;
505 unsigned long flags;
506 int ret = 0;
507
508 if (!ha->num_vhosts)
509 return ret;
510
511 spin_lock_irqsave(&ha->vport_slock, flags);
512 list_for_each_entry(vp, &ha->vp_list, list) {
513 vp_did = vp->d_id.b24;
514 if (vp_did == rscn_entry) {
515 ret = 1;
516 break;
517 }
518 }
519 spin_unlock_irqrestore(&ha->vport_slock, flags);
520
521 return ret;
522}
523
1da177e4
LT
524/**
525 * qla2x00_async_event() - Process aynchronous events.
526 * @ha: SCSI driver HA context
9a853f71 527 * @mb: Mailbox registers (0 - 3)
1da177e4 528 */
2c3dfe3f 529void
73208dfd 530qla2x00_async_event(scsi_qla_host_t *vha, struct rsp_que *rsp, uint16_t *mb)
1da177e4 531{
1da177e4 532 uint16_t handle_cnt;
bdab23da 533 uint16_t cnt, mbx;
1da177e4 534 uint32_t handles[5];
e315cd28 535 struct qla_hw_data *ha = vha->hw;
3d71644c 536 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
bdab23da 537 struct device_reg_24xx __iomem *reg24 = &ha->iobase->isp24;
bc5c2aad 538 struct device_reg_82xx __iomem *reg82 = &ha->iobase->isp82;
1da177e4 539 uint32_t rscn_entry, host_pid;
4d4df193 540 unsigned long flags;
1da177e4
LT
541
542 /* Setup to process RIO completion. */
543 handle_cnt = 0;
6246b8a1 544 if (IS_CNA_CAPABLE(ha))
3a03eb79 545 goto skip_rio;
1da177e4
LT
546 switch (mb[0]) {
547 case MBA_SCSI_COMPLETION:
9a853f71 548 handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
1da177e4
LT
549 handle_cnt = 1;
550 break;
551 case MBA_CMPLT_1_16BIT:
9a853f71 552 handles[0] = mb[1];
1da177e4
LT
553 handle_cnt = 1;
554 mb[0] = MBA_SCSI_COMPLETION;
555 break;
556 case MBA_CMPLT_2_16BIT:
9a853f71
AV
557 handles[0] = mb[1];
558 handles[1] = mb[2];
1da177e4
LT
559 handle_cnt = 2;
560 mb[0] = MBA_SCSI_COMPLETION;
561 break;
562 case MBA_CMPLT_3_16BIT:
9a853f71
AV
563 handles[0] = mb[1];
564 handles[1] = mb[2];
565 handles[2] = mb[3];
1da177e4
LT
566 handle_cnt = 3;
567 mb[0] = MBA_SCSI_COMPLETION;
568 break;
569 case MBA_CMPLT_4_16BIT:
9a853f71
AV
570 handles[0] = mb[1];
571 handles[1] = mb[2];
572 handles[2] = mb[3];
1da177e4
LT
573 handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
574 handle_cnt = 4;
575 mb[0] = MBA_SCSI_COMPLETION;
576 break;
577 case MBA_CMPLT_5_16BIT:
9a853f71
AV
578 handles[0] = mb[1];
579 handles[1] = mb[2];
580 handles[2] = mb[3];
1da177e4
LT
581 handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
582 handles[4] = (uint32_t)RD_MAILBOX_REG(ha, reg, 7);
583 handle_cnt = 5;
584 mb[0] = MBA_SCSI_COMPLETION;
585 break;
586 case MBA_CMPLT_2_32BIT:
9a853f71 587 handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
1da177e4
LT
588 handles[1] = le32_to_cpu(
589 ((uint32_t)(RD_MAILBOX_REG(ha, reg, 7) << 16)) |
590 RD_MAILBOX_REG(ha, reg, 6));
591 handle_cnt = 2;
592 mb[0] = MBA_SCSI_COMPLETION;
593 break;
594 default:
595 break;
596 }
3a03eb79 597skip_rio:
1da177e4
LT
598 switch (mb[0]) {
599 case MBA_SCSI_COMPLETION: /* Fast Post */
e315cd28 600 if (!vha->flags.online)
1da177e4
LT
601 break;
602
603 for (cnt = 0; cnt < handle_cnt; cnt++)
73208dfd
AC
604 qla2x00_process_completed_request(vha, rsp->req,
605 handles[cnt]);
1da177e4
LT
606 break;
607
608 case MBA_RESET: /* Reset */
7c3df132
SK
609 ql_dbg(ql_dbg_async, vha, 0x5002,
610 "Asynchronous RESET.\n");
1da177e4 611
e315cd28 612 set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
1da177e4
LT
613 break;
614
615 case MBA_SYSTEM_ERR: /* System Error */
6246b8a1
GM
616 mbx = (IS_QLA81XX(ha) || IS_QLA83XX(ha)) ?
617 RD_REG_WORD(&reg24->mailbox7) : 0;
7c3df132 618 ql_log(ql_log_warn, vha, 0x5003,
bdab23da
AV
619 "ISP System Error - mbx1=%xh mbx2=%xh mbx3=%xh "
620 "mbx7=%xh.\n", mb[1], mb[2], mb[3], mbx);
1da177e4 621
e315cd28 622 ha->isp_ops->fw_dump(vha, 1);
1da177e4 623
e428924c 624 if (IS_FWI2_CAPABLE(ha)) {
9a853f71 625 if (mb[1] == 0 && mb[2] == 0) {
7c3df132 626 ql_log(ql_log_fatal, vha, 0x5004,
9a853f71
AV
627 "Unrecoverable Hardware Error: adapter "
628 "marked OFFLINE!\n");
e315cd28 629 vha->flags.online = 0;
6246b8a1 630 vha->device_flags |= DFLG_DEV_FAILED;
b1d46989 631 } else {
25985edc 632 /* Check to see if MPI timeout occurred */
b1d46989
MI
633 if ((mbx & MBX_3) && (ha->flags.port0))
634 set_bit(MPI_RESET_NEEDED,
635 &vha->dpc_flags);
636
e315cd28 637 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
b1d46989 638 }
9a853f71 639 } else if (mb[1] == 0) {
7c3df132 640 ql_log(ql_log_fatal, vha, 0x5005,
1da177e4
LT
641 "Unrecoverable Hardware Error: adapter marked "
642 "OFFLINE!\n");
e315cd28 643 vha->flags.online = 0;
6246b8a1 644 vha->device_flags |= DFLG_DEV_FAILED;
1da177e4 645 } else
e315cd28 646 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
647 break;
648
649 case MBA_REQ_TRANSFER_ERR: /* Request Transfer Error */
7c3df132
SK
650 ql_log(ql_log_warn, vha, 0x5006,
651 "ISP Request Transfer Error (%x).\n", mb[1]);
1da177e4 652
e315cd28 653 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
654 break;
655
656 case MBA_RSP_TRANSFER_ERR: /* Response Transfer Error */
7c3df132
SK
657 ql_log(ql_log_warn, vha, 0x5007,
658 "ISP Response Transfer Error.\n");
1da177e4 659
e315cd28 660 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
661 break;
662
663 case MBA_WAKEUP_THRES: /* Request Queue Wake-up */
7c3df132
SK
664 ql_dbg(ql_dbg_async, vha, 0x5008,
665 "Asynchronous WAKEUP_THRES.\n");
1da177e4 666
2d70c103 667 break;
1da177e4 668 case MBA_LIP_OCCURRED: /* Loop Initialization Procedure */
cfb0919c 669 ql_dbg(ql_dbg_async, vha, 0x5009,
7c3df132 670 "LIP occurred (%x).\n", mb[1]);
1da177e4 671
e315cd28
AC
672 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
673 atomic_set(&vha->loop_state, LOOP_DOWN);
674 atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
675 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4
LT
676 }
677
e315cd28
AC
678 if (vha->vp_idx) {
679 atomic_set(&vha->vp_state, VP_FAILED);
680 fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
2c3dfe3f
SJ
681 }
682
e315cd28
AC
683 set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
684 set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
1da177e4 685
e315cd28
AC
686 vha->flags.management_server_logged_in = 0;
687 qla2x00_post_aen_work(vha, FCH_EVT_LIP, mb[1]);
1da177e4
LT
688 break;
689
690 case MBA_LOOP_UP: /* Loop Up Event */
daae62a3 691 if (IS_QLA2100(ha) || IS_QLA2200(ha))
d8b45213 692 ha->link_data_rate = PORT_SPEED_1GB;
daae62a3 693 else
1da177e4 694 ha->link_data_rate = mb[1];
1da177e4 695
cfb0919c 696 ql_dbg(ql_dbg_async, vha, 0x500a,
daae62a3 697 "LOOP UP detected (%s Gbps).\n",
d0297c9a 698 qla2x00_get_link_speed_str(ha, ha->link_data_rate));
1da177e4 699
e315cd28
AC
700 vha->flags.management_server_logged_in = 0;
701 qla2x00_post_aen_work(vha, FCH_EVT_LINKUP, ha->link_data_rate);
1da177e4
LT
702 break;
703
704 case MBA_LOOP_DOWN: /* Loop Down Event */
6246b8a1
GM
705 mbx = (IS_QLA81XX(ha) || IS_QLA8031(ha))
706 ? RD_REG_WORD(&reg24->mailbox4) : 0;
7ec0effd
AD
707 mbx = (IS_P3P_TYPE(ha)) ? RD_REG_WORD(&reg82->mailbox_out[4])
708 : mbx;
cfb0919c 709 ql_dbg(ql_dbg_async, vha, 0x500b,
7c3df132
SK
710 "LOOP DOWN detected (%x %x %x %x).\n",
711 mb[1], mb[2], mb[3], mbx);
1da177e4 712
e315cd28
AC
713 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
714 atomic_set(&vha->loop_state, LOOP_DOWN);
715 atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
716 vha->device_flags |= DFLG_NO_CABLE;
717 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4
LT
718 }
719
e315cd28
AC
720 if (vha->vp_idx) {
721 atomic_set(&vha->vp_state, VP_FAILED);
722 fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
2c3dfe3f
SJ
723 }
724
e315cd28 725 vha->flags.management_server_logged_in = 0;
d8b45213 726 ha->link_data_rate = PORT_SPEED_UNKNOWN;
e315cd28 727 qla2x00_post_aen_work(vha, FCH_EVT_LINKDOWN, 0);
1da177e4
LT
728 break;
729
730 case MBA_LIP_RESET: /* LIP reset occurred */
cfb0919c 731 ql_dbg(ql_dbg_async, vha, 0x500c,
cc3ef7bc 732 "LIP reset occurred (%x).\n", mb[1]);
1da177e4 733
e315cd28
AC
734 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
735 atomic_set(&vha->loop_state, LOOP_DOWN);
736 atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
737 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4
LT
738 }
739
e315cd28
AC
740 if (vha->vp_idx) {
741 atomic_set(&vha->vp_state, VP_FAILED);
742 fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
2c3dfe3f
SJ
743 }
744
e315cd28 745 set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
1da177e4
LT
746
747 ha->operating_mode = LOOP;
e315cd28
AC
748 vha->flags.management_server_logged_in = 0;
749 qla2x00_post_aen_work(vha, FCH_EVT_LIPRESET, mb[1]);
1da177e4
LT
750 break;
751
3a03eb79 752 /* case MBA_DCBX_COMPLETE: */
1da177e4
LT
753 case MBA_POINT_TO_POINT: /* Point-to-Point */
754 if (IS_QLA2100(ha))
755 break;
756
7ec0effd 757 if (IS_CNA_CAPABLE(ha)) {
7c3df132
SK
758 ql_dbg(ql_dbg_async, vha, 0x500d,
759 "DCBX Completed -- %04x %04x %04x.\n",
760 mb[1], mb[2], mb[3]);
23f2ebd1
SR
761 if (ha->notify_dcbx_comp)
762 complete(&ha->dcbx_comp);
763
764 } else
7c3df132
SK
765 ql_dbg(ql_dbg_async, vha, 0x500e,
766 "Asynchronous P2P MODE received.\n");
1da177e4
LT
767
768 /*
769 * Until there's a transition from loop down to loop up, treat
770 * this as loop down only.
771 */
e315cd28
AC
772 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
773 atomic_set(&vha->loop_state, LOOP_DOWN);
774 if (!atomic_read(&vha->loop_down_timer))
775 atomic_set(&vha->loop_down_timer,
1da177e4 776 LOOP_DOWN_TIME);
e315cd28 777 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4
LT
778 }
779
e315cd28
AC
780 if (vha->vp_idx) {
781 atomic_set(&vha->vp_state, VP_FAILED);
782 fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
2c3dfe3f
SJ
783 }
784
e315cd28
AC
785 if (!(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)))
786 set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
787
788 set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
789 set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
4346b149
AV
790
791 ha->flags.gpsc_supported = 1;
e315cd28 792 vha->flags.management_server_logged_in = 0;
1da177e4
LT
793 break;
794
795 case MBA_CHG_IN_CONNECTION: /* Change in connection mode */
796 if (IS_QLA2100(ha))
797 break;
798
cfb0919c 799 ql_dbg(ql_dbg_async, vha, 0x500f,
1da177e4
LT
800 "Configuration change detected: value=%x.\n", mb[1]);
801
e315cd28
AC
802 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
803 atomic_set(&vha->loop_state, LOOP_DOWN);
804 if (!atomic_read(&vha->loop_down_timer))
805 atomic_set(&vha->loop_down_timer,
1da177e4 806 LOOP_DOWN_TIME);
e315cd28 807 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4
LT
808 }
809
e315cd28
AC
810 if (vha->vp_idx) {
811 atomic_set(&vha->vp_state, VP_FAILED);
812 fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
2c3dfe3f
SJ
813 }
814
e315cd28
AC
815 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
816 set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
1da177e4
LT
817 break;
818
819 case MBA_PORT_UPDATE: /* Port database update */
55903b9d
SV
820 /*
821 * Handle only global and vn-port update events
822 *
823 * Relevant inputs:
824 * mb[1] = N_Port handle of changed port
825 * OR 0xffff for global event
826 * mb[2] = New login state
827 * 7 = Port logged out
828 * mb[3] = LSB is vp_idx, 0xff = all vps
829 *
830 * Skip processing if:
831 * Event is global, vp_idx is NOT all vps,
832 * vp_idx does not match
833 * Event is not global, vp_idx does not match
834 */
12cec63e
AV
835 if (IS_QLA2XXX_MIDTYPE(ha) &&
836 ((mb[1] == 0xffff && (mb[3] & 0xff) != 0xff) ||
837 (mb[1] != 0xffff)) && vha->vp_idx != (mb[3] & 0xff))
838 break;
73208dfd 839
9764ff88
AV
840 /* Global event -- port logout or port unavailable. */
841 if (mb[1] == 0xffff && mb[2] == 0x7) {
7c3df132
SK
842 ql_dbg(ql_dbg_async, vha, 0x5010,
843 "Port unavailable %04x %04x %04x.\n",
844 mb[1], mb[2], mb[3]);
daae62a3
CD
845 ql_log(ql_log_warn, vha, 0x505e,
846 "Link is offline.\n");
9764ff88
AV
847
848 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
849 atomic_set(&vha->loop_state, LOOP_DOWN);
850 atomic_set(&vha->loop_down_timer,
851 LOOP_DOWN_TIME);
852 vha->device_flags |= DFLG_NO_CABLE;
853 qla2x00_mark_all_devices_lost(vha, 1);
854 }
855
856 if (vha->vp_idx) {
857 atomic_set(&vha->vp_state, VP_FAILED);
858 fc_vport_set_state(vha->fc_vport,
859 FC_VPORT_FAILED);
faadc5e7 860 qla2x00_mark_all_devices_lost(vha, 1);
9764ff88
AV
861 }
862
863 vha->flags.management_server_logged_in = 0;
864 ha->link_data_rate = PORT_SPEED_UNKNOWN;
865 break;
866 }
867
1da177e4 868 /*
cc3ef7bc 869 * If PORT UPDATE is global (received LIP_OCCURRED/LIP_RESET
1da177e4
LT
870 * event etc. earlier indicating loop is down) then process
871 * it. Otherwise ignore it and Wait for RSCN to come in.
872 */
e315cd28 873 atomic_set(&vha->loop_down_timer, 0);
79cc785f 874 if (mb[1] != 0xffff || (mb[2] != 0x6 && mb[2] != 0x4)) {
7c3df132
SK
875 ql_dbg(ql_dbg_async, vha, 0x5011,
876 "Asynchronous PORT UPDATE ignored %04x/%04x/%04x.\n",
877 mb[1], mb[2], mb[3]);
2d70c103
NB
878
879 qlt_async_event(mb[0], vha, mb);
1da177e4
LT
880 break;
881 }
882
7c3df132
SK
883 ql_dbg(ql_dbg_async, vha, 0x5012,
884 "Port database changed %04x %04x %04x.\n",
885 mb[1], mb[2], mb[3]);
daae62a3
CD
886 ql_log(ql_log_warn, vha, 0x505f,
887 "Link is operational (%s Gbps).\n",
d0297c9a 888 qla2x00_get_link_speed_str(ha, ha->link_data_rate));
1da177e4
LT
889
890 /*
891 * Mark all devices as missing so we will login again.
892 */
e315cd28 893 atomic_set(&vha->loop_state, LOOP_UP);
1da177e4 894
e315cd28 895 qla2x00_mark_all_devices_lost(vha, 1);
1da177e4 896
2d70c103
NB
897 if (vha->vp_idx == 0 && !qla_ini_mode_enabled(vha))
898 set_bit(SCR_PENDING, &vha->dpc_flags);
899
e315cd28
AC
900 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
901 set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
2d70c103
NB
902
903 qlt_async_event(mb[0], vha, mb);
1da177e4
LT
904 break;
905
906 case MBA_RSCN_UPDATE: /* State Change Registration */
3c397400 907 /* Check if the Vport has issued a SCR */
e315cd28 908 if (vha->vp_idx && test_bit(VP_SCR_NEEDED, &vha->vp_flags))
3c397400
SJ
909 break;
910 /* Only handle SCNs for our Vport index. */
0d6e61bc 911 if (ha->flags.npiv_supported && vha->vp_idx != (mb[3] & 0xff))
3c397400 912 break;
0d6e61bc 913
7c3df132
SK
914 ql_dbg(ql_dbg_async, vha, 0x5013,
915 "RSCN database changed -- %04x %04x %04x.\n",
916 mb[1], mb[2], mb[3]);
1da177e4 917
59d72d87 918 rscn_entry = ((mb[1] & 0xff) << 16) | mb[2];
e315cd28
AC
919 host_pid = (vha->d_id.b.domain << 16) | (vha->d_id.b.area << 8)
920 | vha->d_id.b.al_pa;
1da177e4 921 if (rscn_entry == host_pid) {
7c3df132
SK
922 ql_dbg(ql_dbg_async, vha, 0x5014,
923 "Ignoring RSCN update to local host "
924 "port ID (%06x).\n", host_pid);
1da177e4
LT
925 break;
926 }
927
59d72d87
RA
928 /* Ignore reserved bits from RSCN-payload. */
929 rscn_entry = ((mb[1] & 0x3ff) << 16) | mb[2];
1da177e4 930
bb4cf5b7
CD
931 /* Skip RSCNs for virtual ports on the same physical port */
932 if (qla2x00_is_a_vp_did(vha, rscn_entry))
933 break;
934
e315cd28
AC
935 atomic_set(&vha->loop_down_timer, 0);
936 vha->flags.management_server_logged_in = 0;
1da177e4 937
e315cd28
AC
938 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
939 set_bit(RSCN_UPDATE, &vha->dpc_flags);
940 qla2x00_post_aen_work(vha, FCH_EVT_RSCN, rscn_entry);
1da177e4
LT
941 break;
942
943 /* case MBA_RIO_RESPONSE: */
944 case MBA_ZIO_RESPONSE:
7c3df132
SK
945 ql_dbg(ql_dbg_async, vha, 0x5015,
946 "[R|Z]IO update completion.\n");
1da177e4 947
e428924c 948 if (IS_FWI2_CAPABLE(ha))
2afa19a9 949 qla24xx_process_response_queue(vha, rsp);
4fdfefe5 950 else
73208dfd 951 qla2x00_process_response_queue(rsp);
1da177e4 952 break;
9a853f71
AV
953
954 case MBA_DISCARD_RND_FRAME:
7c3df132
SK
955 ql_dbg(ql_dbg_async, vha, 0x5016,
956 "Discard RND Frame -- %04x %04x %04x.\n",
957 mb[1], mb[2], mb[3]);
9a853f71 958 break;
45ebeb56
AV
959
960 case MBA_TRACE_NOTIFICATION:
7c3df132
SK
961 ql_dbg(ql_dbg_async, vha, 0x5017,
962 "Trace Notification -- %04x %04x.\n", mb[1], mb[2]);
45ebeb56 963 break;
4d4df193
HK
964
965 case MBA_ISP84XX_ALERT:
7c3df132
SK
966 ql_dbg(ql_dbg_async, vha, 0x5018,
967 "ISP84XX Alert Notification -- %04x %04x %04x.\n",
968 mb[1], mb[2], mb[3]);
4d4df193
HK
969
970 spin_lock_irqsave(&ha->cs84xx->access_lock, flags);
971 switch (mb[1]) {
972 case A84_PANIC_RECOVERY:
7c3df132
SK
973 ql_log(ql_log_info, vha, 0x5019,
974 "Alert 84XX: panic recovery %04x %04x.\n",
975 mb[2], mb[3]);
4d4df193
HK
976 break;
977 case A84_OP_LOGIN_COMPLETE:
978 ha->cs84xx->op_fw_version = mb[3] << 16 | mb[2];
7c3df132
SK
979 ql_log(ql_log_info, vha, 0x501a,
980 "Alert 84XX: firmware version %x.\n",
981 ha->cs84xx->op_fw_version);
4d4df193
HK
982 break;
983 case A84_DIAG_LOGIN_COMPLETE:
984 ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
7c3df132
SK
985 ql_log(ql_log_info, vha, 0x501b,
986 "Alert 84XX: diagnostic firmware version %x.\n",
987 ha->cs84xx->diag_fw_version);
4d4df193
HK
988 break;
989 case A84_GOLD_LOGIN_COMPLETE:
990 ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
991 ha->cs84xx->fw_update = 1;
7c3df132
SK
992 ql_log(ql_log_info, vha, 0x501c,
993 "Alert 84XX: gold firmware version %x.\n",
994 ha->cs84xx->gold_fw_version);
4d4df193
HK
995 break;
996 default:
7c3df132
SK
997 ql_log(ql_log_warn, vha, 0x501d,
998 "Alert 84xx: Invalid Alert %04x %04x %04x.\n",
4d4df193
HK
999 mb[1], mb[2], mb[3]);
1000 }
1001 spin_unlock_irqrestore(&ha->cs84xx->access_lock, flags);
1002 break;
3a03eb79 1003 case MBA_DCBX_START:
7c3df132
SK
1004 ql_dbg(ql_dbg_async, vha, 0x501e,
1005 "DCBX Started -- %04x %04x %04x.\n",
1006 mb[1], mb[2], mb[3]);
3a03eb79
AV
1007 break;
1008 case MBA_DCBX_PARAM_UPDATE:
7c3df132
SK
1009 ql_dbg(ql_dbg_async, vha, 0x501f,
1010 "DCBX Parameters Updated -- %04x %04x %04x.\n",
1011 mb[1], mb[2], mb[3]);
3a03eb79
AV
1012 break;
1013 case MBA_FCF_CONF_ERR:
7c3df132
SK
1014 ql_dbg(ql_dbg_async, vha, 0x5020,
1015 "FCF Configuration Error -- %04x %04x %04x.\n",
1016 mb[1], mb[2], mb[3]);
3a03eb79 1017 break;
3a03eb79 1018 case MBA_IDC_NOTIFY:
7ec0effd 1019 if (IS_QLA8031(vha->hw) || IS_QLA8044(ha)) {
67b2a31f
CD
1020 mb[4] = RD_REG_WORD(&reg24->mailbox4);
1021 if (((mb[2] & 0x7fff) == MBC_PORT_RESET ||
1022 (mb[2] & 0x7fff) == MBC_SET_PORT_CONFIG) &&
1023 (mb[4] & INTERNAL_LOOPBACK_MASK) != 0) {
8fcd6b8b 1024 set_bit(ISP_QUIESCE_NEEDED, &vha->dpc_flags);
67b2a31f
CD
1025 /*
1026 * Extend loop down timer since port is active.
1027 */
1028 if (atomic_read(&vha->loop_state) == LOOP_DOWN)
1029 atomic_set(&vha->loop_down_timer,
1030 LOOP_DOWN_TIME);
8fcd6b8b
CD
1031 qla2xxx_wake_dpc(vha);
1032 }
67b2a31f 1033 }
8fcd6b8b 1034 case MBA_IDC_COMPLETE:
f356bef1
CD
1035 if (ha->notify_lb_portup_comp)
1036 complete(&ha->lb_portup_comp);
1037 /* Fallthru */
3a03eb79 1038 case MBA_IDC_TIME_EXT:
7ec0effd
AD
1039 if (IS_QLA81XX(vha->hw) || IS_QLA8031(vha->hw) ||
1040 IS_QLA8044(ha))
7d613ac6
SV
1041 qla81xx_idc_event(vha, mb[0], mb[1]);
1042 break;
1043
1044 case MBA_IDC_AEN:
1045 mb[4] = RD_REG_WORD(&reg24->mailbox4);
1046 mb[5] = RD_REG_WORD(&reg24->mailbox5);
1047 mb[6] = RD_REG_WORD(&reg24->mailbox6);
1048 mb[7] = RD_REG_WORD(&reg24->mailbox7);
1049 qla83xx_handle_8200_aen(vha, mb);
3a03eb79 1050 break;
7d613ac6 1051
6246b8a1
GM
1052 default:
1053 ql_dbg(ql_dbg_async, vha, 0x5057,
1054 "Unknown AEN:%04x %04x %04x %04x\n",
1055 mb[0], mb[1], mb[2], mb[3]);
1da177e4 1056 }
2c3dfe3f 1057
2d70c103
NB
1058 qlt_async_event(mb[0], vha, mb);
1059
e315cd28 1060 if (!vha->vp_idx && ha->num_vhosts)
73208dfd 1061 qla2x00_alert_all_vps(rsp, mb);
1da177e4
LT
1062}
1063
1064/**
1065 * qla2x00_process_completed_request() - Process a Fast Post response.
1066 * @ha: SCSI driver HA context
1067 * @index: SRB index
1068 */
8ae6d9c7 1069void
73208dfd 1070qla2x00_process_completed_request(struct scsi_qla_host *vha,
8ae6d9c7 1071 struct req_que *req, uint32_t index)
1da177e4
LT
1072{
1073 srb_t *sp;
e315cd28 1074 struct qla_hw_data *ha = vha->hw;
1da177e4
LT
1075
1076 /* Validate handle. */
8d93f550 1077 if (index >= req->num_outstanding_cmds) {
7c3df132
SK
1078 ql_log(ql_log_warn, vha, 0x3014,
1079 "Invalid SCSI command index (%x).\n", index);
1da177e4 1080
7ec0effd 1081 if (IS_P3P_TYPE(ha))
8f7daead
GM
1082 set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
1083 else
1084 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
1085 return;
1086 }
1087
e315cd28 1088 sp = req->outstanding_cmds[index];
1da177e4
LT
1089 if (sp) {
1090 /* Free outstanding command slot. */
e315cd28 1091 req->outstanding_cmds[index] = NULL;
1da177e4 1092
1da177e4 1093 /* Save ISP completion status */
9ba56b95 1094 sp->done(ha, sp, DID_OK << 16);
1da177e4 1095 } else {
7c3df132 1096 ql_log(ql_log_warn, vha, 0x3016, "Invalid SCSI SRB.\n");
1da177e4 1097
7ec0effd 1098 if (IS_P3P_TYPE(ha))
8f7daead
GM
1099 set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
1100 else
1101 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1da177e4
LT
1102 }
1103}
1104
8ae6d9c7 1105srb_t *
ac280b67
AV
1106qla2x00_get_sp_from_handle(scsi_qla_host_t *vha, const char *func,
1107 struct req_que *req, void *iocb)
1108{
1109 struct qla_hw_data *ha = vha->hw;
1110 sts_entry_t *pkt = iocb;
1111 srb_t *sp = NULL;
1112 uint16_t index;
1113
1114 index = LSW(pkt->handle);
8d93f550 1115 if (index >= req->num_outstanding_cmds) {
7c3df132
SK
1116 ql_log(ql_log_warn, vha, 0x5031,
1117 "Invalid command index (%x).\n", index);
7ec0effd 1118 if (IS_P3P_TYPE(ha))
8f7daead
GM
1119 set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
1120 else
1121 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
ac280b67
AV
1122 goto done;
1123 }
1124 sp = req->outstanding_cmds[index];
1125 if (!sp) {
7c3df132
SK
1126 ql_log(ql_log_warn, vha, 0x5032,
1127 "Invalid completion handle (%x) -- timed-out.\n", index);
ac280b67
AV
1128 return sp;
1129 }
1130 if (sp->handle != index) {
7c3df132
SK
1131 ql_log(ql_log_warn, vha, 0x5033,
1132 "SRB handle (%x) mismatch %x.\n", sp->handle, index);
ac280b67
AV
1133 return NULL;
1134 }
9a069e19 1135
ac280b67 1136 req->outstanding_cmds[index] = NULL;
9a069e19 1137
ac280b67
AV
1138done:
1139 return sp;
1140}
1141
1142static void
1143qla2x00_mbx_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
1144 struct mbx_entry *mbx)
1145{
1146 const char func[] = "MBX-IOCB";
1147 const char *type;
ac280b67
AV
1148 fc_port_t *fcport;
1149 srb_t *sp;
4916392b 1150 struct srb_iocb *lio;
99b0bec7 1151 uint16_t *data;
5ff1d584 1152 uint16_t status;
ac280b67
AV
1153
1154 sp = qla2x00_get_sp_from_handle(vha, func, req, mbx);
1155 if (!sp)
1156 return;
1157
9ba56b95
GM
1158 lio = &sp->u.iocb_cmd;
1159 type = sp->name;
ac280b67 1160 fcport = sp->fcport;
4916392b 1161 data = lio->u.logio.data;
ac280b67 1162
5ff1d584 1163 data[0] = MBS_COMMAND_ERROR;
4916392b 1164 data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
5ff1d584 1165 QLA_LOGIO_LOGIN_RETRIED : 0;
ac280b67 1166 if (mbx->entry_status) {
7c3df132 1167 ql_dbg(ql_dbg_async, vha, 0x5043,
cfb0919c 1168 "Async-%s error entry - hdl=%x portid=%02x%02x%02x "
d3fa9e7d 1169 "entry-status=%x status=%x state-flag=%x "
cfb0919c
CD
1170 "status-flags=%x.\n", type, sp->handle,
1171 fcport->d_id.b.domain, fcport->d_id.b.area,
d3fa9e7d
AV
1172 fcport->d_id.b.al_pa, mbx->entry_status,
1173 le16_to_cpu(mbx->status), le16_to_cpu(mbx->state_flags),
7c3df132 1174 le16_to_cpu(mbx->status_flags));
d3fa9e7d 1175
cfb0919c 1176 ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5029,
7c3df132 1177 (uint8_t *)mbx, sizeof(*mbx));
ac280b67 1178
99b0bec7 1179 goto logio_done;
ac280b67
AV
1180 }
1181
5ff1d584 1182 status = le16_to_cpu(mbx->status);
9ba56b95 1183 if (status == 0x30 && sp->type == SRB_LOGIN_CMD &&
5ff1d584
AV
1184 le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE)
1185 status = 0;
1186 if (!status && le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE) {
7c3df132 1187 ql_dbg(ql_dbg_async, vha, 0x5045,
cfb0919c
CD
1188 "Async-%s complete - hdl=%x portid=%02x%02x%02x mbx1=%x.\n",
1189 type, sp->handle, fcport->d_id.b.domain,
1190 fcport->d_id.b.area, fcport->d_id.b.al_pa,
1191 le16_to_cpu(mbx->mb1));
ac280b67
AV
1192
1193 data[0] = MBS_COMMAND_COMPLETE;
9ba56b95 1194 if (sp->type == SRB_LOGIN_CMD) {
99b0bec7
AV
1195 fcport->port_type = FCT_TARGET;
1196 if (le16_to_cpu(mbx->mb1) & BIT_0)
1197 fcport->port_type = FCT_INITIATOR;
6ac52608 1198 else if (le16_to_cpu(mbx->mb1) & BIT_1)
99b0bec7 1199 fcport->flags |= FCF_FCP2_DEVICE;
5ff1d584 1200 }
99b0bec7 1201 goto logio_done;
ac280b67
AV
1202 }
1203
1204 data[0] = le16_to_cpu(mbx->mb0);
1205 switch (data[0]) {
1206 case MBS_PORT_ID_USED:
1207 data[1] = le16_to_cpu(mbx->mb1);
1208 break;
1209 case MBS_LOOP_ID_USED:
1210 break;
1211 default:
1212 data[0] = MBS_COMMAND_ERROR;
ac280b67
AV
1213 break;
1214 }
1215
7c3df132 1216 ql_log(ql_log_warn, vha, 0x5046,
cfb0919c
CD
1217 "Async-%s failed - hdl=%x portid=%02x%02x%02x status=%x "
1218 "mb0=%x mb1=%x mb2=%x mb6=%x mb7=%x.\n", type, sp->handle,
1219 fcport->d_id.b.domain, fcport->d_id.b.area, fcport->d_id.b.al_pa,
1220 status, le16_to_cpu(mbx->mb0), le16_to_cpu(mbx->mb1),
ac280b67 1221 le16_to_cpu(mbx->mb2), le16_to_cpu(mbx->mb6),
7c3df132 1222 le16_to_cpu(mbx->mb7));
ac280b67 1223
99b0bec7 1224logio_done:
9ba56b95 1225 sp->done(vha, sp, 0);
ac280b67
AV
1226}
1227
9bc4f4fb
HZ
1228static void
1229qla2x00_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
1230 sts_entry_t *pkt, int iocb_type)
1231{
1232 const char func[] = "CT_IOCB";
1233 const char *type;
9bc4f4fb 1234 srb_t *sp;
9bc4f4fb
HZ
1235 struct fc_bsg_job *bsg_job;
1236 uint16_t comp_status;
9ba56b95 1237 int res;
9bc4f4fb
HZ
1238
1239 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
1240 if (!sp)
1241 return;
1242
9ba56b95 1243 bsg_job = sp->u.bsg_job;
9bc4f4fb 1244
9ba56b95 1245 type = "ct pass-through";
9bc4f4fb
HZ
1246
1247 comp_status = le16_to_cpu(pkt->comp_status);
1248
1249 /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
1250 * fc payload to the caller
1251 */
1252 bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
1253 bsg_job->reply_len = sizeof(struct fc_bsg_reply);
1254
1255 if (comp_status != CS_COMPLETE) {
1256 if (comp_status == CS_DATA_UNDERRUN) {
9ba56b95 1257 res = DID_OK << 16;
9bc4f4fb
HZ
1258 bsg_job->reply->reply_payload_rcv_len =
1259 le16_to_cpu(((sts_entry_t *)pkt)->rsp_info_len);
1260
7c3df132
SK
1261 ql_log(ql_log_warn, vha, 0x5048,
1262 "CT pass-through-%s error "
9bc4f4fb 1263 "comp_status-status=0x%x total_byte = 0x%x.\n",
7c3df132
SK
1264 type, comp_status,
1265 bsg_job->reply->reply_payload_rcv_len);
9bc4f4fb 1266 } else {
7c3df132
SK
1267 ql_log(ql_log_warn, vha, 0x5049,
1268 "CT pass-through-%s error "
1269 "comp_status-status=0x%x.\n", type, comp_status);
9ba56b95 1270 res = DID_ERROR << 16;
9bc4f4fb
HZ
1271 bsg_job->reply->reply_payload_rcv_len = 0;
1272 }
cfb0919c 1273 ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5035,
7c3df132 1274 (uint8_t *)pkt, sizeof(*pkt));
9bc4f4fb 1275 } else {
9ba56b95 1276 res = DID_OK << 16;
9bc4f4fb
HZ
1277 bsg_job->reply->reply_payload_rcv_len =
1278 bsg_job->reply_payload.payload_len;
1279 bsg_job->reply_len = 0;
1280 }
1281
9ba56b95 1282 sp->done(vha, sp, res);
9bc4f4fb
HZ
1283}
1284
9a069e19
GM
1285static void
1286qla24xx_els_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
1287 struct sts_entry_24xx *pkt, int iocb_type)
1288{
1289 const char func[] = "ELS_CT_IOCB";
1290 const char *type;
9a069e19 1291 srb_t *sp;
9a069e19
GM
1292 struct fc_bsg_job *bsg_job;
1293 uint16_t comp_status;
1294 uint32_t fw_status[3];
1295 uint8_t* fw_sts_ptr;
9ba56b95 1296 int res;
9a069e19
GM
1297
1298 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
1299 if (!sp)
1300 return;
9ba56b95 1301 bsg_job = sp->u.bsg_job;
9a069e19
GM
1302
1303 type = NULL;
9ba56b95 1304 switch (sp->type) {
9a069e19
GM
1305 case SRB_ELS_CMD_RPT:
1306 case SRB_ELS_CMD_HST:
1307 type = "els";
1308 break;
1309 case SRB_CT_CMD:
1310 type = "ct pass-through";
1311 break;
1312 default:
37fed3ee 1313 ql_dbg(ql_dbg_user, vha, 0x503e,
9ba56b95 1314 "Unrecognized SRB: (%p) type=%d.\n", sp, sp->type);
9a069e19
GM
1315 return;
1316 }
1317
1318 comp_status = fw_status[0] = le16_to_cpu(pkt->comp_status);
1319 fw_status[1] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_1);
1320 fw_status[2] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_2);
1321
1322 /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
1323 * fc payload to the caller
1324 */
1325 bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
1326 bsg_job->reply_len = sizeof(struct fc_bsg_reply) + sizeof(fw_status);
1327
1328 if (comp_status != CS_COMPLETE) {
1329 if (comp_status == CS_DATA_UNDERRUN) {
9ba56b95 1330 res = DID_OK << 16;
9a069e19 1331 bsg_job->reply->reply_payload_rcv_len =
9ba56b95 1332 le16_to_cpu(((struct els_sts_entry_24xx *)pkt)->total_byte_count);
9a069e19 1333
37fed3ee 1334 ql_dbg(ql_dbg_user, vha, 0x503f,
cfb0919c 1335 "ELS-CT pass-through-%s error hdl=%x comp_status-status=0x%x "
9a069e19 1336 "error subcode 1=0x%x error subcode 2=0x%x total_byte = 0x%x.\n",
cfb0919c 1337 type, sp->handle, comp_status, fw_status[1], fw_status[2],
7c3df132
SK
1338 le16_to_cpu(((struct els_sts_entry_24xx *)
1339 pkt)->total_byte_count));
9a069e19
GM
1340 fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
1341 memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
1342 }
1343 else {
37fed3ee 1344 ql_dbg(ql_dbg_user, vha, 0x5040,
cfb0919c 1345 "ELS-CT pass-through-%s error hdl=%x comp_status-status=0x%x "
9a069e19 1346 "error subcode 1=0x%x error subcode 2=0x%x.\n",
cfb0919c 1347 type, sp->handle, comp_status,
7c3df132
SK
1348 le16_to_cpu(((struct els_sts_entry_24xx *)
1349 pkt)->error_subcode_1),
1350 le16_to_cpu(((struct els_sts_entry_24xx *)
1351 pkt)->error_subcode_2));
9ba56b95 1352 res = DID_ERROR << 16;
9a069e19
GM
1353 bsg_job->reply->reply_payload_rcv_len = 0;
1354 fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
1355 memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
1356 }
37fed3ee 1357 ql_dump_buffer(ql_dbg_user + ql_dbg_buffer, vha, 0x5056,
7c3df132 1358 (uint8_t *)pkt, sizeof(*pkt));
9a069e19
GM
1359 }
1360 else {
9ba56b95 1361 res = DID_OK << 16;
9a069e19
GM
1362 bsg_job->reply->reply_payload_rcv_len = bsg_job->reply_payload.payload_len;
1363 bsg_job->reply_len = 0;
1364 }
1365
9ba56b95 1366 sp->done(vha, sp, res);
9a069e19
GM
1367}
1368
ac280b67
AV
1369static void
1370qla24xx_logio_entry(scsi_qla_host_t *vha, struct req_que *req,
1371 struct logio_entry_24xx *logio)
1372{
1373 const char func[] = "LOGIO-IOCB";
1374 const char *type;
ac280b67
AV
1375 fc_port_t *fcport;
1376 srb_t *sp;
4916392b 1377 struct srb_iocb *lio;
99b0bec7 1378 uint16_t *data;
ac280b67
AV
1379 uint32_t iop[2];
1380
1381 sp = qla2x00_get_sp_from_handle(vha, func, req, logio);
1382 if (!sp)
1383 return;
1384
9ba56b95
GM
1385 lio = &sp->u.iocb_cmd;
1386 type = sp->name;
ac280b67 1387 fcport = sp->fcport;
4916392b 1388 data = lio->u.logio.data;
ac280b67 1389
5ff1d584 1390 data[0] = MBS_COMMAND_ERROR;
4916392b 1391 data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
5ff1d584 1392 QLA_LOGIO_LOGIN_RETRIED : 0;
ac280b67 1393 if (logio->entry_status) {
5e19ed90 1394 ql_log(ql_log_warn, fcport->vha, 0x5034,
cfb0919c 1395 "Async-%s error entry - hdl=%x"
d3fa9e7d 1396 "portid=%02x%02x%02x entry-status=%x.\n",
cfb0919c
CD
1397 type, sp->handle, fcport->d_id.b.domain,
1398 fcport->d_id.b.area, fcport->d_id.b.al_pa,
1399 logio->entry_status);
1400 ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x504d,
7c3df132 1401 (uint8_t *)logio, sizeof(*logio));
ac280b67 1402
99b0bec7 1403 goto logio_done;
ac280b67
AV
1404 }
1405
1406 if (le16_to_cpu(logio->comp_status) == CS_COMPLETE) {
5e19ed90 1407 ql_dbg(ql_dbg_async, fcport->vha, 0x5036,
cfb0919c
CD
1408 "Async-%s complete - hdl=%x portid=%02x%02x%02x "
1409 "iop0=%x.\n", type, sp->handle, fcport->d_id.b.domain,
1410 fcport->d_id.b.area, fcport->d_id.b.al_pa,
7c3df132 1411 le32_to_cpu(logio->io_parameter[0]));
ac280b67
AV
1412
1413 data[0] = MBS_COMMAND_COMPLETE;
9ba56b95 1414 if (sp->type != SRB_LOGIN_CMD)
99b0bec7 1415 goto logio_done;
ac280b67
AV
1416
1417 iop[0] = le32_to_cpu(logio->io_parameter[0]);
1418 if (iop[0] & BIT_4) {
1419 fcport->port_type = FCT_TARGET;
1420 if (iop[0] & BIT_8)
8474f3a0 1421 fcport->flags |= FCF_FCP2_DEVICE;
b0cd579c 1422 } else if (iop[0] & BIT_5)
ac280b67 1423 fcport->port_type = FCT_INITIATOR;
b0cd579c 1424
2d70c103
NB
1425 if (iop[0] & BIT_7)
1426 fcport->flags |= FCF_CONF_COMP_SUPPORTED;
1427
ac280b67
AV
1428 if (logio->io_parameter[7] || logio->io_parameter[8])
1429 fcport->supported_classes |= FC_COS_CLASS2;
1430 if (logio->io_parameter[9] || logio->io_parameter[10])
1431 fcport->supported_classes |= FC_COS_CLASS3;
1432
99b0bec7 1433 goto logio_done;
ac280b67
AV
1434 }
1435
1436 iop[0] = le32_to_cpu(logio->io_parameter[0]);
1437 iop[1] = le32_to_cpu(logio->io_parameter[1]);
1438 switch (iop[0]) {
1439 case LSC_SCODE_PORTID_USED:
1440 data[0] = MBS_PORT_ID_USED;
1441 data[1] = LSW(iop[1]);
1442 break;
1443 case LSC_SCODE_NPORT_USED:
1444 data[0] = MBS_LOOP_ID_USED;
1445 break;
ac280b67
AV
1446 default:
1447 data[0] = MBS_COMMAND_ERROR;
ac280b67
AV
1448 break;
1449 }
1450
5e19ed90 1451 ql_dbg(ql_dbg_async, fcport->vha, 0x5037,
cfb0919c
CD
1452 "Async-%s failed - hdl=%x portid=%02x%02x%02x comp=%x "
1453 "iop0=%x iop1=%x.\n", type, sp->handle, fcport->d_id.b.domain,
d3fa9e7d 1454 fcport->d_id.b.area, fcport->d_id.b.al_pa,
ac280b67
AV
1455 le16_to_cpu(logio->comp_status),
1456 le32_to_cpu(logio->io_parameter[0]),
7c3df132 1457 le32_to_cpu(logio->io_parameter[1]));
ac280b67 1458
99b0bec7 1459logio_done:
9ba56b95 1460 sp->done(vha, sp, 0);
ac280b67
AV
1461}
1462
3822263e
MI
1463static void
1464qla24xx_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
1465 struct tsk_mgmt_entry *tsk)
1466{
1467 const char func[] = "TMF-IOCB";
1468 const char *type;
1469 fc_port_t *fcport;
1470 srb_t *sp;
1471 struct srb_iocb *iocb;
3822263e
MI
1472 struct sts_entry_24xx *sts = (struct sts_entry_24xx *)tsk;
1473 int error = 1;
1474
1475 sp = qla2x00_get_sp_from_handle(vha, func, req, tsk);
1476 if (!sp)
1477 return;
1478
9ba56b95
GM
1479 iocb = &sp->u.iocb_cmd;
1480 type = sp->name;
3822263e
MI
1481 fcport = sp->fcport;
1482
1483 if (sts->entry_status) {
5e19ed90 1484 ql_log(ql_log_warn, fcport->vha, 0x5038,
cfb0919c
CD
1485 "Async-%s error - hdl=%x entry-status(%x).\n",
1486 type, sp->handle, sts->entry_status);
3822263e 1487 } else if (sts->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
5e19ed90 1488 ql_log(ql_log_warn, fcport->vha, 0x5039,
cfb0919c
CD
1489 "Async-%s error - hdl=%x completion status(%x).\n",
1490 type, sp->handle, sts->comp_status);
3822263e
MI
1491 } else if (!(le16_to_cpu(sts->scsi_status) &
1492 SS_RESPONSE_INFO_LEN_VALID)) {
5e19ed90 1493 ql_log(ql_log_warn, fcport->vha, 0x503a,
cfb0919c
CD
1494 "Async-%s error - hdl=%x no response info(%x).\n",
1495 type, sp->handle, sts->scsi_status);
3822263e 1496 } else if (le32_to_cpu(sts->rsp_data_len) < 4) {
5e19ed90 1497 ql_log(ql_log_warn, fcport->vha, 0x503b,
cfb0919c
CD
1498 "Async-%s error - hdl=%x not enough response(%d).\n",
1499 type, sp->handle, sts->rsp_data_len);
3822263e 1500 } else if (sts->data[3]) {
5e19ed90 1501 ql_log(ql_log_warn, fcport->vha, 0x503c,
cfb0919c
CD
1502 "Async-%s error - hdl=%x response(%x).\n",
1503 type, sp->handle, sts->data[3]);
3822263e
MI
1504 } else {
1505 error = 0;
1506 }
1507
1508 if (error) {
1509 iocb->u.tmf.data = error;
7c3df132
SK
1510 ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5055,
1511 (uint8_t *)sts, sizeof(*sts));
3822263e
MI
1512 }
1513
9ba56b95 1514 sp->done(vha, sp, 0);
3822263e
MI
1515}
1516
1da177e4
LT
1517/**
1518 * qla2x00_process_response_queue() - Process response queue entries.
1519 * @ha: SCSI driver HA context
1520 */
1521void
73208dfd 1522qla2x00_process_response_queue(struct rsp_que *rsp)
1da177e4 1523{
73208dfd
AC
1524 struct scsi_qla_host *vha;
1525 struct qla_hw_data *ha = rsp->hw;
3d71644c 1526 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
1da177e4
LT
1527 sts_entry_t *pkt;
1528 uint16_t handle_cnt;
1529 uint16_t cnt;
73208dfd 1530
2afa19a9 1531 vha = pci_get_drvdata(ha->pdev);
1da177e4 1532
e315cd28 1533 if (!vha->flags.online)
1da177e4
LT
1534 return;
1535
e315cd28
AC
1536 while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
1537 pkt = (sts_entry_t *)rsp->ring_ptr;
1da177e4 1538
e315cd28
AC
1539 rsp->ring_index++;
1540 if (rsp->ring_index == rsp->length) {
1541 rsp->ring_index = 0;
1542 rsp->ring_ptr = rsp->ring;
1da177e4 1543 } else {
e315cd28 1544 rsp->ring_ptr++;
1da177e4
LT
1545 }
1546
1547 if (pkt->entry_status != 0) {
73208dfd 1548 qla2x00_error_entry(vha, rsp, pkt);
1da177e4
LT
1549 ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
1550 wmb();
1551 continue;
1552 }
1553
1554 switch (pkt->entry_type) {
1555 case STATUS_TYPE:
73208dfd 1556 qla2x00_status_entry(vha, rsp, pkt);
1da177e4
LT
1557 break;
1558 case STATUS_TYPE_21:
1559 handle_cnt = ((sts21_entry_t *)pkt)->handle_count;
1560 for (cnt = 0; cnt < handle_cnt; cnt++) {
73208dfd 1561 qla2x00_process_completed_request(vha, rsp->req,
1da177e4
LT
1562 ((sts21_entry_t *)pkt)->handle[cnt]);
1563 }
1564 break;
1565 case STATUS_TYPE_22:
1566 handle_cnt = ((sts22_entry_t *)pkt)->handle_count;
1567 for (cnt = 0; cnt < handle_cnt; cnt++) {
73208dfd 1568 qla2x00_process_completed_request(vha, rsp->req,
1da177e4
LT
1569 ((sts22_entry_t *)pkt)->handle[cnt]);
1570 }
1571 break;
1572 case STATUS_CONT_TYPE:
2afa19a9 1573 qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
1da177e4 1574 break;
ac280b67
AV
1575 case MBX_IOCB_TYPE:
1576 qla2x00_mbx_iocb_entry(vha, rsp->req,
1577 (struct mbx_entry *)pkt);
3822263e 1578 break;
9bc4f4fb
HZ
1579 case CT_IOCB_TYPE:
1580 qla2x00_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
1581 break;
1da177e4
LT
1582 default:
1583 /* Type Not Supported. */
7c3df132
SK
1584 ql_log(ql_log_warn, vha, 0x504a,
1585 "Received unknown response pkt type %x "
1da177e4 1586 "entry status=%x.\n",
7c3df132 1587 pkt->entry_type, pkt->entry_status);
1da177e4
LT
1588 break;
1589 }
1590 ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
1591 wmb();
1592 }
1593
1594 /* Adjust ring index */
e315cd28 1595 WRT_REG_WORD(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index);
1da177e4
LT
1596}
1597
4733fcb1 1598static inline void
5544213b 1599qla2x00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
9ba56b95 1600 uint32_t sense_len, struct rsp_que *rsp, int res)
4733fcb1 1601{
7c3df132 1602 struct scsi_qla_host *vha = sp->fcport->vha;
9ba56b95
GM
1603 struct scsi_cmnd *cp = GET_CMD_SP(sp);
1604 uint32_t track_sense_len;
4733fcb1
AV
1605
1606 if (sense_len >= SCSI_SENSE_BUFFERSIZE)
1607 sense_len = SCSI_SENSE_BUFFERSIZE;
1608
9ba56b95
GM
1609 SET_CMD_SENSE_LEN(sp, sense_len);
1610 SET_CMD_SENSE_PTR(sp, cp->sense_buffer);
1611 track_sense_len = sense_len;
1612
1613 if (sense_len > par_sense_len)
5544213b 1614 sense_len = par_sense_len;
4733fcb1
AV
1615
1616 memcpy(cp->sense_buffer, sense_data, sense_len);
1617
9ba56b95
GM
1618 SET_CMD_SENSE_PTR(sp, cp->sense_buffer + sense_len);
1619 track_sense_len -= sense_len;
1620 SET_CMD_SENSE_LEN(sp, track_sense_len);
1621
1622 if (track_sense_len != 0) {
2afa19a9 1623 rsp->status_srb = sp;
9ba56b95
GM
1624 cp->result = res;
1625 }
4733fcb1 1626
cfb0919c
CD
1627 if (sense_len) {
1628 ql_dbg(ql_dbg_io + ql_dbg_buffer, vha, 0x301c,
1629 "Check condition Sense data, nexus%ld:%d:%d cmd=%p.\n",
1630 sp->fcport->vha->host_no, cp->device->id, cp->device->lun,
1631 cp);
7c3df132
SK
1632 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302b,
1633 cp->sense_buffer, sense_len);
cfb0919c 1634 }
4733fcb1
AV
1635}
1636
bad75002
AE
1637struct scsi_dif_tuple {
1638 __be16 guard; /* Checksum */
d6a03581 1639 __be16 app_tag; /* APPL identifier */
bad75002
AE
1640 __be32 ref_tag; /* Target LBA or indirect LBA */
1641};
1642
1643/*
1644 * Checks the guard or meta-data for the type of error
1645 * detected by the HBA. In case of errors, we set the
1646 * ASC/ASCQ fields in the sense buffer with ILLEGAL_REQUEST
1647 * to indicate to the kernel that the HBA detected error.
1648 */
8cb2049c 1649static inline int
bad75002
AE
1650qla2x00_handle_dif_error(srb_t *sp, struct sts_entry_24xx *sts24)
1651{
7c3df132 1652 struct scsi_qla_host *vha = sp->fcport->vha;
9ba56b95 1653 struct scsi_cmnd *cmd = GET_CMD_SP(sp);
8cb2049c
AE
1654 uint8_t *ap = &sts24->data[12];
1655 uint8_t *ep = &sts24->data[20];
bad75002
AE
1656 uint32_t e_ref_tag, a_ref_tag;
1657 uint16_t e_app_tag, a_app_tag;
1658 uint16_t e_guard, a_guard;
1659
8cb2049c
AE
1660 /*
1661 * swab32 of the "data" field in the beginning of qla2x00_status_entry()
1662 * would make guard field appear at offset 2
1663 */
1664 a_guard = le16_to_cpu(*(uint16_t *)(ap + 2));
1665 a_app_tag = le16_to_cpu(*(uint16_t *)(ap + 0));
1666 a_ref_tag = le32_to_cpu(*(uint32_t *)(ap + 4));
1667 e_guard = le16_to_cpu(*(uint16_t *)(ep + 2));
1668 e_app_tag = le16_to_cpu(*(uint16_t *)(ep + 0));
1669 e_ref_tag = le32_to_cpu(*(uint32_t *)(ep + 4));
bad75002 1670
7c3df132
SK
1671 ql_dbg(ql_dbg_io, vha, 0x3023,
1672 "iocb(s) %p Returned STATUS.\n", sts24);
bad75002 1673
7c3df132
SK
1674 ql_dbg(ql_dbg_io, vha, 0x3024,
1675 "DIF ERROR in cmd 0x%x lba 0x%llx act ref"
bad75002 1676 " tag=0x%x, exp ref_tag=0x%x, act app tag=0x%x, exp app"
7c3df132 1677 " tag=0x%x, act guard=0x%x, exp guard=0x%x.\n",
bad75002 1678 cmd->cmnd[0], (u64)scsi_get_lba(cmd), a_ref_tag, e_ref_tag,
7c3df132 1679 a_app_tag, e_app_tag, a_guard, e_guard);
bad75002 1680
8cb2049c
AE
1681 /*
1682 * Ignore sector if:
1683 * For type 3: ref & app tag is all 'f's
1684 * For type 0,1,2: app tag is all 'f's
1685 */
1686 if ((a_app_tag == 0xffff) &&
1687 ((scsi_get_prot_type(cmd) != SCSI_PROT_DIF_TYPE3) ||
1688 (a_ref_tag == 0xffffffff))) {
1689 uint32_t blocks_done, resid;
1690 sector_t lba_s = scsi_get_lba(cmd);
1691
1692 /* 2TB boundary case covered automatically with this */
1693 blocks_done = e_ref_tag - (uint32_t)lba_s + 1;
1694
1695 resid = scsi_bufflen(cmd) - (blocks_done *
1696 cmd->device->sector_size);
1697
1698 scsi_set_resid(cmd, resid);
1699 cmd->result = DID_OK << 16;
1700
1701 /* Update protection tag */
1702 if (scsi_prot_sg_count(cmd)) {
1703 uint32_t i, j = 0, k = 0, num_ent;
1704 struct scatterlist *sg;
1705 struct sd_dif_tuple *spt;
1706
1707 /* Patch the corresponding protection tags */
1708 scsi_for_each_prot_sg(cmd, sg,
1709 scsi_prot_sg_count(cmd), i) {
1710 num_ent = sg_dma_len(sg) / 8;
1711 if (k + num_ent < blocks_done) {
1712 k += num_ent;
1713 continue;
1714 }
1715 j = blocks_done - k - 1;
1716 k = blocks_done;
1717 break;
1718 }
1719
1720 if (k != blocks_done) {
cfb0919c 1721 ql_log(ql_log_warn, vha, 0x302f,
8ec9c7fb
RD
1722 "unexpected tag values tag:lba=%x:%llx)\n",
1723 e_ref_tag, (unsigned long long)lba_s);
8cb2049c
AE
1724 return 1;
1725 }
1726
1727 spt = page_address(sg_page(sg)) + sg->offset;
1728 spt += j;
1729
1730 spt->app_tag = 0xffff;
1731 if (scsi_get_prot_type(cmd) == SCSI_PROT_DIF_TYPE3)
1732 spt->ref_tag = 0xffffffff;
1733 }
1734
1735 return 0;
1736 }
1737
bad75002
AE
1738 /* check guard */
1739 if (e_guard != a_guard) {
1740 scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
1741 0x10, 0x1);
1742 set_driver_byte(cmd, DRIVER_SENSE);
1743 set_host_byte(cmd, DID_ABORT);
1744 cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
8cb2049c 1745 return 1;
bad75002
AE
1746 }
1747
e02587d7
AE
1748 /* check ref tag */
1749 if (e_ref_tag != a_ref_tag) {
bad75002 1750 scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
e02587d7 1751 0x10, 0x3);
bad75002
AE
1752 set_driver_byte(cmd, DRIVER_SENSE);
1753 set_host_byte(cmd, DID_ABORT);
1754 cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
8cb2049c 1755 return 1;
bad75002
AE
1756 }
1757
e02587d7
AE
1758 /* check appl tag */
1759 if (e_app_tag != a_app_tag) {
bad75002 1760 scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
e02587d7 1761 0x10, 0x2);
bad75002
AE
1762 set_driver_byte(cmd, DRIVER_SENSE);
1763 set_host_byte(cmd, DID_ABORT);
1764 cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
8cb2049c 1765 return 1;
bad75002 1766 }
e02587d7 1767
8cb2049c 1768 return 1;
bad75002
AE
1769}
1770
a9b6f722
SK
1771static void
1772qla25xx_process_bidir_status_iocb(scsi_qla_host_t *vha, void *pkt,
1773 struct req_que *req, uint32_t index)
1774{
1775 struct qla_hw_data *ha = vha->hw;
1776 srb_t *sp;
1777 uint16_t comp_status;
1778 uint16_t scsi_status;
1779 uint16_t thread_id;
1780 uint32_t rval = EXT_STATUS_OK;
1781 struct fc_bsg_job *bsg_job = NULL;
1782 sts_entry_t *sts;
1783 struct sts_entry_24xx *sts24;
1784 sts = (sts_entry_t *) pkt;
1785 sts24 = (struct sts_entry_24xx *) pkt;
1786
1787 /* Validate handle. */
8d93f550 1788 if (index >= req->num_outstanding_cmds) {
a9b6f722
SK
1789 ql_log(ql_log_warn, vha, 0x70af,
1790 "Invalid SCSI completion handle 0x%x.\n", index);
1791 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1792 return;
1793 }
1794
1795 sp = req->outstanding_cmds[index];
1796 if (sp) {
1797 /* Free outstanding command slot. */
1798 req->outstanding_cmds[index] = NULL;
1799 bsg_job = sp->u.bsg_job;
1800 } else {
1801 ql_log(ql_log_warn, vha, 0x70b0,
1802 "Req:%d: Invalid ISP SCSI completion handle(0x%x)\n",
1803 req->id, index);
1804
1805 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1806 return;
1807 }
1808
1809 if (IS_FWI2_CAPABLE(ha)) {
1810 comp_status = le16_to_cpu(sts24->comp_status);
1811 scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
1812 } else {
1813 comp_status = le16_to_cpu(sts->comp_status);
1814 scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
1815 }
1816
1817 thread_id = bsg_job->request->rqst_data.h_vendor.vendor_cmd[1];
1818 switch (comp_status) {
1819 case CS_COMPLETE:
1820 if (scsi_status == 0) {
1821 bsg_job->reply->reply_payload_rcv_len =
1822 bsg_job->reply_payload.payload_len;
fabbb8df
JC
1823 vha->qla_stats.input_bytes +=
1824 bsg_job->reply->reply_payload_rcv_len;
1825 vha->qla_stats.input_requests++;
a9b6f722
SK
1826 rval = EXT_STATUS_OK;
1827 }
1828 goto done;
1829
1830 case CS_DATA_OVERRUN:
1831 ql_dbg(ql_dbg_user, vha, 0x70b1,
1832 "Command completed with date overrun thread_id=%d\n",
1833 thread_id);
1834 rval = EXT_STATUS_DATA_OVERRUN;
1835 break;
1836
1837 case CS_DATA_UNDERRUN:
1838 ql_dbg(ql_dbg_user, vha, 0x70b2,
1839 "Command completed with date underrun thread_id=%d\n",
1840 thread_id);
1841 rval = EXT_STATUS_DATA_UNDERRUN;
1842 break;
1843 case CS_BIDIR_RD_OVERRUN:
1844 ql_dbg(ql_dbg_user, vha, 0x70b3,
1845 "Command completed with read data overrun thread_id=%d\n",
1846 thread_id);
1847 rval = EXT_STATUS_DATA_OVERRUN;
1848 break;
1849
1850 case CS_BIDIR_RD_WR_OVERRUN:
1851 ql_dbg(ql_dbg_user, vha, 0x70b4,
1852 "Command completed with read and write data overrun "
1853 "thread_id=%d\n", thread_id);
1854 rval = EXT_STATUS_DATA_OVERRUN;
1855 break;
1856
1857 case CS_BIDIR_RD_OVERRUN_WR_UNDERRUN:
1858 ql_dbg(ql_dbg_user, vha, 0x70b5,
1859 "Command completed with read data over and write data "
1860 "underrun thread_id=%d\n", thread_id);
1861 rval = EXT_STATUS_DATA_OVERRUN;
1862 break;
1863
1864 case CS_BIDIR_RD_UNDERRUN:
1865 ql_dbg(ql_dbg_user, vha, 0x70b6,
1866 "Command completed with read data data underrun "
1867 "thread_id=%d\n", thread_id);
1868 rval = EXT_STATUS_DATA_UNDERRUN;
1869 break;
1870
1871 case CS_BIDIR_RD_UNDERRUN_WR_OVERRUN:
1872 ql_dbg(ql_dbg_user, vha, 0x70b7,
1873 "Command completed with read data under and write data "
1874 "overrun thread_id=%d\n", thread_id);
1875 rval = EXT_STATUS_DATA_UNDERRUN;
1876 break;
1877
1878 case CS_BIDIR_RD_WR_UNDERRUN:
1879 ql_dbg(ql_dbg_user, vha, 0x70b8,
1880 "Command completed with read and write data underrun "
1881 "thread_id=%d\n", thread_id);
1882 rval = EXT_STATUS_DATA_UNDERRUN;
1883 break;
1884
1885 case CS_BIDIR_DMA:
1886 ql_dbg(ql_dbg_user, vha, 0x70b9,
1887 "Command completed with data DMA error thread_id=%d\n",
1888 thread_id);
1889 rval = EXT_STATUS_DMA_ERR;
1890 break;
1891
1892 case CS_TIMEOUT:
1893 ql_dbg(ql_dbg_user, vha, 0x70ba,
1894 "Command completed with timeout thread_id=%d\n",
1895 thread_id);
1896 rval = EXT_STATUS_TIMEOUT;
1897 break;
1898 default:
1899 ql_dbg(ql_dbg_user, vha, 0x70bb,
1900 "Command completed with completion status=0x%x "
1901 "thread_id=%d\n", comp_status, thread_id);
1902 rval = EXT_STATUS_ERR;
1903 break;
1904 }
1905 bsg_job->reply->reply_payload_rcv_len = 0;
1906
1907done:
1908 /* Return the vendor specific reply to API */
1909 bsg_job->reply->reply_data.vendor_reply.vendor_rsp[0] = rval;
1910 bsg_job->reply_len = sizeof(struct fc_bsg_reply);
1911 /* Always return DID_OK, bsg will send the vendor specific response
1912 * in this case only */
1913 sp->done(vha, sp, (DID_OK << 6));
1914
1915}
1916
1da177e4
LT
1917/**
1918 * qla2x00_status_entry() - Process a Status IOCB entry.
1919 * @ha: SCSI driver HA context
1920 * @pkt: Entry pointer
1921 */
1922static void
73208dfd 1923qla2x00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
1da177e4 1924{
1da177e4 1925 srb_t *sp;
1da177e4
LT
1926 fc_port_t *fcport;
1927 struct scsi_cmnd *cp;
9a853f71
AV
1928 sts_entry_t *sts;
1929 struct sts_entry_24xx *sts24;
1da177e4
LT
1930 uint16_t comp_status;
1931 uint16_t scsi_status;
b7d2280c 1932 uint16_t ox_id;
1da177e4
LT
1933 uint8_t lscsi_status;
1934 int32_t resid;
5544213b
AV
1935 uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
1936 fw_resid_len;
9a853f71 1937 uint8_t *rsp_info, *sense_data;
e315cd28 1938 struct qla_hw_data *ha = vha->hw;
2afa19a9
AC
1939 uint32_t handle;
1940 uint16_t que;
1941 struct req_que *req;
b7d2280c 1942 int logit = 1;
9ba56b95 1943 int res = 0;
a9b6f722 1944 uint16_t state_flags = 0;
9a853f71
AV
1945
1946 sts = (sts_entry_t *) pkt;
1947 sts24 = (struct sts_entry_24xx *) pkt;
e428924c 1948 if (IS_FWI2_CAPABLE(ha)) {
9a853f71
AV
1949 comp_status = le16_to_cpu(sts24->comp_status);
1950 scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
a9b6f722 1951 state_flags = le16_to_cpu(sts24->state_flags);
9a853f71
AV
1952 } else {
1953 comp_status = le16_to_cpu(sts->comp_status);
1954 scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
1955 }
2afa19a9
AC
1956 handle = (uint32_t) LSW(sts->handle);
1957 que = MSW(sts->handle);
1958 req = ha->req_q_map[que];
a9083016 1959
36008cf1
CD
1960 /* Check for invalid queue pointer */
1961 if (req == NULL ||
1962 que >= find_first_zero_bit(ha->req_qid_map, ha->max_req_queues)) {
1963 ql_dbg(ql_dbg_io, vha, 0x3059,
1964 "Invalid status handle (0x%x): Bad req pointer. req=%p, "
1965 "que=%u.\n", sts->handle, req, que);
1966 return;
1967 }
1968
1da177e4 1969 /* Validate handle. */
8d93f550 1970 if (handle < req->num_outstanding_cmds)
2afa19a9 1971 sp = req->outstanding_cmds[handle];
8d93f550 1972 else
1da177e4
LT
1973 sp = NULL;
1974
1975 if (sp == NULL) {
cfb0919c 1976 ql_dbg(ql_dbg_io, vha, 0x3017,
7c3df132 1977 "Invalid status handle (0x%x).\n", sts->handle);
1da177e4 1978
7ec0effd 1979 if (IS_P3P_TYPE(ha))
8f7daead
GM
1980 set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
1981 else
1982 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
e315cd28 1983 qla2xxx_wake_dpc(vha);
1da177e4
LT
1984 return;
1985 }
a9b6f722
SK
1986
1987 if (unlikely((state_flags & BIT_1) && (sp->type == SRB_BIDI_CMD))) {
1988 qla25xx_process_bidir_status_iocb(vha, pkt, req, handle);
1989 return;
1990 }
1991
1992 /* Fast path completion. */
1993 if (comp_status == CS_COMPLETE && scsi_status == 0) {
1994 qla2x00_process_completed_request(vha, req, handle);
1995
1996 return;
1997 }
1998
1999 req->outstanding_cmds[handle] = NULL;
9ba56b95 2000 cp = GET_CMD_SP(sp);
1da177e4 2001 if (cp == NULL) {
cfb0919c 2002 ql_dbg(ql_dbg_io, vha, 0x3018,
7c3df132
SK
2003 "Command already returned (0x%x/%p).\n",
2004 sts->handle, sp);
1da177e4
LT
2005
2006 return;
2007 }
2008
8ae6d9c7 2009 lscsi_status = scsi_status & STATUS_MASK;
1da177e4 2010
bdf79621 2011 fcport = sp->fcport;
1da177e4 2012
b7d2280c 2013 ox_id = 0;
5544213b
AV
2014 sense_len = par_sense_len = rsp_info_len = resid_len =
2015 fw_resid_len = 0;
e428924c 2016 if (IS_FWI2_CAPABLE(ha)) {
0f00a206
LC
2017 if (scsi_status & SS_SENSE_LEN_VALID)
2018 sense_len = le32_to_cpu(sts24->sense_len);
2019 if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
2020 rsp_info_len = le32_to_cpu(sts24->rsp_data_len);
2021 if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER))
2022 resid_len = le32_to_cpu(sts24->rsp_residual_count);
2023 if (comp_status == CS_DATA_UNDERRUN)
2024 fw_resid_len = le32_to_cpu(sts24->residual_len);
9a853f71
AV
2025 rsp_info = sts24->data;
2026 sense_data = sts24->data;
2027 host_to_fcp_swap(sts24->data, sizeof(sts24->data));
b7d2280c 2028 ox_id = le16_to_cpu(sts24->ox_id);
5544213b 2029 par_sense_len = sizeof(sts24->data);
9a853f71 2030 } else {
0f00a206
LC
2031 if (scsi_status & SS_SENSE_LEN_VALID)
2032 sense_len = le16_to_cpu(sts->req_sense_length);
2033 if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
2034 rsp_info_len = le16_to_cpu(sts->rsp_info_len);
9a853f71
AV
2035 resid_len = le32_to_cpu(sts->residual_length);
2036 rsp_info = sts->rsp_info;
2037 sense_data = sts->req_sense_data;
5544213b 2038 par_sense_len = sizeof(sts->req_sense_data);
9a853f71
AV
2039 }
2040
1da177e4
LT
2041 /* Check for any FCP transport errors. */
2042 if (scsi_status & SS_RESPONSE_INFO_LEN_VALID) {
9a853f71 2043 /* Sense data lies beyond any FCP RESPONSE data. */
5544213b 2044 if (IS_FWI2_CAPABLE(ha)) {
9a853f71 2045 sense_data += rsp_info_len;
5544213b
AV
2046 par_sense_len -= rsp_info_len;
2047 }
9a853f71 2048 if (rsp_info_len > 3 && rsp_info[3]) {
5e19ed90 2049 ql_dbg(ql_dbg_io, fcport->vha, 0x3019,
7c3df132
SK
2050 "FCP I/O protocol failure (0x%x/0x%x).\n",
2051 rsp_info_len, rsp_info[3]);
1da177e4 2052
9ba56b95 2053 res = DID_BUS_BUSY << 16;
b7d2280c 2054 goto out;
1da177e4
LT
2055 }
2056 }
2057
3e8ce320
AV
2058 /* Check for overrun. */
2059 if (IS_FWI2_CAPABLE(ha) && comp_status == CS_COMPLETE &&
2060 scsi_status & SS_RESIDUAL_OVER)
2061 comp_status = CS_DATA_OVERRUN;
2062
1da177e4
LT
2063 /*
2064 * Based on Host and scsi status generate status code for Linux
2065 */
2066 switch (comp_status) {
2067 case CS_COMPLETE:
df7baa50 2068 case CS_QUEUE_FULL:
1da177e4 2069 if (scsi_status == 0) {
9ba56b95 2070 res = DID_OK << 16;
1da177e4
LT
2071 break;
2072 }
2073 if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER)) {
9a853f71 2074 resid = resid_len;
385d70b4 2075 scsi_set_resid(cp, resid);
0da69df1
AV
2076
2077 if (!lscsi_status &&
385d70b4 2078 ((unsigned)(scsi_bufflen(cp) - resid) <
0da69df1 2079 cp->underflow)) {
5e19ed90 2080 ql_dbg(ql_dbg_io, fcport->vha, 0x301a,
7c3df132 2081 "Mid-layer underflow "
b7d2280c 2082 "detected (0x%x of 0x%x bytes).\n",
7c3df132 2083 resid, scsi_bufflen(cp));
0da69df1 2084
9ba56b95 2085 res = DID_ERROR << 16;
0da69df1
AV
2086 break;
2087 }
1da177e4 2088 }
9ba56b95 2089 res = DID_OK << 16 | lscsi_status;
1da177e4 2090
df7baa50 2091 if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
5e19ed90 2092 ql_dbg(ql_dbg_io, fcport->vha, 0x301b,
7c3df132 2093 "QUEUE FULL detected.\n");
df7baa50
AV
2094 break;
2095 }
b7d2280c 2096 logit = 0;
1da177e4
LT
2097 if (lscsi_status != SS_CHECK_CONDITION)
2098 break;
2099
b80ca4f7 2100 memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
1da177e4
LT
2101 if (!(scsi_status & SS_SENSE_LEN_VALID))
2102 break;
2103
5544213b 2104 qla2x00_handle_sense(sp, sense_data, par_sense_len, sense_len,
9ba56b95 2105 rsp, res);
1da177e4
LT
2106 break;
2107
2108 case CS_DATA_UNDERRUN:
ed17c71b 2109 /* Use F/W calculated residual length. */
0f00a206
LC
2110 resid = IS_FWI2_CAPABLE(ha) ? fw_resid_len : resid_len;
2111 scsi_set_resid(cp, resid);
2112 if (scsi_status & SS_RESIDUAL_UNDER) {
2113 if (IS_FWI2_CAPABLE(ha) && fw_resid_len != resid_len) {
5e19ed90 2114 ql_dbg(ql_dbg_io, fcport->vha, 0x301d,
7c3df132
SK
2115 "Dropped frame(s) detected "
2116 "(0x%x of 0x%x bytes).\n",
2117 resid, scsi_bufflen(cp));
0f00a206 2118
9ba56b95 2119 res = DID_ERROR << 16 | lscsi_status;
4e85e3d9 2120 goto check_scsi_status;
6acf8190 2121 }
ed17c71b 2122
0f00a206
LC
2123 if (!lscsi_status &&
2124 ((unsigned)(scsi_bufflen(cp) - resid) <
2125 cp->underflow)) {
5e19ed90 2126 ql_dbg(ql_dbg_io, fcport->vha, 0x301e,
7c3df132 2127 "Mid-layer underflow "
b7d2280c 2128 "detected (0x%x of 0x%x bytes).\n",
7c3df132 2129 resid, scsi_bufflen(cp));
e038a1be 2130
9ba56b95 2131 res = DID_ERROR << 16;
0f00a206
LC
2132 break;
2133 }
4aee5766
GM
2134 } else if (lscsi_status != SAM_STAT_TASK_SET_FULL &&
2135 lscsi_status != SAM_STAT_BUSY) {
2136 /*
2137 * scsi status of task set and busy are considered to be
2138 * task not completed.
2139 */
2140
5e19ed90 2141 ql_dbg(ql_dbg_io, fcport->vha, 0x301f,
7c3df132 2142 "Dropped frame(s) detected (0x%x "
4aee5766
GM
2143 "of 0x%x bytes).\n", resid,
2144 scsi_bufflen(cp));
0f00a206 2145
9ba56b95 2146 res = DID_ERROR << 16 | lscsi_status;
0374f55e 2147 goto check_scsi_status;
4aee5766
GM
2148 } else {
2149 ql_dbg(ql_dbg_io, fcport->vha, 0x3030,
2150 "scsi_status: 0x%x, lscsi_status: 0x%x\n",
2151 scsi_status, lscsi_status);
1da177e4
LT
2152 }
2153
9ba56b95 2154 res = DID_OK << 16 | lscsi_status;
b7d2280c 2155 logit = 0;
0f00a206 2156
0374f55e 2157check_scsi_status:
1da177e4 2158 /*
fa2a1ce5 2159 * Check to see if SCSI Status is non zero. If so report SCSI
1da177e4
LT
2160 * Status.
2161 */
2162 if (lscsi_status != 0) {
ffec28a3 2163 if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
5e19ed90 2164 ql_dbg(ql_dbg_io, fcport->vha, 0x3020,
7c3df132 2165 "QUEUE FULL detected.\n");
b7d2280c 2166 logit = 1;
ffec28a3
AV
2167 break;
2168 }
1da177e4
LT
2169 if (lscsi_status != SS_CHECK_CONDITION)
2170 break;
2171
b80ca4f7 2172 memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
1da177e4
LT
2173 if (!(scsi_status & SS_SENSE_LEN_VALID))
2174 break;
2175
5544213b 2176 qla2x00_handle_sense(sp, sense_data, par_sense_len,
9ba56b95 2177 sense_len, rsp, res);
1da177e4
LT
2178 }
2179 break;
2180
1da177e4
LT
2181 case CS_PORT_LOGGED_OUT:
2182 case CS_PORT_CONFIG_CHG:
2183 case CS_PORT_BUSY:
2184 case CS_INCOMPLETE:
2185 case CS_PORT_UNAVAILABLE:
b7d2280c 2186 case CS_TIMEOUT:
ff454b01
CD
2187 case CS_RESET:
2188
056a4483
MC
2189 /*
2190 * We are going to have the fc class block the rport
2191 * while we try to recover so instruct the mid layer
2192 * to requeue until the class decides how to handle this.
2193 */
9ba56b95 2194 res = DID_TRANSPORT_DISRUPTED << 16;
b7d2280c
AV
2195
2196 if (comp_status == CS_TIMEOUT) {
2197 if (IS_FWI2_CAPABLE(ha))
2198 break;
2199 else if ((le16_to_cpu(sts->status_flags) &
2200 SF_LOGOUT_SENT) == 0)
2201 break;
2202 }
2203
5e19ed90 2204 ql_dbg(ql_dbg_io, fcport->vha, 0x3021,
0e948975
CD
2205 "Port to be marked lost on fcport=%02x%02x%02x, current "
2206 "port state= %s.\n", fcport->d_id.b.domain,
2207 fcport->d_id.b.area, fcport->d_id.b.al_pa,
2208 port_state_str[atomic_read(&fcport->state)]);
b7d2280c 2209
a7a28504 2210 if (atomic_read(&fcport->state) == FCS_ONLINE)
e315cd28 2211 qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
1da177e4
LT
2212 break;
2213
1da177e4 2214 case CS_ABORTED:
9ba56b95 2215 res = DID_RESET << 16;
1da177e4 2216 break;
bad75002
AE
2217
2218 case CS_DIF_ERROR:
8cb2049c 2219 logit = qla2x00_handle_dif_error(sp, sts24);
fb6e4668 2220 res = cp->result;
bad75002 2221 break;
9e522cd8
AE
2222
2223 case CS_TRANSPORT:
2224 res = DID_ERROR << 16;
2225
2226 if (!IS_PI_SPLIT_DET_CAPABLE(ha))
2227 break;
2228
2229 if (state_flags & BIT_4)
2230 scmd_printk(KERN_WARNING, cp,
2231 "Unsupported device '%s' found.\n",
2232 cp->device->vendor);
2233 break;
2234
1da177e4 2235 default:
9ba56b95 2236 res = DID_ERROR << 16;
1da177e4
LT
2237 break;
2238 }
2239
b7d2280c
AV
2240out:
2241 if (logit)
5e19ed90 2242 ql_dbg(ql_dbg_io, fcport->vha, 0x3022,
7b833558
OK
2243 "FCP command status: 0x%x-0x%x (0x%x) nexus=%ld:%d:%d "
2244 "portid=%02x%02x%02x oxid=0x%x cdb=%10phN len=0x%x "
7c3df132 2245 "rsp_info=0x%x resid=0x%x fw_resid=0x%x.\n",
9ba56b95 2246 comp_status, scsi_status, res, vha->host_no,
cfb0919c
CD
2247 cp->device->id, cp->device->lun, fcport->d_id.b.domain,
2248 fcport->d_id.b.area, fcport->d_id.b.al_pa, ox_id,
7b833558 2249 cp->cmnd, scsi_bufflen(cp), rsp_info_len,
7c3df132 2250 resid_len, fw_resid_len);
b7d2280c 2251
2afa19a9 2252 if (rsp->status_srb == NULL)
9ba56b95 2253 sp->done(ha, sp, res);
1da177e4
LT
2254}
2255
2256/**
2257 * qla2x00_status_cont_entry() - Process a Status Continuations entry.
2258 * @ha: SCSI driver HA context
2259 * @pkt: Entry pointer
2260 *
2261 * Extended sense data.
2262 */
2263static void
2afa19a9 2264qla2x00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
1da177e4 2265{
9ba56b95 2266 uint8_t sense_sz = 0;
2afa19a9 2267 struct qla_hw_data *ha = rsp->hw;
7c3df132 2268 struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
9ba56b95 2269 srb_t *sp = rsp->status_srb;
1da177e4 2270 struct scsi_cmnd *cp;
9ba56b95
GM
2271 uint32_t sense_len;
2272 uint8_t *sense_ptr;
1da177e4 2273
9ba56b95
GM
2274 if (!sp || !GET_CMD_SENSE_LEN(sp))
2275 return;
1da177e4 2276
9ba56b95
GM
2277 sense_len = GET_CMD_SENSE_LEN(sp);
2278 sense_ptr = GET_CMD_SENSE_PTR(sp);
1da177e4 2279
9ba56b95
GM
2280 cp = GET_CMD_SP(sp);
2281 if (cp == NULL) {
2282 ql_log(ql_log_warn, vha, 0x3025,
2283 "cmd is NULL: already returned to OS (sp=%p).\n", sp);
1da177e4 2284
9ba56b95
GM
2285 rsp->status_srb = NULL;
2286 return;
1da177e4 2287 }
1da177e4 2288
9ba56b95
GM
2289 if (sense_len > sizeof(pkt->data))
2290 sense_sz = sizeof(pkt->data);
2291 else
2292 sense_sz = sense_len;
c4631191 2293
9ba56b95
GM
2294 /* Move sense data. */
2295 if (IS_FWI2_CAPABLE(ha))
2296 host_to_fcp_swap(pkt->data, sizeof(pkt->data));
2297 memcpy(sense_ptr, pkt->data, sense_sz);
2298 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302c,
2299 sense_ptr, sense_sz);
c4631191 2300
9ba56b95
GM
2301 sense_len -= sense_sz;
2302 sense_ptr += sense_sz;
c4631191 2303
9ba56b95
GM
2304 SET_CMD_SENSE_PTR(sp, sense_ptr);
2305 SET_CMD_SENSE_LEN(sp, sense_len);
2306
2307 /* Place command on done queue. */
2308 if (sense_len == 0) {
2309 rsp->status_srb = NULL;
2310 sp->done(ha, sp, cp->result);
c4631191 2311 }
c4631191
GM
2312}
2313
1da177e4
LT
2314/**
2315 * qla2x00_error_entry() - Process an error entry.
2316 * @ha: SCSI driver HA context
2317 * @pkt: Entry pointer
2318 */
2319static void
73208dfd 2320qla2x00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, sts_entry_t *pkt)
1da177e4
LT
2321{
2322 srb_t *sp;
e315cd28 2323 struct qla_hw_data *ha = vha->hw;
c4631191 2324 const char func[] = "ERROR-IOCB";
2afa19a9 2325 uint16_t que = MSW(pkt->handle);
a6fe35c0 2326 struct req_que *req = NULL;
9ba56b95 2327 int res = DID_ERROR << 16;
7c3df132 2328
9ba56b95
GM
2329 ql_dbg(ql_dbg_async, vha, 0x502a,
2330 "type of error status in response: 0x%x\n", pkt->entry_status);
2331
a6fe35c0
AE
2332 if (que >= ha->max_req_queues || !ha->req_q_map[que])
2333 goto fatal;
2334
2335 req = ha->req_q_map[que];
2336
9ba56b95
GM
2337 if (pkt->entry_status & RF_BUSY)
2338 res = DID_BUS_BUSY << 16;
1da177e4 2339
c4631191 2340 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
a6fe35c0 2341 if (sp) {
9ba56b95 2342 sp->done(ha, sp, res);
a6fe35c0 2343 return;
1da177e4 2344 }
a6fe35c0
AE
2345fatal:
2346 ql_log(ql_log_warn, vha, 0x5030,
2347 "Error entry - invalid handle/queue.\n");
2348
7ec0effd 2349 if (IS_P3P_TYPE(ha))
a6fe35c0
AE
2350 set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
2351 else
2352 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2353 qla2xxx_wake_dpc(vha);
1da177e4
LT
2354}
2355
9a853f71
AV
2356/**
2357 * qla24xx_mbx_completion() - Process mailbox command completions.
2358 * @ha: SCSI driver HA context
2359 * @mb0: Mailbox0 register
2360 */
2361static void
e315cd28 2362qla24xx_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
9a853f71
AV
2363{
2364 uint16_t cnt;
4fa94f83 2365 uint32_t mboxes;
9a853f71 2366 uint16_t __iomem *wptr;
e315cd28 2367 struct qla_hw_data *ha = vha->hw;
9a853f71
AV
2368 struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
2369
4fa94f83
AV
2370 /* Read all mbox registers? */
2371 mboxes = (1 << ha->mbx_count) - 1;
2372 if (!ha->mcp)
a720101d 2373 ql_dbg(ql_dbg_async, vha, 0x504e, "MBX pointer ERROR.\n");
4fa94f83
AV
2374 else
2375 mboxes = ha->mcp->in_mb;
2376
9a853f71
AV
2377 /* Load return mailbox registers. */
2378 ha->flags.mbox_int = 1;
2379 ha->mailbox_out[0] = mb0;
4fa94f83 2380 mboxes >>= 1;
9a853f71
AV
2381 wptr = (uint16_t __iomem *)&reg->mailbox1;
2382
2383 for (cnt = 1; cnt < ha->mbx_count; cnt++) {
4fa94f83
AV
2384 if (mboxes & BIT_0)
2385 ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
2386
2387 mboxes >>= 1;
9a853f71
AV
2388 wptr++;
2389 }
9a853f71
AV
2390}
2391
2392/**
2393 * qla24xx_process_response_queue() - Process response queue entries.
2394 * @ha: SCSI driver HA context
2395 */
2afa19a9
AC
2396void qla24xx_process_response_queue(struct scsi_qla_host *vha,
2397 struct rsp_que *rsp)
9a853f71 2398{
9a853f71 2399 struct sts_entry_24xx *pkt;
a9083016 2400 struct qla_hw_data *ha = vha->hw;
9a853f71 2401
e315cd28 2402 if (!vha->flags.online)
9a853f71
AV
2403 return;
2404
e315cd28
AC
2405 while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
2406 pkt = (struct sts_entry_24xx *)rsp->ring_ptr;
9a853f71 2407
e315cd28
AC
2408 rsp->ring_index++;
2409 if (rsp->ring_index == rsp->length) {
2410 rsp->ring_index = 0;
2411 rsp->ring_ptr = rsp->ring;
9a853f71 2412 } else {
e315cd28 2413 rsp->ring_ptr++;
9a853f71
AV
2414 }
2415
2416 if (pkt->entry_status != 0) {
73208dfd 2417 qla2x00_error_entry(vha, rsp, (sts_entry_t *) pkt);
2d70c103
NB
2418
2419 (void)qlt_24xx_process_response_error(vha, pkt);
2420
9a853f71
AV
2421 ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
2422 wmb();
2423 continue;
2424 }
2425
2426 switch (pkt->entry_type) {
2427 case STATUS_TYPE:
73208dfd 2428 qla2x00_status_entry(vha, rsp, pkt);
9a853f71
AV
2429 break;
2430 case STATUS_CONT_TYPE:
2afa19a9 2431 qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
9a853f71 2432 break;
2c3dfe3f 2433 case VP_RPT_ID_IOCB_TYPE:
e315cd28 2434 qla24xx_report_id_acquisition(vha,
2c3dfe3f
SJ
2435 (struct vp_rpt_id_entry_24xx *)pkt);
2436 break;
ac280b67
AV
2437 case LOGINOUT_PORT_IOCB_TYPE:
2438 qla24xx_logio_entry(vha, rsp->req,
2439 (struct logio_entry_24xx *)pkt);
2440 break;
3822263e
MI
2441 case TSK_MGMT_IOCB_TYPE:
2442 qla24xx_tm_iocb_entry(vha, rsp->req,
2443 (struct tsk_mgmt_entry *)pkt);
2444 break;
9a069e19
GM
2445 case CT_IOCB_TYPE:
2446 qla24xx_els_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
9a069e19
GM
2447 break;
2448 case ELS_IOCB_TYPE:
2449 qla24xx_els_ct_entry(vha, rsp->req, pkt, ELS_IOCB_TYPE);
2450 break;
2d70c103
NB
2451 case ABTS_RECV_24XX:
2452 /* ensure that the ATIO queue is empty */
2453 qlt_24xx_process_atio_queue(vha);
2454 case ABTS_RESP_24XX:
2455 case CTIO_TYPE7:
2456 case NOTIFY_ACK_TYPE:
2457 qlt_response_pkt_all_vps(vha, (response_t *)pkt);
2458 break;
54883291
SK
2459 case MARKER_TYPE:
2460 /* Do nothing in this case, this check is to prevent it
2461 * from falling into default case
2462 */
2463 break;
9a853f71
AV
2464 default:
2465 /* Type Not Supported. */
7c3df132
SK
2466 ql_dbg(ql_dbg_async, vha, 0x5042,
2467 "Received unknown response pkt type %x "
9a853f71 2468 "entry status=%x.\n",
7c3df132 2469 pkt->entry_type, pkt->entry_status);
9a853f71
AV
2470 break;
2471 }
2472 ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
2473 wmb();
2474 }
2475
2476 /* Adjust ring index */
7ec0effd 2477 if (IS_P3P_TYPE(ha)) {
a9083016
GM
2478 struct device_reg_82xx __iomem *reg = &ha->iobase->isp82;
2479 WRT_REG_DWORD(&reg->rsp_q_out[0], rsp->ring_index);
2480 } else
2481 WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
9a853f71
AV
2482}
2483
05236a05 2484static void
e315cd28 2485qla2xxx_check_risc_status(scsi_qla_host_t *vha)
05236a05
AV
2486{
2487 int rval;
2488 uint32_t cnt;
e315cd28 2489 struct qla_hw_data *ha = vha->hw;
05236a05
AV
2490 struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
2491
6246b8a1 2492 if (!IS_QLA25XX(ha) && !IS_QLA81XX(ha) && !IS_QLA83XX(ha))
05236a05
AV
2493 return;
2494
2495 rval = QLA_SUCCESS;
2496 WRT_REG_DWORD(&reg->iobase_addr, 0x7C00);
2497 RD_REG_DWORD(&reg->iobase_addr);
2498 WRT_REG_DWORD(&reg->iobase_window, 0x0001);
2499 for (cnt = 10000; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
2500 rval == QLA_SUCCESS; cnt--) {
2501 if (cnt) {
2502 WRT_REG_DWORD(&reg->iobase_window, 0x0001);
2503 udelay(10);
2504 } else
2505 rval = QLA_FUNCTION_TIMEOUT;
2506 }
2507 if (rval == QLA_SUCCESS)
2508 goto next_test;
2509
b2ec76c5 2510 rval = QLA_SUCCESS;
05236a05
AV
2511 WRT_REG_DWORD(&reg->iobase_window, 0x0003);
2512 for (cnt = 100; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
2513 rval == QLA_SUCCESS; cnt--) {
2514 if (cnt) {
2515 WRT_REG_DWORD(&reg->iobase_window, 0x0003);
2516 udelay(10);
2517 } else
2518 rval = QLA_FUNCTION_TIMEOUT;
2519 }
2520 if (rval != QLA_SUCCESS)
2521 goto done;
2522
2523next_test:
2524 if (RD_REG_DWORD(&reg->iobase_c8) & BIT_3)
7c3df132
SK
2525 ql_log(ql_log_info, vha, 0x504c,
2526 "Additional code -- 0x55AA.\n");
05236a05
AV
2527
2528done:
2529 WRT_REG_DWORD(&reg->iobase_window, 0x0000);
2530 RD_REG_DWORD(&reg->iobase_window);
2531}
2532
9a853f71 2533/**
6246b8a1 2534 * qla24xx_intr_handler() - Process interrupts for the ISP23xx and ISP24xx.
9a853f71
AV
2535 * @irq:
2536 * @dev_id: SCSI driver HA context
9a853f71
AV
2537 *
2538 * Called by system whenever the host adapter generates an interrupt.
2539 *
2540 * Returns handled flag.
2541 */
2542irqreturn_t
7d12e780 2543qla24xx_intr_handler(int irq, void *dev_id)
9a853f71 2544{
e315cd28
AC
2545 scsi_qla_host_t *vha;
2546 struct qla_hw_data *ha;
9a853f71
AV
2547 struct device_reg_24xx __iomem *reg;
2548 int status;
9a853f71
AV
2549 unsigned long iter;
2550 uint32_t stat;
2551 uint32_t hccr;
7d613ac6 2552 uint16_t mb[8];
e315cd28 2553 struct rsp_que *rsp;
43fac4d9 2554 unsigned long flags;
9a853f71 2555
e315cd28
AC
2556 rsp = (struct rsp_que *) dev_id;
2557 if (!rsp) {
3256b435
CD
2558 ql_log(ql_log_info, NULL, 0x5059,
2559 "%s: NULL response queue pointer.\n", __func__);
9a853f71
AV
2560 return IRQ_NONE;
2561 }
2562
e315cd28 2563 ha = rsp->hw;
9a853f71
AV
2564 reg = &ha->iobase->isp24;
2565 status = 0;
2566
85880801
AV
2567 if (unlikely(pci_channel_offline(ha->pdev)))
2568 return IRQ_HANDLED;
2569
43fac4d9 2570 spin_lock_irqsave(&ha->hardware_lock, flags);
2afa19a9 2571 vha = pci_get_drvdata(ha->pdev);
9a853f71
AV
2572 for (iter = 50; iter--; ) {
2573 stat = RD_REG_DWORD(&reg->host_status);
2574 if (stat & HSRX_RISC_PAUSED) {
85880801 2575 if (unlikely(pci_channel_offline(ha->pdev)))
14e660e6
SJ
2576 break;
2577
9a853f71
AV
2578 hccr = RD_REG_DWORD(&reg->hccr);
2579
7c3df132
SK
2580 ql_log(ql_log_warn, vha, 0x504b,
2581 "RISC paused -- HCCR=%x, Dumping firmware.\n",
2582 hccr);
05236a05 2583
e315cd28 2584 qla2xxx_check_risc_status(vha);
05236a05 2585
e315cd28
AC
2586 ha->isp_ops->fw_dump(vha, 1);
2587 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
9a853f71
AV
2588 break;
2589 } else if ((stat & HSRX_RISC_INT) == 0)
2590 break;
2591
2592 switch (stat & 0xff) {
fafbda9f
AE
2593 case INTR_ROM_MB_SUCCESS:
2594 case INTR_ROM_MB_FAILED:
2595 case INTR_MB_SUCCESS:
2596 case INTR_MB_FAILED:
e315cd28 2597 qla24xx_mbx_completion(vha, MSW(stat));
9a853f71
AV
2598 status |= MBX_INTERRUPT;
2599
2600 break;
fafbda9f 2601 case INTR_ASYNC_EVENT:
9a853f71
AV
2602 mb[0] = MSW(stat);
2603 mb[1] = RD_REG_WORD(&reg->mailbox1);
2604 mb[2] = RD_REG_WORD(&reg->mailbox2);
2605 mb[3] = RD_REG_WORD(&reg->mailbox3);
73208dfd 2606 qla2x00_async_event(vha, rsp, mb);
9a853f71 2607 break;
fafbda9f
AE
2608 case INTR_RSP_QUE_UPDATE:
2609 case INTR_RSP_QUE_UPDATE_83XX:
2afa19a9 2610 qla24xx_process_response_queue(vha, rsp);
9a853f71 2611 break;
fafbda9f 2612 case INTR_ATIO_QUE_UPDATE:
2d70c103
NB
2613 qlt_24xx_process_atio_queue(vha);
2614 break;
fafbda9f 2615 case INTR_ATIO_RSP_QUE_UPDATE:
2d70c103
NB
2616 qlt_24xx_process_atio_queue(vha);
2617 qla24xx_process_response_queue(vha, rsp);
2618 break;
9a853f71 2619 default:
7c3df132
SK
2620 ql_dbg(ql_dbg_async, vha, 0x504f,
2621 "Unrecognized interrupt type (%d).\n", stat * 0xff);
9a853f71
AV
2622 break;
2623 }
2624 WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
2625 RD_REG_DWORD_RELAXED(&reg->hccr);
cb860bbd
GM
2626 if (unlikely(IS_QLA83XX(ha) && (ha->pdev->revision == 1)))
2627 ndelay(3500);
9a853f71 2628 }
36439832 2629 qla2x00_handle_mbx_completion(ha, status);
43fac4d9 2630 spin_unlock_irqrestore(&ha->hardware_lock, flags);
9a853f71 2631
9a853f71
AV
2632 return IRQ_HANDLED;
2633}
2634
a8488abe
AV
2635static irqreturn_t
2636qla24xx_msix_rsp_q(int irq, void *dev_id)
2637{
e315cd28
AC
2638 struct qla_hw_data *ha;
2639 struct rsp_que *rsp;
a8488abe 2640 struct device_reg_24xx __iomem *reg;
2afa19a9 2641 struct scsi_qla_host *vha;
0f19bc68 2642 unsigned long flags;
a8488abe 2643
e315cd28
AC
2644 rsp = (struct rsp_que *) dev_id;
2645 if (!rsp) {
3256b435
CD
2646 ql_log(ql_log_info, NULL, 0x505a,
2647 "%s: NULL response queue pointer.\n", __func__);
e315cd28
AC
2648 return IRQ_NONE;
2649 }
2650 ha = rsp->hw;
a8488abe
AV
2651 reg = &ha->iobase->isp24;
2652
0f19bc68 2653 spin_lock_irqsave(&ha->hardware_lock, flags);
a8488abe 2654
a67093d4 2655 vha = pci_get_drvdata(ha->pdev);
2afa19a9 2656 qla24xx_process_response_queue(vha, rsp);
3155754a 2657 if (!ha->flags.disable_msix_handshake) {
eb94114b
AC
2658 WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
2659 RD_REG_DWORD_RELAXED(&reg->hccr);
2660 }
0f19bc68 2661 spin_unlock_irqrestore(&ha->hardware_lock, flags);
a8488abe
AV
2662
2663 return IRQ_HANDLED;
2664}
2665
68ca949c
AC
2666static irqreturn_t
2667qla25xx_msix_rsp_q(int irq, void *dev_id)
2668{
2669 struct qla_hw_data *ha;
2670 struct rsp_que *rsp;
3155754a 2671 struct device_reg_24xx __iomem *reg;
0f19bc68 2672 unsigned long flags;
68ca949c
AC
2673
2674 rsp = (struct rsp_que *) dev_id;
2675 if (!rsp) {
3256b435
CD
2676 ql_log(ql_log_info, NULL, 0x505b,
2677 "%s: NULL response queue pointer.\n", __func__);
68ca949c
AC
2678 return IRQ_NONE;
2679 }
2680 ha = rsp->hw;
2681
3155754a 2682 /* Clear the interrupt, if enabled, for this response queue */
d424754c 2683 if (!ha->flags.disable_msix_handshake) {
3155754a 2684 reg = &ha->iobase->isp24;
0f19bc68 2685 spin_lock_irqsave(&ha->hardware_lock, flags);
3155754a
AC
2686 WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
2687 RD_REG_DWORD_RELAXED(&reg->hccr);
0f19bc68 2688 spin_unlock_irqrestore(&ha->hardware_lock, flags);
3155754a 2689 }
68ca949c
AC
2690 queue_work_on((int) (rsp->id - 1), ha->wq, &rsp->q_work);
2691
2692 return IRQ_HANDLED;
2693}
2694
a8488abe
AV
2695static irqreturn_t
2696qla24xx_msix_default(int irq, void *dev_id)
2697{
e315cd28
AC
2698 scsi_qla_host_t *vha;
2699 struct qla_hw_data *ha;
2700 struct rsp_que *rsp;
a8488abe
AV
2701 struct device_reg_24xx __iomem *reg;
2702 int status;
a8488abe
AV
2703 uint32_t stat;
2704 uint32_t hccr;
7d613ac6 2705 uint16_t mb[8];
0f19bc68 2706 unsigned long flags;
a8488abe 2707
e315cd28
AC
2708 rsp = (struct rsp_que *) dev_id;
2709 if (!rsp) {
3256b435
CD
2710 ql_log(ql_log_info, NULL, 0x505c,
2711 "%s: NULL response queue pointer.\n", __func__);
e315cd28
AC
2712 return IRQ_NONE;
2713 }
2714 ha = rsp->hw;
a8488abe
AV
2715 reg = &ha->iobase->isp24;
2716 status = 0;
2717
0f19bc68 2718 spin_lock_irqsave(&ha->hardware_lock, flags);
2afa19a9 2719 vha = pci_get_drvdata(ha->pdev);
87f27015 2720 do {
a8488abe
AV
2721 stat = RD_REG_DWORD(&reg->host_status);
2722 if (stat & HSRX_RISC_PAUSED) {
85880801 2723 if (unlikely(pci_channel_offline(ha->pdev)))
14e660e6
SJ
2724 break;
2725
a8488abe
AV
2726 hccr = RD_REG_DWORD(&reg->hccr);
2727
7c3df132
SK
2728 ql_log(ql_log_info, vha, 0x5050,
2729 "RISC paused -- HCCR=%x, Dumping firmware.\n",
2730 hccr);
05236a05 2731
e315cd28 2732 qla2xxx_check_risc_status(vha);
05236a05 2733
e315cd28
AC
2734 ha->isp_ops->fw_dump(vha, 1);
2735 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
a8488abe
AV
2736 break;
2737 } else if ((stat & HSRX_RISC_INT) == 0)
2738 break;
2739
2740 switch (stat & 0xff) {
fafbda9f
AE
2741 case INTR_ROM_MB_SUCCESS:
2742 case INTR_ROM_MB_FAILED:
2743 case INTR_MB_SUCCESS:
2744 case INTR_MB_FAILED:
e315cd28 2745 qla24xx_mbx_completion(vha, MSW(stat));
a8488abe
AV
2746 status |= MBX_INTERRUPT;
2747
2748 break;
fafbda9f 2749 case INTR_ASYNC_EVENT:
a8488abe
AV
2750 mb[0] = MSW(stat);
2751 mb[1] = RD_REG_WORD(&reg->mailbox1);
2752 mb[2] = RD_REG_WORD(&reg->mailbox2);
2753 mb[3] = RD_REG_WORD(&reg->mailbox3);
73208dfd 2754 qla2x00_async_event(vha, rsp, mb);
a8488abe 2755 break;
fafbda9f
AE
2756 case INTR_RSP_QUE_UPDATE:
2757 case INTR_RSP_QUE_UPDATE_83XX:
2afa19a9 2758 qla24xx_process_response_queue(vha, rsp);
a8488abe 2759 break;
fafbda9f 2760 case INTR_ATIO_QUE_UPDATE:
2d70c103
NB
2761 qlt_24xx_process_atio_queue(vha);
2762 break;
fafbda9f 2763 case INTR_ATIO_RSP_QUE_UPDATE:
2d70c103
NB
2764 qlt_24xx_process_atio_queue(vha);
2765 qla24xx_process_response_queue(vha, rsp);
2766 break;
a8488abe 2767 default:
7c3df132
SK
2768 ql_dbg(ql_dbg_async, vha, 0x5051,
2769 "Unrecognized interrupt type (%d).\n", stat & 0xff);
a8488abe
AV
2770 break;
2771 }
2772 WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
87f27015 2773 } while (0);
36439832 2774 qla2x00_handle_mbx_completion(ha, status);
0f19bc68 2775 spin_unlock_irqrestore(&ha->hardware_lock, flags);
a8488abe 2776
a8488abe
AV
2777 return IRQ_HANDLED;
2778}
2779
2780/* Interrupt handling helpers. */
2781
2782struct qla_init_msix_entry {
a8488abe 2783 const char *name;
476834c2 2784 irq_handler_t handler;
a8488abe
AV
2785};
2786
68ca949c 2787static struct qla_init_msix_entry msix_entries[3] = {
2afa19a9
AC
2788 { "qla2xxx (default)", qla24xx_msix_default },
2789 { "qla2xxx (rsp_q)", qla24xx_msix_rsp_q },
68ca949c 2790 { "qla2xxx (multiq)", qla25xx_msix_rsp_q },
a8488abe
AV
2791};
2792
a9083016
GM
2793static struct qla_init_msix_entry qla82xx_msix_entries[2] = {
2794 { "qla2xxx (default)", qla82xx_msix_default },
2795 { "qla2xxx (rsp_q)", qla82xx_msix_rsp_q },
2796};
2797
aa230bc5
AE
2798static struct qla_init_msix_entry qla83xx_msix_entries[3] = {
2799 { "qla2xxx (default)", qla24xx_msix_default },
2800 { "qla2xxx (rsp_q)", qla24xx_msix_rsp_q },
2801 { "qla2xxx (atio_q)", qla83xx_msix_atio_q },
2802};
2803
a8488abe 2804static void
e315cd28 2805qla24xx_disable_msix(struct qla_hw_data *ha)
a8488abe
AV
2806{
2807 int i;
2808 struct qla_msix_entry *qentry;
7c3df132 2809 scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
a8488abe 2810
73208dfd
AC
2811 for (i = 0; i < ha->msix_count; i++) {
2812 qentry = &ha->msix_entries[i];
a8488abe 2813 if (qentry->have_irq)
73208dfd 2814 free_irq(qentry->vector, qentry->rsp);
a8488abe
AV
2815 }
2816 pci_disable_msix(ha->pdev);
73208dfd
AC
2817 kfree(ha->msix_entries);
2818 ha->msix_entries = NULL;
2819 ha->flags.msix_enabled = 0;
7c3df132
SK
2820 ql_dbg(ql_dbg_init, vha, 0x0042,
2821 "Disabled the MSI.\n");
a8488abe
AV
2822}
2823
2824static int
73208dfd 2825qla24xx_enable_msix(struct qla_hw_data *ha, struct rsp_que *rsp)
a8488abe 2826{
ad038fa8 2827#define MIN_MSIX_COUNT 2
a8488abe 2828 int i, ret;
73208dfd 2829 struct msix_entry *entries;
a8488abe 2830 struct qla_msix_entry *qentry;
7c3df132 2831 scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
73208dfd
AC
2832
2833 entries = kzalloc(sizeof(struct msix_entry) * ha->msix_count,
a9083016 2834 GFP_KERNEL);
7c3df132
SK
2835 if (!entries) {
2836 ql_log(ql_log_warn, vha, 0x00bc,
2837 "Failed to allocate memory for msix_entry.\n");
73208dfd 2838 return -ENOMEM;
7c3df132 2839 }
a8488abe 2840
73208dfd
AC
2841 for (i = 0; i < ha->msix_count; i++)
2842 entries[i].entry = i;
a8488abe 2843
73208dfd 2844 ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
a8488abe 2845 if (ret) {
ad038fa8
LC
2846 if (ret < MIN_MSIX_COUNT)
2847 goto msix_failed;
2848
7c3df132
SK
2849 ql_log(ql_log_warn, vha, 0x00c6,
2850 "MSI-X: Failed to enable support "
2851 "-- %d/%d\n Retry with %d vectors.\n",
2852 ha->msix_count, ret, ret);
73208dfd
AC
2853 ha->msix_count = ret;
2854 ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
2855 if (ret) {
ad038fa8 2856msix_failed:
7c3df132
SK
2857 ql_log(ql_log_fatal, vha, 0x00c7,
2858 "MSI-X: Failed to enable support, "
2859 "giving up -- %d/%d.\n",
2860 ha->msix_count, ret);
73208dfd
AC
2861 goto msix_out;
2862 }
2afa19a9 2863 ha->max_rsp_queues = ha->msix_count - 1;
73208dfd
AC
2864 }
2865 ha->msix_entries = kzalloc(sizeof(struct qla_msix_entry) *
2866 ha->msix_count, GFP_KERNEL);
2867 if (!ha->msix_entries) {
7c3df132
SK
2868 ql_log(ql_log_fatal, vha, 0x00c8,
2869 "Failed to allocate memory for ha->msix_entries.\n");
73208dfd 2870 ret = -ENOMEM;
a8488abe
AV
2871 goto msix_out;
2872 }
2873 ha->flags.msix_enabled = 1;
2874
73208dfd
AC
2875 for (i = 0; i < ha->msix_count; i++) {
2876 qentry = &ha->msix_entries[i];
2877 qentry->vector = entries[i].vector;
2878 qentry->entry = entries[i].entry;
a8488abe 2879 qentry->have_irq = 0;
73208dfd 2880 qentry->rsp = NULL;
a8488abe
AV
2881 }
2882
2afa19a9 2883 /* Enable MSI-X vectors for the base queue */
aa230bc5 2884 for (i = 0; i < ha->msix_count; i++) {
2afa19a9 2885 qentry = &ha->msix_entries[i];
aa230bc5
AE
2886 if (QLA_TGT_MODE_ENABLED() && IS_ATIO_MSIX_CAPABLE(ha)) {
2887 ret = request_irq(qentry->vector,
2888 qla83xx_msix_entries[i].handler,
2889 0, qla83xx_msix_entries[i].name, rsp);
7ec0effd 2890 } else if (IS_P3P_TYPE(ha)) {
a9083016
GM
2891 ret = request_irq(qentry->vector,
2892 qla82xx_msix_entries[i].handler,
2893 0, qla82xx_msix_entries[i].name, rsp);
2894 } else {
2895 ret = request_irq(qentry->vector,
2896 msix_entries[i].handler,
2897 0, msix_entries[i].name, rsp);
2898 }
2afa19a9 2899 if (ret) {
7c3df132
SK
2900 ql_log(ql_log_fatal, vha, 0x00cb,
2901 "MSI-X: unable to register handler -- %x/%d.\n",
2902 qentry->vector, ret);
2afa19a9
AC
2903 qla24xx_disable_msix(ha);
2904 ha->mqenable = 0;
2905 goto msix_out;
2906 }
2907 qentry->have_irq = 1;
2908 qentry->rsp = rsp;
2909 rsp->msix = qentry;
73208dfd 2910 }
73208dfd
AC
2911
2912 /* Enable MSI-X vector for response queue update for queue 0 */
6246b8a1
GM
2913 if (IS_QLA83XX(ha)) {
2914 if (ha->msixbase && ha->mqiobase &&
2915 (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
2916 ha->mqenable = 1;
2917 } else
2918 if (ha->mqiobase
2919 && (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
2920 ha->mqenable = 1;
7c3df132
SK
2921 ql_dbg(ql_dbg_multiq, vha, 0xc005,
2922 "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
2923 ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
2924 ql_dbg(ql_dbg_init, vha, 0x0055,
2925 "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
2926 ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
73208dfd 2927
a8488abe 2928msix_out:
73208dfd 2929 kfree(entries);
a8488abe
AV
2930 return ret;
2931}
2932
2933int
73208dfd 2934qla2x00_request_irqs(struct qla_hw_data *ha, struct rsp_que *rsp)
a8488abe 2935{
7fa3e239 2936 int ret = QLA_FUNCTION_FAILED;
963b0fdd 2937 device_reg_t __iomem *reg = ha->iobase;
7c3df132 2938 scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
a8488abe
AV
2939
2940 /* If possible, enable MSI-X. */
6246b8a1 2941 if (!IS_QLA2432(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
8ae6d9c7 2942 !IS_CNA_CAPABLE(ha) && !IS_QLA2031(ha) && !IS_QLAFX00(ha))
6377a7ae
BH
2943 goto skip_msi;
2944
2945 if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
2946 (ha->pdev->subsystem_device == 0x7040 ||
2947 ha->pdev->subsystem_device == 0x7041 ||
2948 ha->pdev->subsystem_device == 0x1705)) {
7c3df132
SK
2949 ql_log(ql_log_warn, vha, 0x0034,
2950 "MSI-X: Unsupported ISP 2432 SSVID/SSDID (0x%X,0x%X).\n",
6377a7ae 2951 ha->pdev->subsystem_vendor,
7c3df132 2952 ha->pdev->subsystem_device);
6377a7ae
BH
2953 goto skip_msi;
2954 }
a8488abe 2955
42cd4f5d 2956 if (IS_QLA2432(ha) && (ha->pdev->revision < QLA_MSIX_CHIP_REV_24XX)) {
7c3df132
SK
2957 ql_log(ql_log_warn, vha, 0x0035,
2958 "MSI-X; Unsupported ISP2432 (0x%X, 0x%X).\n",
42cd4f5d 2959 ha->pdev->revision, QLA_MSIX_CHIP_REV_24XX);
a8488abe
AV
2960 goto skip_msix;
2961 }
2962
73208dfd 2963 ret = qla24xx_enable_msix(ha, rsp);
a8488abe 2964 if (!ret) {
7c3df132
SK
2965 ql_dbg(ql_dbg_init, vha, 0x0036,
2966 "MSI-X: Enabled (0x%X, 0x%X).\n",
2967 ha->chip_revision, ha->fw_attributes);
963b0fdd 2968 goto clear_risc_ints;
a8488abe 2969 }
7fa3e239 2970
a8488abe 2971skip_msix:
cbedb601 2972
7fa3e239
SC
2973 ql_log(ql_log_info, vha, 0x0037,
2974 "Falling back-to MSI mode -%d.\n", ret);
2975
3a03eb79 2976 if (!IS_QLA24XX(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
7ec0effd 2977 !IS_QLA8001(ha) && !IS_P3P_TYPE(ha) && !IS_QLAFX00(ha))
cbedb601
AV
2978 goto skip_msi;
2979
2980 ret = pci_enable_msi(ha->pdev);
2981 if (!ret) {
7c3df132
SK
2982 ql_dbg(ql_dbg_init, vha, 0x0038,
2983 "MSI: Enabled.\n");
cbedb601 2984 ha->flags.msi_enabled = 1;
a9083016 2985 } else
7c3df132 2986 ql_log(ql_log_warn, vha, 0x0039,
7fa3e239
SC
2987 "Falling back-to INTa mode -- %d.\n", ret);
2988skip_msi:
a033b655
GM
2989
2990 /* Skip INTx on ISP82xx. */
2991 if (!ha->flags.msi_enabled && IS_QLA82XX(ha))
2992 return QLA_FUNCTION_FAILED;
2993
fd34f556 2994 ret = request_irq(ha->pdev->irq, ha->isp_ops->intr_handler,
7992abfc
MH
2995 ha->flags.msi_enabled ? 0 : IRQF_SHARED,
2996 QLA2XXX_DRIVER_NAME, rsp);
963b0fdd 2997 if (ret) {
7c3df132 2998 ql_log(ql_log_warn, vha, 0x003a,
a8488abe
AV
2999 "Failed to reserve interrupt %d already in use.\n",
3000 ha->pdev->irq);
963b0fdd 3001 goto fail;
8ae6d9c7 3002 } else if (!ha->flags.msi_enabled) {
68d91cbd
SK
3003 ql_dbg(ql_dbg_init, vha, 0x0125,
3004 "INTa mode: Enabled.\n");
8ae6d9c7
GM
3005 ha->flags.mr_intr_valid = 1;
3006 }
7992abfc 3007
963b0fdd
AV
3008clear_risc_ints:
3009
c6952483 3010 spin_lock_irq(&ha->hardware_lock);
c1114953 3011 if (!IS_FWI2_CAPABLE(ha))
963b0fdd 3012 WRT_REG_WORD(&reg->isp.semaphore, 0);
c6952483 3013 spin_unlock_irq(&ha->hardware_lock);
a8488abe 3014
963b0fdd 3015fail:
a8488abe
AV
3016 return ret;
3017}
3018
3019void
e315cd28 3020qla2x00_free_irqs(scsi_qla_host_t *vha)
a8488abe 3021{
e315cd28 3022 struct qla_hw_data *ha = vha->hw;
9a347ff4
CD
3023 struct rsp_que *rsp;
3024
3025 /*
3026 * We need to check that ha->rsp_q_map is valid in case we are called
3027 * from a probe failure context.
3028 */
3029 if (!ha->rsp_q_map || !ha->rsp_q_map[0])
3030 return;
3031 rsp = ha->rsp_q_map[0];
a8488abe
AV
3032
3033 if (ha->flags.msix_enabled)
3034 qla24xx_disable_msix(ha);
90a86fc0 3035 else if (ha->flags.msi_enabled) {
e315cd28 3036 free_irq(ha->pdev->irq, rsp);
cbedb601 3037 pci_disable_msi(ha->pdev);
90a86fc0
JC
3038 } else
3039 free_irq(ha->pdev->irq, rsp);
a8488abe 3040}
e315cd28 3041
73208dfd
AC
3042
3043int qla25xx_request_irq(struct rsp_que *rsp)
3044{
3045 struct qla_hw_data *ha = rsp->hw;
2afa19a9 3046 struct qla_init_msix_entry *intr = &msix_entries[2];
73208dfd 3047 struct qla_msix_entry *msix = rsp->msix;
7c3df132 3048 scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
73208dfd
AC
3049 int ret;
3050
3051 ret = request_irq(msix->vector, intr->handler, 0, intr->name, rsp);
3052 if (ret) {
7c3df132
SK
3053 ql_log(ql_log_fatal, vha, 0x00e6,
3054 "MSI-X: Unable to register handler -- %x/%d.\n",
3055 msix->vector, ret);
73208dfd
AC
3056 return ret;
3057 }
3058 msix->have_irq = 1;
3059 msix->rsp = rsp;
3060 return ret;
3061}