]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
fa90c54f | 2 | * QLogic Fibre Channel HBA Driver |
bd21eaf9 | 3 | * Copyright (c) 2003-2014 QLogic Corporation |
1da177e4 | 4 | * |
fa90c54f | 5 | * See LICENSE.qla2xxx for copyright and licensing details. |
1da177e4 LT |
6 | */ |
7 | #include "qla_def.h" | |
2d70c103 | 8 | #include "qla_target.h" |
1da177e4 LT |
9 | |
10 | #include <linux/delay.h> | |
5a0e3ad6 | 11 | #include <linux/gfp.h> |
1da177e4 | 12 | |
1da177e4 LT |
13 | |
14 | /* | |
15 | * qla2x00_mailbox_command | |
16 | * Issue mailbox command and waits for completion. | |
17 | * | |
18 | * Input: | |
19 | * ha = adapter block pointer. | |
20 | * mcp = driver internal mbx struct pointer. | |
21 | * | |
22 | * Output: | |
23 | * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data. | |
24 | * | |
25 | * Returns: | |
26 | * 0 : QLA_SUCCESS = cmd performed success | |
27 | * 1 : QLA_FUNCTION_FAILED (error encountered) | |
28 | * 6 : QLA_FUNCTION_TIMEOUT (timeout condition encountered) | |
29 | * | |
30 | * Context: | |
31 | * Kernel context. | |
32 | */ | |
33 | static int | |
7b867cf7 | 34 | qla2x00_mailbox_command(scsi_qla_host_t *vha, mbx_cmd_t *mcp) |
1da177e4 | 35 | { |
d14e72fb | 36 | int rval, i; |
1da177e4 | 37 | unsigned long flags = 0; |
f73cb695 | 38 | device_reg_t *reg; |
1c7c6357 | 39 | uint8_t abort_active; |
2c3dfe3f | 40 | uint8_t io_lock_on; |
cdbb0a4f | 41 | uint16_t command = 0; |
1da177e4 LT |
42 | uint16_t *iptr; |
43 | uint16_t __iomem *optr; | |
44 | uint32_t cnt; | |
45 | uint32_t mboxes; | |
d14e72fb | 46 | uint16_t __iomem *mbx_reg; |
1da177e4 | 47 | unsigned long wait_time; |
7b867cf7 AC |
48 | struct qla_hw_data *ha = vha->hw; |
49 | scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev); | |
2c3dfe3f | 50 | |
d14e72fb | 51 | |
5e19ed90 | 52 | ql_dbg(ql_dbg_mbx, vha, 0x1000, "Entered %s.\n", __func__); |
7c3df132 SK |
53 | |
54 | if (ha->pdev->error_state > pci_channel_io_frozen) { | |
5e19ed90 | 55 | ql_log(ql_log_warn, vha, 0x1001, |
7c3df132 SK |
56 | "error_state is greater than pci_channel_io_frozen, " |
57 | "exiting.\n"); | |
b9b12f73 | 58 | return QLA_FUNCTION_TIMEOUT; |
7c3df132 | 59 | } |
b9b12f73 | 60 | |
a9083016 | 61 | if (vha->device_flags & DFLG_DEV_FAILED) { |
5e19ed90 | 62 | ql_log(ql_log_warn, vha, 0x1002, |
7c3df132 | 63 | "Device in failed state, exiting.\n"); |
a9083016 GM |
64 | return QLA_FUNCTION_TIMEOUT; |
65 | } | |
66 | ||
2c3dfe3f | 67 | reg = ha->iobase; |
7b867cf7 | 68 | io_lock_on = base_vha->flags.init_done; |
1da177e4 LT |
69 | |
70 | rval = QLA_SUCCESS; | |
7b867cf7 | 71 | abort_active = test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags); |
1c7c6357 | 72 | |
1da177e4 | 73 | |
85880801 | 74 | if (ha->flags.pci_channel_io_perm_failure) { |
5e19ed90 | 75 | ql_log(ql_log_warn, vha, 0x1003, |
7c3df132 | 76 | "Perm failure on EEH timeout MBX, exiting.\n"); |
85880801 AV |
77 | return QLA_FUNCTION_TIMEOUT; |
78 | } | |
79 | ||
7ec0effd | 80 | if (IS_P3P_TYPE(ha) && ha->flags.isp82xx_fw_hung) { |
862cd01e GM |
81 | /* Setting Link-Down error */ |
82 | mcp->mb[0] = MBS_LINK_DOWN_ERROR; | |
5e19ed90 | 83 | ql_log(ql_log_warn, vha, 0x1004, |
7c3df132 | 84 | "FW hung = %d.\n", ha->flags.isp82xx_fw_hung); |
1806fcd5 | 85 | return QLA_FUNCTION_TIMEOUT; |
862cd01e GM |
86 | } |
87 | ||
1da177e4 | 88 | /* |
1c7c6357 AV |
89 | * Wait for active mailbox commands to finish by waiting at most tov |
90 | * seconds. This is to serialize actual issuing of mailbox cmds during | |
91 | * non ISP abort time. | |
1da177e4 | 92 | */ |
8eca3f39 AV |
93 | if (!wait_for_completion_timeout(&ha->mbx_cmd_comp, mcp->tov * HZ)) { |
94 | /* Timeout occurred. Return error. */ | |
5e19ed90 | 95 | ql_log(ql_log_warn, vha, 0x1005, |
d8c0d546 CD |
96 | "Cmd access timeout, cmd=0x%x, Exiting.\n", |
97 | mcp->mb[0]); | |
8eca3f39 | 98 | return QLA_FUNCTION_TIMEOUT; |
1da177e4 LT |
99 | } |
100 | ||
101 | ha->flags.mbox_busy = 1; | |
102 | /* Save mailbox command for debug */ | |
103 | ha->mcp = mcp; | |
104 | ||
5e19ed90 | 105 | ql_dbg(ql_dbg_mbx, vha, 0x1006, |
7c3df132 | 106 | "Prepare to issue mbox cmd=0x%x.\n", mcp->mb[0]); |
1da177e4 LT |
107 | |
108 | spin_lock_irqsave(&ha->hardware_lock, flags); | |
109 | ||
110 | /* Load mailbox registers. */ | |
7ec0effd | 111 | if (IS_P3P_TYPE(ha)) |
a9083016 | 112 | optr = (uint16_t __iomem *)®->isp82.mailbox_in[0]; |
7ec0effd | 113 | else if (IS_FWI2_CAPABLE(ha) && !(IS_P3P_TYPE(ha))) |
1c7c6357 AV |
114 | optr = (uint16_t __iomem *)®->isp24.mailbox0; |
115 | else | |
116 | optr = (uint16_t __iomem *)MAILBOX_REG(ha, ®->isp, 0); | |
1da177e4 LT |
117 | |
118 | iptr = mcp->mb; | |
119 | command = mcp->mb[0]; | |
120 | mboxes = mcp->out_mb; | |
121 | ||
7b711623 | 122 | ql_dbg(ql_dbg_mbx, vha, 0x1111, |
0e31a2c8 | 123 | "Mailbox registers (OUT):\n"); |
1da177e4 LT |
124 | for (cnt = 0; cnt < ha->mbx_count; cnt++) { |
125 | if (IS_QLA2200(ha) && cnt == 8) | |
1c7c6357 AV |
126 | optr = |
127 | (uint16_t __iomem *)MAILBOX_REG(ha, ®->isp, 8); | |
0e31a2c8 JC |
128 | if (mboxes & BIT_0) { |
129 | ql_dbg(ql_dbg_mbx, vha, 0x1112, | |
130 | "mbox[%d]<-0x%04x\n", cnt, *iptr); | |
1da177e4 | 131 | WRT_REG_WORD(optr, *iptr); |
0e31a2c8 | 132 | } |
1da177e4 LT |
133 | |
134 | mboxes >>= 1; | |
135 | optr++; | |
136 | iptr++; | |
137 | } | |
138 | ||
5e19ed90 | 139 | ql_dbg(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1117, |
7c3df132 | 140 | "I/O Address = %p.\n", optr); |
1da177e4 LT |
141 | |
142 | /* Issue set host interrupt command to send cmd out. */ | |
143 | ha->flags.mbox_int = 0; | |
144 | clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags); | |
145 | ||
146 | /* Unlock mbx registers and wait for interrupt */ | |
5e19ed90 | 147 | ql_dbg(ql_dbg_mbx, vha, 0x100f, |
7c3df132 SK |
148 | "Going to unlock irq & waiting for interrupts. " |
149 | "jiffies=%lx.\n", jiffies); | |
1da177e4 LT |
150 | |
151 | /* Wait for mbx cmd completion until timeout */ | |
152 | ||
124f85e6 | 153 | if ((!abort_active && io_lock_on) || IS_NOPOLLING_TYPE(ha)) { |
1da177e4 LT |
154 | set_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags); |
155 | ||
7ec0effd | 156 | if (IS_P3P_TYPE(ha)) { |
a9083016 GM |
157 | if (RD_REG_DWORD(®->isp82.hint) & |
158 | HINT_MBX_INT_PENDING) { | |
159 | spin_unlock_irqrestore(&ha->hardware_lock, | |
160 | flags); | |
8937f2f1 | 161 | ha->flags.mbox_busy = 0; |
5e19ed90 | 162 | ql_dbg(ql_dbg_mbx, vha, 0x1010, |
7c3df132 | 163 | "Pending mailbox timeout, exiting.\n"); |
cdbb0a4f SV |
164 | rval = QLA_FUNCTION_TIMEOUT; |
165 | goto premature_exit; | |
a9083016 GM |
166 | } |
167 | WRT_REG_DWORD(®->isp82.hint, HINT_MBX_INT_PENDING); | |
168 | } else if (IS_FWI2_CAPABLE(ha)) | |
1c7c6357 AV |
169 | WRT_REG_DWORD(®->isp24.hccr, HCCRX_SET_HOST_INT); |
170 | else | |
171 | WRT_REG_WORD(®->isp.hccr, HCCR_SET_HOST_INT); | |
1da177e4 LT |
172 | spin_unlock_irqrestore(&ha->hardware_lock, flags); |
173 | ||
754d1243 GM |
174 | if (!wait_for_completion_timeout(&ha->mbx_intr_comp, |
175 | mcp->tov * HZ)) { | |
176 | ql_dbg(ql_dbg_mbx, vha, 0x117a, | |
177 | "cmd=%x Timeout.\n", command); | |
178 | spin_lock_irqsave(&ha->hardware_lock, flags); | |
179 | clear_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags); | |
180 | spin_unlock_irqrestore(&ha->hardware_lock, flags); | |
181 | } | |
1da177e4 | 182 | } else { |
5e19ed90 | 183 | ql_dbg(ql_dbg_mbx, vha, 0x1011, |
7c3df132 | 184 | "Cmd=%x Polling Mode.\n", command); |
1da177e4 | 185 | |
7ec0effd | 186 | if (IS_P3P_TYPE(ha)) { |
a9083016 GM |
187 | if (RD_REG_DWORD(®->isp82.hint) & |
188 | HINT_MBX_INT_PENDING) { | |
189 | spin_unlock_irqrestore(&ha->hardware_lock, | |
190 | flags); | |
8937f2f1 | 191 | ha->flags.mbox_busy = 0; |
5e19ed90 | 192 | ql_dbg(ql_dbg_mbx, vha, 0x1012, |
7c3df132 | 193 | "Pending mailbox timeout, exiting.\n"); |
cdbb0a4f SV |
194 | rval = QLA_FUNCTION_TIMEOUT; |
195 | goto premature_exit; | |
a9083016 GM |
196 | } |
197 | WRT_REG_DWORD(®->isp82.hint, HINT_MBX_INT_PENDING); | |
198 | } else if (IS_FWI2_CAPABLE(ha)) | |
1c7c6357 AV |
199 | WRT_REG_DWORD(®->isp24.hccr, HCCRX_SET_HOST_INT); |
200 | else | |
201 | WRT_REG_WORD(®->isp.hccr, HCCR_SET_HOST_INT); | |
1da177e4 | 202 | spin_unlock_irqrestore(&ha->hardware_lock, flags); |
1da177e4 LT |
203 | |
204 | wait_time = jiffies + mcp->tov * HZ; /* wait at most tov secs */ | |
205 | while (!ha->flags.mbox_int) { | |
206 | if (time_after(jiffies, wait_time)) | |
207 | break; | |
208 | ||
209 | /* Check for pending interrupts. */ | |
73208dfd | 210 | qla2x00_poll(ha->rsp_q_map[0]); |
1da177e4 | 211 | |
85880801 AV |
212 | if (!ha->flags.mbox_int && |
213 | !(IS_QLA2200(ha) && | |
214 | command == MBC_LOAD_RISC_RAM_EXTENDED)) | |
59989831 | 215 | msleep(10); |
1da177e4 | 216 | } /* while */ |
5e19ed90 | 217 | ql_dbg(ql_dbg_mbx, vha, 0x1013, |
7c3df132 SK |
218 | "Waited %d sec.\n", |
219 | (uint)((jiffies - (wait_time - (mcp->tov * HZ)))/HZ)); | |
1da177e4 LT |
220 | } |
221 | ||
1da177e4 LT |
222 | /* Check whether we timed out */ |
223 | if (ha->flags.mbox_int) { | |
224 | uint16_t *iptr2; | |
225 | ||
5e19ed90 | 226 | ql_dbg(ql_dbg_mbx, vha, 0x1014, |
7c3df132 | 227 | "Cmd=%x completed.\n", command); |
1da177e4 LT |
228 | |
229 | /* Got interrupt. Clear the flag. */ | |
230 | ha->flags.mbox_int = 0; | |
231 | clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags); | |
232 | ||
7ec0effd | 233 | if (IS_P3P_TYPE(ha) && ha->flags.isp82xx_fw_hung) { |
cdbb0a4f SV |
234 | ha->flags.mbox_busy = 0; |
235 | /* Setting Link-Down error */ | |
236 | mcp->mb[0] = MBS_LINK_DOWN_ERROR; | |
237 | ha->mcp = NULL; | |
238 | rval = QLA_FUNCTION_FAILED; | |
5e19ed90 | 239 | ql_log(ql_log_warn, vha, 0x1015, |
7c3df132 | 240 | "FW hung = %d.\n", ha->flags.isp82xx_fw_hung); |
cdbb0a4f SV |
241 | goto premature_exit; |
242 | } | |
243 | ||
354d6b21 | 244 | if (ha->mailbox_out[0] != MBS_COMMAND_COMPLETE) |
1da177e4 | 245 | rval = QLA_FUNCTION_FAILED; |
1da177e4 LT |
246 | |
247 | /* Load return mailbox registers. */ | |
248 | iptr2 = mcp->mb; | |
249 | iptr = (uint16_t *)&ha->mailbox_out[0]; | |
250 | mboxes = mcp->in_mb; | |
0e31a2c8 JC |
251 | |
252 | ql_dbg(ql_dbg_mbx, vha, 0x1113, | |
253 | "Mailbox registers (IN):\n"); | |
1da177e4 | 254 | for (cnt = 0; cnt < ha->mbx_count; cnt++) { |
0e31a2c8 | 255 | if (mboxes & BIT_0) { |
1da177e4 | 256 | *iptr2 = *iptr; |
0e31a2c8 JC |
257 | ql_dbg(ql_dbg_mbx, vha, 0x1114, |
258 | "mbox[%d]->0x%04x\n", cnt, *iptr2); | |
259 | } | |
1da177e4 LT |
260 | |
261 | mboxes >>= 1; | |
262 | iptr2++; | |
263 | iptr++; | |
264 | } | |
265 | } else { | |
266 | ||
1c7c6357 AV |
267 | uint16_t mb0; |
268 | uint32_t ictrl; | |
269 | ||
e428924c | 270 | if (IS_FWI2_CAPABLE(ha)) { |
1c7c6357 AV |
271 | mb0 = RD_REG_WORD(®->isp24.mailbox0); |
272 | ictrl = RD_REG_DWORD(®->isp24.ictrl); | |
273 | } else { | |
cca5335c | 274 | mb0 = RD_MAILBOX_REG(ha, ®->isp, 0); |
1c7c6357 AV |
275 | ictrl = RD_REG_WORD(®->isp.ictrl); |
276 | } | |
5e19ed90 | 277 | ql_dbg(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1119, |
5f28d2d7 SK |
278 | "MBX Command timeout for cmd %x, iocontrol=%x jiffies=%lx " |
279 | "mb[0]=0x%x\n", command, ictrl, jiffies, mb0); | |
5e19ed90 | 280 | ql_dump_regs(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1019); |
1da177e4 | 281 | |
f55bfc88 CD |
282 | /* |
283 | * Attempt to capture a firmware dump for further analysis | |
b8eb4136 CD |
284 | * of the current firmware state. We do not need to do this |
285 | * if we are intentionally generating a dump. | |
f55bfc88 | 286 | */ |
b8eb4136 CD |
287 | if (mcp->mb[0] != MBC_GEN_SYSTEM_ERROR) |
288 | ha->isp_ops->fw_dump(vha, 0); | |
f55bfc88 | 289 | |
1da177e4 LT |
290 | rval = QLA_FUNCTION_TIMEOUT; |
291 | } | |
292 | ||
1da177e4 LT |
293 | ha->flags.mbox_busy = 0; |
294 | ||
295 | /* Clean up */ | |
296 | ha->mcp = NULL; | |
297 | ||
124f85e6 | 298 | if ((abort_active || !io_lock_on) && !IS_NOPOLLING_TYPE(ha)) { |
5e19ed90 | 299 | ql_dbg(ql_dbg_mbx, vha, 0x101a, |
7c3df132 | 300 | "Checking for additional resp interrupt.\n"); |
1da177e4 LT |
301 | |
302 | /* polling mode for non isp_abort commands. */ | |
73208dfd | 303 | qla2x00_poll(ha->rsp_q_map[0]); |
1da177e4 LT |
304 | } |
305 | ||
1c7c6357 AV |
306 | if (rval == QLA_FUNCTION_TIMEOUT && |
307 | mcp->mb[0] != MBC_GEN_SYSTEM_ERROR) { | |
85880801 AV |
308 | if (!io_lock_on || (mcp->flags & IOCTL_CMD) || |
309 | ha->flags.eeh_busy) { | |
1da177e4 | 310 | /* not in dpc. schedule it for dpc to take over. */ |
5e19ed90 | 311 | ql_dbg(ql_dbg_mbx, vha, 0x101b, |
7c3df132 | 312 | "Timeout, schedule isp_abort_needed.\n"); |
cdbb0a4f SV |
313 | |
314 | if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) && | |
315 | !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) && | |
316 | !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) { | |
63154916 GM |
317 | if (IS_QLA82XX(ha)) { |
318 | ql_dbg(ql_dbg_mbx, vha, 0x112a, | |
319 | "disabling pause transmit on port " | |
320 | "0 & 1.\n"); | |
321 | qla82xx_wr_32(ha, | |
322 | QLA82XX_CRB_NIU + 0x98, | |
323 | CRB_NIU_XG_PAUSE_CTL_P0| | |
324 | CRB_NIU_XG_PAUSE_CTL_P1); | |
325 | } | |
7c3df132 | 326 | ql_log(ql_log_info, base_vha, 0x101c, |
24d9ee85 | 327 | "Mailbox cmd timeout occurred, cmd=0x%x, " |
d8c0d546 CD |
328 | "mb[0]=0x%x, eeh_busy=0x%x. Scheduling ISP " |
329 | "abort.\n", command, mcp->mb[0], | |
330 | ha->flags.eeh_busy); | |
cdbb0a4f SV |
331 | set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags); |
332 | qla2xxx_wake_dpc(vha); | |
333 | } | |
1da177e4 | 334 | } else if (!abort_active) { |
1da177e4 | 335 | /* call abort directly since we are in the DPC thread */ |
5e19ed90 | 336 | ql_dbg(ql_dbg_mbx, vha, 0x101d, |
7c3df132 | 337 | "Timeout, calling abort_isp.\n"); |
cdbb0a4f SV |
338 | |
339 | if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) && | |
340 | !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) && | |
341 | !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) { | |
63154916 GM |
342 | if (IS_QLA82XX(ha)) { |
343 | ql_dbg(ql_dbg_mbx, vha, 0x112b, | |
344 | "disabling pause transmit on port " | |
345 | "0 & 1.\n"); | |
346 | qla82xx_wr_32(ha, | |
347 | QLA82XX_CRB_NIU + 0x98, | |
348 | CRB_NIU_XG_PAUSE_CTL_P0| | |
349 | CRB_NIU_XG_PAUSE_CTL_P1); | |
350 | } | |
7c3df132 | 351 | ql_log(ql_log_info, base_vha, 0x101e, |
24d9ee85 | 352 | "Mailbox cmd timeout occurred, cmd=0x%x, " |
d8c0d546 CD |
353 | "mb[0]=0x%x. Scheduling ISP abort ", |
354 | command, mcp->mb[0]); | |
cdbb0a4f SV |
355 | set_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags); |
356 | clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags); | |
d3360960 GM |
357 | /* Allow next mbx cmd to come in. */ |
358 | complete(&ha->mbx_cmd_comp); | |
cdbb0a4f SV |
359 | if (ha->isp_ops->abort_isp(vha)) { |
360 | /* Failed. retry later. */ | |
361 | set_bit(ISP_ABORT_NEEDED, | |
362 | &vha->dpc_flags); | |
363 | } | |
364 | clear_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags); | |
5e19ed90 | 365 | ql_dbg(ql_dbg_mbx, vha, 0x101f, |
7c3df132 | 366 | "Finished abort_isp.\n"); |
d3360960 | 367 | goto mbx_done; |
1da177e4 | 368 | } |
1da177e4 LT |
369 | } |
370 | } | |
371 | ||
cdbb0a4f | 372 | premature_exit: |
1da177e4 | 373 | /* Allow next mbx cmd to come in. */ |
8eca3f39 | 374 | complete(&ha->mbx_cmd_comp); |
1da177e4 | 375 | |
d3360960 | 376 | mbx_done: |
1da177e4 | 377 | if (rval) { |
34c5801d | 378 | ql_dbg(ql_dbg_disc, base_vha, 0x1020, |
6246b8a1 GM |
379 | "**** Failed mbx[0]=%x, mb[1]=%x, mb[2]=%x, mb[3]=%x, cmd=%x ****.\n", |
380 | mcp->mb[0], mcp->mb[1], mcp->mb[2], mcp->mb[3], command); | |
d14e72fb HM |
381 | |
382 | ql_dbg(ql_dbg_disc, vha, 0x1115, | |
383 | "host status: 0x%x, flags:0x%lx, intr ctrl reg:0x%x, intr status:0x%x\n", | |
384 | RD_REG_DWORD(®->isp24.host_status), | |
385 | ha->fw_dump_cap_flags, | |
386 | RD_REG_DWORD(®->isp24.ictrl), | |
387 | RD_REG_DWORD(®->isp24.istatus)); | |
388 | ||
389 | mbx_reg = ®->isp24.mailbox0; | |
390 | for (i = 0; i < 6; i++) | |
391 | ql_dbg(ql_dbg_disc + ql_dbg_verbose, vha, 0x1116, | |
392 | "mbox[%d] 0x%04x\n", i, RD_REG_WORD(mbx_reg++)); | |
1da177e4 | 393 | } else { |
7c3df132 | 394 | ql_dbg(ql_dbg_mbx, base_vha, 0x1021, "Done %s.\n", __func__); |
1da177e4 LT |
395 | } |
396 | ||
1da177e4 LT |
397 | return rval; |
398 | } | |
399 | ||
1da177e4 | 400 | int |
7b867cf7 | 401 | qla2x00_load_ram(scsi_qla_host_t *vha, dma_addr_t req_dma, uint32_t risc_addr, |
590f98e5 | 402 | uint32_t risc_code_size) |
1da177e4 LT |
403 | { |
404 | int rval; | |
7b867cf7 | 405 | struct qla_hw_data *ha = vha->hw; |
1da177e4 LT |
406 | mbx_cmd_t mc; |
407 | mbx_cmd_t *mcp = &mc; | |
1da177e4 | 408 | |
5f28d2d7 SK |
409 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1022, |
410 | "Entered %s.\n", __func__); | |
1da177e4 | 411 | |
e428924c | 412 | if (MSW(risc_addr) || IS_FWI2_CAPABLE(ha)) { |
590f98e5 AV |
413 | mcp->mb[0] = MBC_LOAD_RISC_RAM_EXTENDED; |
414 | mcp->mb[8] = MSW(risc_addr); | |
415 | mcp->out_mb = MBX_8|MBX_0; | |
1da177e4 | 416 | } else { |
590f98e5 AV |
417 | mcp->mb[0] = MBC_LOAD_RISC_RAM; |
418 | mcp->out_mb = MBX_0; | |
1da177e4 | 419 | } |
1da177e4 LT |
420 | mcp->mb[1] = LSW(risc_addr); |
421 | mcp->mb[2] = MSW(req_dma); | |
422 | mcp->mb[3] = LSW(req_dma); | |
1da177e4 LT |
423 | mcp->mb[6] = MSW(MSD(req_dma)); |
424 | mcp->mb[7] = LSW(MSD(req_dma)); | |
590f98e5 | 425 | mcp->out_mb |= MBX_7|MBX_6|MBX_3|MBX_2|MBX_1; |
e428924c | 426 | if (IS_FWI2_CAPABLE(ha)) { |
1c7c6357 AV |
427 | mcp->mb[4] = MSW(risc_code_size); |
428 | mcp->mb[5] = LSW(risc_code_size); | |
429 | mcp->out_mb |= MBX_5|MBX_4; | |
430 | } else { | |
431 | mcp->mb[4] = LSW(risc_code_size); | |
432 | mcp->out_mb |= MBX_4; | |
433 | } | |
434 | ||
1da177e4 | 435 | mcp->in_mb = MBX_0; |
b93480e3 | 436 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 437 | mcp->flags = 0; |
7b867cf7 | 438 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 | 439 | |
1da177e4 | 440 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
441 | ql_dbg(ql_dbg_mbx, vha, 0x1023, |
442 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
1da177e4 | 443 | } else { |
5f28d2d7 SK |
444 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1024, |
445 | "Done %s.\n", __func__); | |
1da177e4 LT |
446 | } |
447 | ||
448 | return rval; | |
449 | } | |
450 | ||
cad454b1 | 451 | #define EXTENDED_BB_CREDITS BIT_0 |
1da177e4 LT |
452 | /* |
453 | * qla2x00_execute_fw | |
1c7c6357 | 454 | * Start adapter firmware. |
1da177e4 LT |
455 | * |
456 | * Input: | |
1c7c6357 AV |
457 | * ha = adapter block pointer. |
458 | * TARGET_QUEUE_LOCK must be released. | |
459 | * ADAPTER_STATE_LOCK must be released. | |
1da177e4 LT |
460 | * |
461 | * Returns: | |
1c7c6357 | 462 | * qla2x00 local function return status code. |
1da177e4 LT |
463 | * |
464 | * Context: | |
1c7c6357 | 465 | * Kernel context. |
1da177e4 LT |
466 | */ |
467 | int | |
7b867cf7 | 468 | qla2x00_execute_fw(scsi_qla_host_t *vha, uint32_t risc_addr) |
1da177e4 LT |
469 | { |
470 | int rval; | |
7b867cf7 | 471 | struct qla_hw_data *ha = vha->hw; |
1da177e4 LT |
472 | mbx_cmd_t mc; |
473 | mbx_cmd_t *mcp = &mc; | |
474 | ||
5f28d2d7 SK |
475 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1025, |
476 | "Entered %s.\n", __func__); | |
1da177e4 LT |
477 | |
478 | mcp->mb[0] = MBC_EXECUTE_FIRMWARE; | |
1c7c6357 AV |
479 | mcp->out_mb = MBX_0; |
480 | mcp->in_mb = MBX_0; | |
e428924c | 481 | if (IS_FWI2_CAPABLE(ha)) { |
1c7c6357 AV |
482 | mcp->mb[1] = MSW(risc_addr); |
483 | mcp->mb[2] = LSW(risc_addr); | |
484 | mcp->mb[3] = 0; | |
f73cb695 CD |
485 | if (IS_QLA25XX(ha) || IS_QLA81XX(ha) || IS_QLA83XX(ha) || |
486 | IS_QLA27XX(ha)) { | |
cad454b1 SV |
487 | struct nvram_81xx *nv = ha->nvram; |
488 | mcp->mb[4] = (nv->enhanced_features & | |
489 | EXTENDED_BB_CREDITS); | |
490 | } else | |
491 | mcp->mb[4] = 0; | |
b0d6cabd HM |
492 | |
493 | if (ha->flags.exlogins_enabled) | |
494 | mcp->mb[4] |= ENABLE_EXTENDED_LOGIN; | |
495 | ||
2f56a7f1 HM |
496 | if (ha->flags.exchoffld_enabled) |
497 | mcp->mb[4] |= ENABLE_EXCHANGE_OFFLD; | |
498 | ||
8b3253d1 | 499 | mcp->out_mb |= MBX_4|MBX_3|MBX_2|MBX_1; |
1c7c6357 AV |
500 | mcp->in_mb |= MBX_1; |
501 | } else { | |
502 | mcp->mb[1] = LSW(risc_addr); | |
503 | mcp->out_mb |= MBX_1; | |
504 | if (IS_QLA2322(ha) || IS_QLA6322(ha)) { | |
505 | mcp->mb[2] = 0; | |
506 | mcp->out_mb |= MBX_2; | |
507 | } | |
1da177e4 LT |
508 | } |
509 | ||
b93480e3 | 510 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 511 | mcp->flags = 0; |
7b867cf7 | 512 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 | 513 | |
1c7c6357 | 514 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
515 | ql_dbg(ql_dbg_mbx, vha, 0x1026, |
516 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
1c7c6357 | 517 | } else { |
e428924c | 518 | if (IS_FWI2_CAPABLE(ha)) { |
5f28d2d7 | 519 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1027, |
7c3df132 | 520 | "Done exchanges=%x.\n", mcp->mb[1]); |
1c7c6357 | 521 | } else { |
5f28d2d7 SK |
522 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1028, |
523 | "Done %s.\n", __func__); | |
1c7c6357 AV |
524 | } |
525 | } | |
1da177e4 LT |
526 | |
527 | return rval; | |
528 | } | |
529 | ||
b0d6cabd HM |
530 | /* |
531 | * qla_get_exlogin_status | |
532 | * Get extended login status | |
533 | * uses the memory offload control/status Mailbox | |
534 | * | |
535 | * Input: | |
536 | * ha: adapter state pointer. | |
537 | * fwopt: firmware options | |
538 | * | |
539 | * Returns: | |
540 | * qla2x00 local function status | |
541 | * | |
542 | * Context: | |
543 | * Kernel context. | |
544 | */ | |
545 | #define FETCH_XLOGINS_STAT 0x8 | |
546 | int | |
547 | qla_get_exlogin_status(scsi_qla_host_t *vha, uint16_t *buf_sz, | |
548 | uint16_t *ex_logins_cnt) | |
549 | { | |
550 | int rval; | |
551 | mbx_cmd_t mc; | |
552 | mbx_cmd_t *mcp = &mc; | |
553 | ||
554 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x118f, | |
555 | "Entered %s\n", __func__); | |
556 | ||
557 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
558 | mcp->mb[0] = MBC_GET_MEM_OFFLOAD_CNTRL_STAT; | |
559 | mcp->mb[1] = FETCH_XLOGINS_STAT; | |
560 | mcp->out_mb = MBX_1|MBX_0; | |
561 | mcp->in_mb = MBX_10|MBX_4|MBX_0; | |
562 | mcp->tov = MBX_TOV_SECONDS; | |
563 | mcp->flags = 0; | |
564 | ||
565 | rval = qla2x00_mailbox_command(vha, mcp); | |
566 | if (rval != QLA_SUCCESS) { | |
567 | ql_dbg(ql_dbg_mbx, vha, 0x1115, "Failed=%x.\n", rval); | |
568 | } else { | |
569 | *buf_sz = mcp->mb[4]; | |
570 | *ex_logins_cnt = mcp->mb[10]; | |
571 | ||
572 | ql_log(ql_log_info, vha, 0x1190, | |
573 | "buffer size 0x%x, exchange login count=%d\n", | |
574 | mcp->mb[4], mcp->mb[10]); | |
575 | ||
576 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1116, | |
577 | "Done %s.\n", __func__); | |
578 | } | |
579 | ||
580 | return rval; | |
581 | } | |
582 | ||
583 | /* | |
584 | * qla_set_exlogin_mem_cfg | |
585 | * set extended login memory configuration | |
586 | * Mbx needs to be issues before init_cb is set | |
587 | * | |
588 | * Input: | |
589 | * ha: adapter state pointer. | |
590 | * buffer: buffer pointer | |
591 | * phys_addr: physical address of buffer | |
592 | * size: size of buffer | |
593 | * TARGET_QUEUE_LOCK must be released | |
594 | * ADAPTER_STATE_LOCK must be release | |
595 | * | |
596 | * Returns: | |
597 | * qla2x00 local funxtion status code. | |
598 | * | |
599 | * Context: | |
600 | * Kernel context. | |
601 | */ | |
602 | #define CONFIG_XLOGINS_MEM 0x3 | |
603 | int | |
604 | qla_set_exlogin_mem_cfg(scsi_qla_host_t *vha, dma_addr_t phys_addr) | |
605 | { | |
606 | int rval; | |
607 | mbx_cmd_t mc; | |
608 | mbx_cmd_t *mcp = &mc; | |
609 | struct qla_hw_data *ha = vha->hw; | |
610 | int configured_count; | |
611 | ||
612 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x111a, | |
613 | "Entered %s.\n", __func__); | |
614 | ||
615 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
616 | mcp->mb[0] = MBC_GET_MEM_OFFLOAD_CNTRL_STAT; | |
617 | mcp->mb[1] = CONFIG_XLOGINS_MEM; | |
618 | mcp->mb[2] = MSW(phys_addr); | |
619 | mcp->mb[3] = LSW(phys_addr); | |
620 | mcp->mb[6] = MSW(MSD(phys_addr)); | |
621 | mcp->mb[7] = LSW(MSD(phys_addr)); | |
622 | mcp->mb[8] = MSW(ha->exlogin_size); | |
623 | mcp->mb[9] = LSW(ha->exlogin_size); | |
624 | mcp->out_mb = MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
625 | mcp->in_mb = MBX_11|MBX_0; | |
626 | mcp->tov = MBX_TOV_SECONDS; | |
627 | mcp->flags = 0; | |
628 | rval = qla2x00_mailbox_command(vha, mcp); | |
629 | if (rval != QLA_SUCCESS) { | |
630 | /*EMPTY*/ | |
631 | ql_dbg(ql_dbg_mbx, vha, 0x111b, "Failed=%x.\n", rval); | |
632 | } else { | |
633 | configured_count = mcp->mb[11]; | |
634 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x118c, | |
635 | "Done %s.\n", __func__); | |
636 | } | |
637 | ||
638 | return rval; | |
639 | } | |
640 | ||
2f56a7f1 HM |
641 | /* |
642 | * qla_get_exchoffld_status | |
643 | * Get exchange offload status | |
644 | * uses the memory offload control/status Mailbox | |
645 | * | |
646 | * Input: | |
647 | * ha: adapter state pointer. | |
648 | * fwopt: firmware options | |
649 | * | |
650 | * Returns: | |
651 | * qla2x00 local function status | |
652 | * | |
653 | * Context: | |
654 | * Kernel context. | |
655 | */ | |
656 | #define FETCH_XCHOFFLD_STAT 0x2 | |
657 | int | |
658 | qla_get_exchoffld_status(scsi_qla_host_t *vha, uint16_t *buf_sz, | |
659 | uint16_t *ex_logins_cnt) | |
660 | { | |
661 | int rval; | |
662 | mbx_cmd_t mc; | |
663 | mbx_cmd_t *mcp = &mc; | |
664 | ||
665 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1019, | |
666 | "Entered %s\n", __func__); | |
667 | ||
668 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
669 | mcp->mb[0] = MBC_GET_MEM_OFFLOAD_CNTRL_STAT; | |
670 | mcp->mb[1] = FETCH_XCHOFFLD_STAT; | |
671 | mcp->out_mb = MBX_1|MBX_0; | |
672 | mcp->in_mb = MBX_10|MBX_4|MBX_0; | |
673 | mcp->tov = MBX_TOV_SECONDS; | |
674 | mcp->flags = 0; | |
675 | ||
676 | rval = qla2x00_mailbox_command(vha, mcp); | |
677 | if (rval != QLA_SUCCESS) { | |
678 | ql_dbg(ql_dbg_mbx, vha, 0x1155, "Failed=%x.\n", rval); | |
679 | } else { | |
680 | *buf_sz = mcp->mb[4]; | |
681 | *ex_logins_cnt = mcp->mb[10]; | |
682 | ||
683 | ql_log(ql_log_info, vha, 0x118e, | |
684 | "buffer size 0x%x, exchange offload count=%d\n", | |
685 | mcp->mb[4], mcp->mb[10]); | |
686 | ||
687 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1156, | |
688 | "Done %s.\n", __func__); | |
689 | } | |
690 | ||
691 | return rval; | |
692 | } | |
693 | ||
694 | /* | |
695 | * qla_set_exchoffld_mem_cfg | |
696 | * Set exchange offload memory configuration | |
697 | * Mbx needs to be issues before init_cb is set | |
698 | * | |
699 | * Input: | |
700 | * ha: adapter state pointer. | |
701 | * buffer: buffer pointer | |
702 | * phys_addr: physical address of buffer | |
703 | * size: size of buffer | |
704 | * TARGET_QUEUE_LOCK must be released | |
705 | * ADAPTER_STATE_LOCK must be release | |
706 | * | |
707 | * Returns: | |
708 | * qla2x00 local funxtion status code. | |
709 | * | |
710 | * Context: | |
711 | * Kernel context. | |
712 | */ | |
713 | #define CONFIG_XCHOFFLD_MEM 0x3 | |
714 | int | |
715 | qla_set_exchoffld_mem_cfg(scsi_qla_host_t *vha, dma_addr_t phys_addr) | |
716 | { | |
717 | int rval; | |
718 | mbx_cmd_t mc; | |
719 | mbx_cmd_t *mcp = &mc; | |
720 | struct qla_hw_data *ha = vha->hw; | |
721 | ||
722 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1157, | |
723 | "Entered %s.\n", __func__); | |
724 | ||
725 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
726 | mcp->mb[0] = MBC_GET_MEM_OFFLOAD_CNTRL_STAT; | |
727 | mcp->mb[1] = CONFIG_XCHOFFLD_MEM; | |
728 | mcp->mb[2] = MSW(phys_addr); | |
729 | mcp->mb[3] = LSW(phys_addr); | |
730 | mcp->mb[6] = MSW(MSD(phys_addr)); | |
731 | mcp->mb[7] = LSW(MSD(phys_addr)); | |
732 | mcp->mb[8] = MSW(ha->exlogin_size); | |
733 | mcp->mb[9] = LSW(ha->exlogin_size); | |
734 | mcp->out_mb = MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
735 | mcp->in_mb = MBX_11|MBX_0; | |
736 | mcp->tov = MBX_TOV_SECONDS; | |
737 | mcp->flags = 0; | |
738 | rval = qla2x00_mailbox_command(vha, mcp); | |
739 | if (rval != QLA_SUCCESS) { | |
740 | /*EMPTY*/ | |
741 | ql_dbg(ql_dbg_mbx, vha, 0x1158, "Failed=%x.\n", rval); | |
742 | } else { | |
743 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1192, | |
744 | "Done %s.\n", __func__); | |
745 | } | |
746 | ||
747 | return rval; | |
748 | } | |
749 | ||
1da177e4 LT |
750 | /* |
751 | * qla2x00_get_fw_version | |
752 | * Get firmware version. | |
753 | * | |
754 | * Input: | |
755 | * ha: adapter state pointer. | |
756 | * major: pointer for major number. | |
757 | * minor: pointer for minor number. | |
758 | * subminor: pointer for subminor number. | |
759 | * | |
760 | * Returns: | |
761 | * qla2x00 local function return status code. | |
762 | * | |
763 | * Context: | |
764 | * Kernel context. | |
765 | */ | |
ca9e9c3e | 766 | int |
6246b8a1 | 767 | qla2x00_get_fw_version(scsi_qla_host_t *vha) |
1da177e4 LT |
768 | { |
769 | int rval; | |
770 | mbx_cmd_t mc; | |
771 | mbx_cmd_t *mcp = &mc; | |
6246b8a1 | 772 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 773 | |
5f28d2d7 SK |
774 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1029, |
775 | "Entered %s.\n", __func__); | |
1da177e4 LT |
776 | |
777 | mcp->mb[0] = MBC_GET_FIRMWARE_VERSION; | |
778 | mcp->out_mb = MBX_0; | |
779 | mcp->in_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
7ec0effd | 780 | if (IS_QLA81XX(vha->hw) || IS_QLA8031(ha) || IS_QLA8044(ha)) |
55a96158 | 781 | mcp->in_mb |= MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8; |
fb0effee | 782 | if (IS_FWI2_CAPABLE(ha)) |
6246b8a1 | 783 | mcp->in_mb |= MBX_17|MBX_16|MBX_15; |
f73cb695 | 784 | if (IS_QLA27XX(ha)) |
03aa868c SC |
785 | mcp->in_mb |= MBX_23 | MBX_22 | MBX_21 | MBX_20 | MBX_19 | |
786 | MBX_18 | MBX_14 | MBX_13 | MBX_11 | MBX_10 | MBX_9 | MBX_8; | |
787 | ||
1da177e4 | 788 | mcp->flags = 0; |
b93480e3 | 789 | mcp->tov = MBX_TOV_SECONDS; |
7b867cf7 | 790 | rval = qla2x00_mailbox_command(vha, mcp); |
ca9e9c3e AV |
791 | if (rval != QLA_SUCCESS) |
792 | goto failed; | |
1da177e4 LT |
793 | |
794 | /* Return mailbox data. */ | |
6246b8a1 GM |
795 | ha->fw_major_version = mcp->mb[1]; |
796 | ha->fw_minor_version = mcp->mb[2]; | |
797 | ha->fw_subminor_version = mcp->mb[3]; | |
798 | ha->fw_attributes = mcp->mb[6]; | |
7b867cf7 | 799 | if (IS_QLA2100(vha->hw) || IS_QLA2200(vha->hw)) |
6246b8a1 | 800 | ha->fw_memory_size = 0x1FFFF; /* Defaults to 128KB. */ |
1da177e4 | 801 | else |
6246b8a1 | 802 | ha->fw_memory_size = (mcp->mb[5] << 16) | mcp->mb[4]; |
03aa868c | 803 | |
7ec0effd | 804 | if (IS_QLA81XX(vha->hw) || IS_QLA8031(vha->hw) || IS_QLA8044(ha)) { |
6246b8a1 GM |
805 | ha->mpi_version[0] = mcp->mb[10] & 0xff; |
806 | ha->mpi_version[1] = mcp->mb[11] >> 8; | |
807 | ha->mpi_version[2] = mcp->mb[11] & 0xff; | |
808 | ha->mpi_capabilities = (mcp->mb[12] << 16) | mcp->mb[13]; | |
809 | ha->phy_version[0] = mcp->mb[8] & 0xff; | |
810 | ha->phy_version[1] = mcp->mb[9] >> 8; | |
811 | ha->phy_version[2] = mcp->mb[9] & 0xff; | |
812 | } | |
03aa868c | 813 | |
81178772 SK |
814 | if (IS_FWI2_CAPABLE(ha)) { |
815 | ha->fw_attributes_h = mcp->mb[15]; | |
816 | ha->fw_attributes_ext[0] = mcp->mb[16]; | |
817 | ha->fw_attributes_ext[1] = mcp->mb[17]; | |
818 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1139, | |
819 | "%s: FW_attributes Upper: 0x%x, Lower: 0x%x.\n", | |
820 | __func__, mcp->mb[15], mcp->mb[6]); | |
821 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x112f, | |
822 | "%s: Ext_FwAttributes Upper: 0x%x, Lower: 0x%x.\n", | |
823 | __func__, mcp->mb[17], mcp->mb[16]); | |
2f56a7f1 | 824 | |
b0d6cabd HM |
825 | if (ha->fw_attributes_h & 0x4) |
826 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x118d, | |
827 | "%s: Firmware supports Extended Login 0x%x\n", | |
828 | __func__, ha->fw_attributes_h); | |
2f56a7f1 HM |
829 | |
830 | if (ha->fw_attributes_h & 0x8) | |
831 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1191, | |
832 | "%s: Firmware supports Exchange Offload 0x%x\n", | |
833 | __func__, ha->fw_attributes_h); | |
3a03eb79 | 834 | } |
03aa868c | 835 | |
f73cb695 | 836 | if (IS_QLA27XX(ha)) { |
03aa868c SC |
837 | ha->mpi_version[0] = mcp->mb[10] & 0xff; |
838 | ha->mpi_version[1] = mcp->mb[11] >> 8; | |
839 | ha->mpi_version[2] = mcp->mb[11] & 0xff; | |
840 | ha->pep_version[0] = mcp->mb[13] & 0xff; | |
841 | ha->pep_version[1] = mcp->mb[14] >> 8; | |
842 | ha->pep_version[2] = mcp->mb[14] & 0xff; | |
f73cb695 CD |
843 | ha->fw_shared_ram_start = (mcp->mb[19] << 16) | mcp->mb[18]; |
844 | ha->fw_shared_ram_end = (mcp->mb[21] << 16) | mcp->mb[20]; | |
845 | } | |
6246b8a1 | 846 | |
ca9e9c3e | 847 | failed: |
1da177e4 LT |
848 | if (rval != QLA_SUCCESS) { |
849 | /*EMPTY*/ | |
7c3df132 | 850 | ql_dbg(ql_dbg_mbx, vha, 0x102a, "Failed=%x.\n", rval); |
1da177e4 LT |
851 | } else { |
852 | /*EMPTY*/ | |
5f28d2d7 SK |
853 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x102b, |
854 | "Done %s.\n", __func__); | |
1da177e4 | 855 | } |
ca9e9c3e | 856 | return rval; |
1da177e4 LT |
857 | } |
858 | ||
859 | /* | |
860 | * qla2x00_get_fw_options | |
861 | * Set firmware options. | |
862 | * | |
863 | * Input: | |
864 | * ha = adapter block pointer. | |
865 | * fwopt = pointer for firmware options. | |
866 | * | |
867 | * Returns: | |
868 | * qla2x00 local function return status code. | |
869 | * | |
870 | * Context: | |
871 | * Kernel context. | |
872 | */ | |
873 | int | |
7b867cf7 | 874 | qla2x00_get_fw_options(scsi_qla_host_t *vha, uint16_t *fwopts) |
1da177e4 LT |
875 | { |
876 | int rval; | |
877 | mbx_cmd_t mc; | |
878 | mbx_cmd_t *mcp = &mc; | |
879 | ||
5f28d2d7 SK |
880 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x102c, |
881 | "Entered %s.\n", __func__); | |
1da177e4 LT |
882 | |
883 | mcp->mb[0] = MBC_GET_FIRMWARE_OPTION; | |
884 | mcp->out_mb = MBX_0; | |
885 | mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
b93480e3 | 886 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 887 | mcp->flags = 0; |
7b867cf7 | 888 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
889 | |
890 | if (rval != QLA_SUCCESS) { | |
891 | /*EMPTY*/ | |
7c3df132 | 892 | ql_dbg(ql_dbg_mbx, vha, 0x102d, "Failed=%x.\n", rval); |
1da177e4 | 893 | } else { |
1c7c6357 | 894 | fwopts[0] = mcp->mb[0]; |
1da177e4 LT |
895 | fwopts[1] = mcp->mb[1]; |
896 | fwopts[2] = mcp->mb[2]; | |
897 | fwopts[3] = mcp->mb[3]; | |
898 | ||
5f28d2d7 SK |
899 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x102e, |
900 | "Done %s.\n", __func__); | |
1da177e4 LT |
901 | } |
902 | ||
903 | return rval; | |
904 | } | |
905 | ||
906 | ||
907 | /* | |
908 | * qla2x00_set_fw_options | |
909 | * Set firmware options. | |
910 | * | |
911 | * Input: | |
912 | * ha = adapter block pointer. | |
913 | * fwopt = pointer for firmware options. | |
914 | * | |
915 | * Returns: | |
916 | * qla2x00 local function return status code. | |
917 | * | |
918 | * Context: | |
919 | * Kernel context. | |
920 | */ | |
921 | int | |
7b867cf7 | 922 | qla2x00_set_fw_options(scsi_qla_host_t *vha, uint16_t *fwopts) |
1da177e4 LT |
923 | { |
924 | int rval; | |
925 | mbx_cmd_t mc; | |
926 | mbx_cmd_t *mcp = &mc; | |
927 | ||
5f28d2d7 SK |
928 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x102f, |
929 | "Entered %s.\n", __func__); | |
1da177e4 LT |
930 | |
931 | mcp->mb[0] = MBC_SET_FIRMWARE_OPTION; | |
932 | mcp->mb[1] = fwopts[1]; | |
933 | mcp->mb[2] = fwopts[2]; | |
934 | mcp->mb[3] = fwopts[3]; | |
1c7c6357 | 935 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; |
1da177e4 | 936 | mcp->in_mb = MBX_0; |
7b867cf7 | 937 | if (IS_FWI2_CAPABLE(vha->hw)) { |
1c7c6357 AV |
938 | mcp->in_mb |= MBX_1; |
939 | } else { | |
940 | mcp->mb[10] = fwopts[10]; | |
941 | mcp->mb[11] = fwopts[11]; | |
942 | mcp->mb[12] = 0; /* Undocumented, but used */ | |
943 | mcp->out_mb |= MBX_12|MBX_11|MBX_10; | |
944 | } | |
b93480e3 | 945 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 946 | mcp->flags = 0; |
7b867cf7 | 947 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 | 948 | |
1c7c6357 AV |
949 | fwopts[0] = mcp->mb[0]; |
950 | ||
1da177e4 LT |
951 | if (rval != QLA_SUCCESS) { |
952 | /*EMPTY*/ | |
7c3df132 SK |
953 | ql_dbg(ql_dbg_mbx, vha, 0x1030, |
954 | "Failed=%x (%x/%x).\n", rval, mcp->mb[0], mcp->mb[1]); | |
1da177e4 LT |
955 | } else { |
956 | /*EMPTY*/ | |
5f28d2d7 SK |
957 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1031, |
958 | "Done %s.\n", __func__); | |
1da177e4 LT |
959 | } |
960 | ||
961 | return rval; | |
962 | } | |
963 | ||
964 | /* | |
965 | * qla2x00_mbx_reg_test | |
966 | * Mailbox register wrap test. | |
967 | * | |
968 | * Input: | |
969 | * ha = adapter block pointer. | |
970 | * TARGET_QUEUE_LOCK must be released. | |
971 | * ADAPTER_STATE_LOCK must be released. | |
972 | * | |
973 | * Returns: | |
974 | * qla2x00 local function return status code. | |
975 | * | |
976 | * Context: | |
977 | * Kernel context. | |
978 | */ | |
979 | int | |
7b867cf7 | 980 | qla2x00_mbx_reg_test(scsi_qla_host_t *vha) |
1da177e4 LT |
981 | { |
982 | int rval; | |
983 | mbx_cmd_t mc; | |
984 | mbx_cmd_t *mcp = &mc; | |
985 | ||
5f28d2d7 SK |
986 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1032, |
987 | "Entered %s.\n", __func__); | |
1da177e4 LT |
988 | |
989 | mcp->mb[0] = MBC_MAILBOX_REGISTER_TEST; | |
990 | mcp->mb[1] = 0xAAAA; | |
991 | mcp->mb[2] = 0x5555; | |
992 | mcp->mb[3] = 0xAA55; | |
993 | mcp->mb[4] = 0x55AA; | |
994 | mcp->mb[5] = 0xA5A5; | |
995 | mcp->mb[6] = 0x5A5A; | |
996 | mcp->mb[7] = 0x2525; | |
997 | mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
998 | mcp->in_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
b93480e3 | 999 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1000 | mcp->flags = 0; |
7b867cf7 | 1001 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1002 | |
1003 | if (rval == QLA_SUCCESS) { | |
1004 | if (mcp->mb[1] != 0xAAAA || mcp->mb[2] != 0x5555 || | |
1005 | mcp->mb[3] != 0xAA55 || mcp->mb[4] != 0x55AA) | |
1006 | rval = QLA_FUNCTION_FAILED; | |
1007 | if (mcp->mb[5] != 0xA5A5 || mcp->mb[6] != 0x5A5A || | |
1008 | mcp->mb[7] != 0x2525) | |
1009 | rval = QLA_FUNCTION_FAILED; | |
1010 | } | |
1011 | ||
1012 | if (rval != QLA_SUCCESS) { | |
1013 | /*EMPTY*/ | |
7c3df132 | 1014 | ql_dbg(ql_dbg_mbx, vha, 0x1033, "Failed=%x.\n", rval); |
1da177e4 LT |
1015 | } else { |
1016 | /*EMPTY*/ | |
5f28d2d7 SK |
1017 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1034, |
1018 | "Done %s.\n", __func__); | |
1da177e4 LT |
1019 | } |
1020 | ||
1021 | return rval; | |
1022 | } | |
1023 | ||
1024 | /* | |
1025 | * qla2x00_verify_checksum | |
1026 | * Verify firmware checksum. | |
1027 | * | |
1028 | * Input: | |
1029 | * ha = adapter block pointer. | |
1030 | * TARGET_QUEUE_LOCK must be released. | |
1031 | * ADAPTER_STATE_LOCK must be released. | |
1032 | * | |
1033 | * Returns: | |
1034 | * qla2x00 local function return status code. | |
1035 | * | |
1036 | * Context: | |
1037 | * Kernel context. | |
1038 | */ | |
1039 | int | |
7b867cf7 | 1040 | qla2x00_verify_checksum(scsi_qla_host_t *vha, uint32_t risc_addr) |
1da177e4 LT |
1041 | { |
1042 | int rval; | |
1043 | mbx_cmd_t mc; | |
1044 | mbx_cmd_t *mcp = &mc; | |
1045 | ||
5f28d2d7 SK |
1046 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1035, |
1047 | "Entered %s.\n", __func__); | |
1da177e4 LT |
1048 | |
1049 | mcp->mb[0] = MBC_VERIFY_CHECKSUM; | |
1c7c6357 AV |
1050 | mcp->out_mb = MBX_0; |
1051 | mcp->in_mb = MBX_0; | |
7b867cf7 | 1052 | if (IS_FWI2_CAPABLE(vha->hw)) { |
1c7c6357 AV |
1053 | mcp->mb[1] = MSW(risc_addr); |
1054 | mcp->mb[2] = LSW(risc_addr); | |
1055 | mcp->out_mb |= MBX_2|MBX_1; | |
1056 | mcp->in_mb |= MBX_2|MBX_1; | |
1057 | } else { | |
1058 | mcp->mb[1] = LSW(risc_addr); | |
1059 | mcp->out_mb |= MBX_1; | |
1060 | mcp->in_mb |= MBX_1; | |
1061 | } | |
1062 | ||
b93480e3 | 1063 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1064 | mcp->flags = 0; |
7b867cf7 | 1065 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1066 | |
1067 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
1068 | ql_dbg(ql_dbg_mbx, vha, 0x1036, |
1069 | "Failed=%x chm sum=%x.\n", rval, IS_FWI2_CAPABLE(vha->hw) ? | |
1070 | (mcp->mb[2] << 16) | mcp->mb[1] : mcp->mb[1]); | |
1da177e4 | 1071 | } else { |
5f28d2d7 SK |
1072 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1037, |
1073 | "Done %s.\n", __func__); | |
1da177e4 LT |
1074 | } |
1075 | ||
1076 | return rval; | |
1077 | } | |
1078 | ||
1079 | /* | |
1080 | * qla2x00_issue_iocb | |
1081 | * Issue IOCB using mailbox command | |
1082 | * | |
1083 | * Input: | |
1084 | * ha = adapter state pointer. | |
1085 | * buffer = buffer pointer. | |
1086 | * phys_addr = physical address of buffer. | |
1087 | * size = size of buffer. | |
1088 | * TARGET_QUEUE_LOCK must be released. | |
1089 | * ADAPTER_STATE_LOCK must be released. | |
1090 | * | |
1091 | * Returns: | |
1092 | * qla2x00 local function return status code. | |
1093 | * | |
1094 | * Context: | |
1095 | * Kernel context. | |
1096 | */ | |
6e98016c | 1097 | int |
7b867cf7 | 1098 | qla2x00_issue_iocb_timeout(scsi_qla_host_t *vha, void *buffer, |
4d4df193 | 1099 | dma_addr_t phys_addr, size_t size, uint32_t tov) |
1da177e4 LT |
1100 | { |
1101 | int rval; | |
1102 | mbx_cmd_t mc; | |
1103 | mbx_cmd_t *mcp = &mc; | |
1104 | ||
5f28d2d7 SK |
1105 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1038, |
1106 | "Entered %s.\n", __func__); | |
7c3df132 | 1107 | |
1da177e4 LT |
1108 | mcp->mb[0] = MBC_IOCB_COMMAND_A64; |
1109 | mcp->mb[1] = 0; | |
1110 | mcp->mb[2] = MSW(phys_addr); | |
1111 | mcp->mb[3] = LSW(phys_addr); | |
1112 | mcp->mb[6] = MSW(MSD(phys_addr)); | |
1113 | mcp->mb[7] = LSW(MSD(phys_addr)); | |
1114 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
1115 | mcp->in_mb = MBX_2|MBX_0; | |
4d4df193 | 1116 | mcp->tov = tov; |
1da177e4 | 1117 | mcp->flags = 0; |
7b867cf7 | 1118 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1119 | |
1120 | if (rval != QLA_SUCCESS) { | |
1121 | /*EMPTY*/ | |
7c3df132 | 1122 | ql_dbg(ql_dbg_mbx, vha, 0x1039, "Failed=%x.\n", rval); |
1da177e4 | 1123 | } else { |
8c958a99 AV |
1124 | sts_entry_t *sts_entry = (sts_entry_t *) buffer; |
1125 | ||
1126 | /* Mask reserved bits. */ | |
1127 | sts_entry->entry_status &= | |
7b867cf7 | 1128 | IS_FWI2_CAPABLE(vha->hw) ? RF_MASK_24XX : RF_MASK; |
5f28d2d7 SK |
1129 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x103a, |
1130 | "Done %s.\n", __func__); | |
1da177e4 LT |
1131 | } |
1132 | ||
1133 | return rval; | |
1134 | } | |
1135 | ||
4d4df193 | 1136 | int |
7b867cf7 | 1137 | qla2x00_issue_iocb(scsi_qla_host_t *vha, void *buffer, dma_addr_t phys_addr, |
4d4df193 HK |
1138 | size_t size) |
1139 | { | |
7b867cf7 | 1140 | return qla2x00_issue_iocb_timeout(vha, buffer, phys_addr, size, |
4d4df193 HK |
1141 | MBX_TOV_SECONDS); |
1142 | } | |
1143 | ||
1da177e4 LT |
1144 | /* |
1145 | * qla2x00_abort_command | |
1146 | * Abort command aborts a specified IOCB. | |
1147 | * | |
1148 | * Input: | |
1149 | * ha = adapter block pointer. | |
1150 | * sp = SB structure pointer. | |
1151 | * | |
1152 | * Returns: | |
1153 | * qla2x00 local function return status code. | |
1154 | * | |
1155 | * Context: | |
1156 | * Kernel context. | |
1157 | */ | |
1158 | int | |
2afa19a9 | 1159 | qla2x00_abort_command(srb_t *sp) |
1da177e4 LT |
1160 | { |
1161 | unsigned long flags = 0; | |
1da177e4 | 1162 | int rval; |
73208dfd | 1163 | uint32_t handle = 0; |
1da177e4 LT |
1164 | mbx_cmd_t mc; |
1165 | mbx_cmd_t *mcp = &mc; | |
2afa19a9 AC |
1166 | fc_port_t *fcport = sp->fcport; |
1167 | scsi_qla_host_t *vha = fcport->vha; | |
7b867cf7 | 1168 | struct qla_hw_data *ha = vha->hw; |
2afa19a9 | 1169 | struct req_que *req = vha->req; |
9ba56b95 | 1170 | struct scsi_cmnd *cmd = GET_CMD_SP(sp); |
1da177e4 | 1171 | |
5f28d2d7 SK |
1172 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x103b, |
1173 | "Entered %s.\n", __func__); | |
1da177e4 | 1174 | |
c9c5ced9 | 1175 | spin_lock_irqsave(&ha->hardware_lock, flags); |
8d93f550 | 1176 | for (handle = 1; handle < req->num_outstanding_cmds; handle++) { |
7b867cf7 | 1177 | if (req->outstanding_cmds[handle] == sp) |
1da177e4 LT |
1178 | break; |
1179 | } | |
c9c5ced9 | 1180 | spin_unlock_irqrestore(&ha->hardware_lock, flags); |
1da177e4 | 1181 | |
8d93f550 | 1182 | if (handle == req->num_outstanding_cmds) { |
1da177e4 LT |
1183 | /* command not found */ |
1184 | return QLA_FUNCTION_FAILED; | |
1185 | } | |
1186 | ||
1187 | mcp->mb[0] = MBC_ABORT_COMMAND; | |
1188 | if (HAS_EXTENDED_IDS(ha)) | |
1189 | mcp->mb[1] = fcport->loop_id; | |
1190 | else | |
1191 | mcp->mb[1] = fcport->loop_id << 8; | |
1192 | mcp->mb[2] = (uint16_t)handle; | |
1193 | mcp->mb[3] = (uint16_t)(handle >> 16); | |
9ba56b95 | 1194 | mcp->mb[6] = (uint16_t)cmd->device->lun; |
1da177e4 LT |
1195 | mcp->out_mb = MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; |
1196 | mcp->in_mb = MBX_0; | |
b93480e3 | 1197 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1198 | mcp->flags = 0; |
7b867cf7 | 1199 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1200 | |
1201 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 1202 | ql_dbg(ql_dbg_mbx, vha, 0x103c, "Failed=%x.\n", rval); |
1da177e4 | 1203 | } else { |
5f28d2d7 SK |
1204 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x103d, |
1205 | "Done %s.\n", __func__); | |
1da177e4 LT |
1206 | } |
1207 | ||
1208 | return rval; | |
1209 | } | |
1210 | ||
1da177e4 | 1211 | int |
9cb78c16 | 1212 | qla2x00_abort_target(struct fc_port *fcport, uint64_t l, int tag) |
1da177e4 | 1213 | { |
523ec773 | 1214 | int rval, rval2; |
1da177e4 LT |
1215 | mbx_cmd_t mc; |
1216 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 1217 | scsi_qla_host_t *vha; |
73208dfd AC |
1218 | struct req_que *req; |
1219 | struct rsp_que *rsp; | |
1da177e4 | 1220 | |
523ec773 | 1221 | l = l; |
7b867cf7 | 1222 | vha = fcport->vha; |
7c3df132 | 1223 | |
5f28d2d7 SK |
1224 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x103e, |
1225 | "Entered %s.\n", __func__); | |
7c3df132 | 1226 | |
7e2b895b GM |
1227 | req = vha->hw->req_q_map[0]; |
1228 | rsp = req->rsp; | |
1da177e4 | 1229 | mcp->mb[0] = MBC_ABORT_TARGET; |
523ec773 | 1230 | mcp->out_mb = MBX_9|MBX_2|MBX_1|MBX_0; |
7b867cf7 | 1231 | if (HAS_EXTENDED_IDS(vha->hw)) { |
1da177e4 LT |
1232 | mcp->mb[1] = fcport->loop_id; |
1233 | mcp->mb[10] = 0; | |
1234 | mcp->out_mb |= MBX_10; | |
1235 | } else { | |
1236 | mcp->mb[1] = fcport->loop_id << 8; | |
1237 | } | |
7b867cf7 AC |
1238 | mcp->mb[2] = vha->hw->loop_reset_delay; |
1239 | mcp->mb[9] = vha->vp_idx; | |
1da177e4 LT |
1240 | |
1241 | mcp->in_mb = MBX_0; | |
b93480e3 | 1242 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1243 | mcp->flags = 0; |
7b867cf7 | 1244 | rval = qla2x00_mailbox_command(vha, mcp); |
523ec773 | 1245 | if (rval != QLA_SUCCESS) { |
5f28d2d7 SK |
1246 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x103f, |
1247 | "Failed=%x.\n", rval); | |
523ec773 AV |
1248 | } |
1249 | ||
1250 | /* Issue marker IOCB. */ | |
73208dfd AC |
1251 | rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, 0, |
1252 | MK_SYNC_ID); | |
523ec773 | 1253 | if (rval2 != QLA_SUCCESS) { |
7c3df132 SK |
1254 | ql_dbg(ql_dbg_mbx, vha, 0x1040, |
1255 | "Failed to issue marker IOCB (%x).\n", rval2); | |
523ec773 | 1256 | } else { |
5f28d2d7 SK |
1257 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1041, |
1258 | "Done %s.\n", __func__); | |
523ec773 AV |
1259 | } |
1260 | ||
1261 | return rval; | |
1262 | } | |
1263 | ||
1264 | int | |
9cb78c16 | 1265 | qla2x00_lun_reset(struct fc_port *fcport, uint64_t l, int tag) |
523ec773 AV |
1266 | { |
1267 | int rval, rval2; | |
1268 | mbx_cmd_t mc; | |
1269 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 1270 | scsi_qla_host_t *vha; |
73208dfd AC |
1271 | struct req_que *req; |
1272 | struct rsp_que *rsp; | |
523ec773 | 1273 | |
7b867cf7 | 1274 | vha = fcport->vha; |
7c3df132 | 1275 | |
5f28d2d7 SK |
1276 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1042, |
1277 | "Entered %s.\n", __func__); | |
7c3df132 | 1278 | |
7e2b895b GM |
1279 | req = vha->hw->req_q_map[0]; |
1280 | rsp = req->rsp; | |
523ec773 AV |
1281 | mcp->mb[0] = MBC_LUN_RESET; |
1282 | mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0; | |
7b867cf7 | 1283 | if (HAS_EXTENDED_IDS(vha->hw)) |
523ec773 AV |
1284 | mcp->mb[1] = fcport->loop_id; |
1285 | else | |
1286 | mcp->mb[1] = fcport->loop_id << 8; | |
9cb78c16 | 1287 | mcp->mb[2] = (u32)l; |
523ec773 | 1288 | mcp->mb[3] = 0; |
7b867cf7 | 1289 | mcp->mb[9] = vha->vp_idx; |
1da177e4 | 1290 | |
523ec773 | 1291 | mcp->in_mb = MBX_0; |
b93480e3 | 1292 | mcp->tov = MBX_TOV_SECONDS; |
523ec773 | 1293 | mcp->flags = 0; |
7b867cf7 | 1294 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 | 1295 | if (rval != QLA_SUCCESS) { |
7c3df132 | 1296 | ql_dbg(ql_dbg_mbx, vha, 0x1043, "Failed=%x.\n", rval); |
523ec773 AV |
1297 | } |
1298 | ||
1299 | /* Issue marker IOCB. */ | |
73208dfd AC |
1300 | rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, l, |
1301 | MK_SYNC_ID_LUN); | |
523ec773 | 1302 | if (rval2 != QLA_SUCCESS) { |
7c3df132 SK |
1303 | ql_dbg(ql_dbg_mbx, vha, 0x1044, |
1304 | "Failed to issue marker IOCB (%x).\n", rval2); | |
1da177e4 | 1305 | } else { |
5f28d2d7 SK |
1306 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1045, |
1307 | "Done %s.\n", __func__); | |
1da177e4 LT |
1308 | } |
1309 | ||
1310 | return rval; | |
1311 | } | |
1da177e4 | 1312 | |
1da177e4 LT |
1313 | /* |
1314 | * qla2x00_get_adapter_id | |
1315 | * Get adapter ID and topology. | |
1316 | * | |
1317 | * Input: | |
1318 | * ha = adapter block pointer. | |
1319 | * id = pointer for loop ID. | |
1320 | * al_pa = pointer for AL_PA. | |
1321 | * area = pointer for area. | |
1322 | * domain = pointer for domain. | |
1323 | * top = pointer for topology. | |
1324 | * TARGET_QUEUE_LOCK must be released. | |
1325 | * ADAPTER_STATE_LOCK must be released. | |
1326 | * | |
1327 | * Returns: | |
1328 | * qla2x00 local function return status code. | |
1329 | * | |
1330 | * Context: | |
1331 | * Kernel context. | |
1332 | */ | |
1333 | int | |
7b867cf7 | 1334 | qla2x00_get_adapter_id(scsi_qla_host_t *vha, uint16_t *id, uint8_t *al_pa, |
2c3dfe3f | 1335 | uint8_t *area, uint8_t *domain, uint16_t *top, uint16_t *sw_cap) |
1da177e4 LT |
1336 | { |
1337 | int rval; | |
1338 | mbx_cmd_t mc; | |
1339 | mbx_cmd_t *mcp = &mc; | |
1340 | ||
5f28d2d7 SK |
1341 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1046, |
1342 | "Entered %s.\n", __func__); | |
1da177e4 LT |
1343 | |
1344 | mcp->mb[0] = MBC_GET_ADAPTER_LOOP_ID; | |
7b867cf7 | 1345 | mcp->mb[9] = vha->vp_idx; |
eb66dc60 | 1346 | mcp->out_mb = MBX_9|MBX_0; |
2c3dfe3f | 1347 | mcp->in_mb = MBX_9|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; |
6246b8a1 | 1348 | if (IS_CNA_CAPABLE(vha->hw)) |
bad7001c | 1349 | mcp->in_mb |= MBX_13|MBX_12|MBX_11|MBX_10; |
7c9c4766 JC |
1350 | if (IS_FWI2_CAPABLE(vha->hw)) |
1351 | mcp->in_mb |= MBX_19|MBX_18|MBX_17|MBX_16; | |
969a6199 SC |
1352 | if (IS_QLA27XX(vha->hw)) |
1353 | mcp->in_mb |= MBX_15; | |
b93480e3 | 1354 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1355 | mcp->flags = 0; |
7b867cf7 | 1356 | rval = qla2x00_mailbox_command(vha, mcp); |
33135aa2 RA |
1357 | if (mcp->mb[0] == MBS_COMMAND_ERROR) |
1358 | rval = QLA_COMMAND_ERROR; | |
42e421b1 AV |
1359 | else if (mcp->mb[0] == MBS_INVALID_COMMAND) |
1360 | rval = QLA_INVALID_COMMAND; | |
1da177e4 LT |
1361 | |
1362 | /* Return data. */ | |
1363 | *id = mcp->mb[1]; | |
1364 | *al_pa = LSB(mcp->mb[2]); | |
1365 | *area = MSB(mcp->mb[2]); | |
1366 | *domain = LSB(mcp->mb[3]); | |
1367 | *top = mcp->mb[6]; | |
2c3dfe3f | 1368 | *sw_cap = mcp->mb[7]; |
1da177e4 LT |
1369 | |
1370 | if (rval != QLA_SUCCESS) { | |
1371 | /*EMPTY*/ | |
7c3df132 | 1372 | ql_dbg(ql_dbg_mbx, vha, 0x1047, "Failed=%x.\n", rval); |
1da177e4 | 1373 | } else { |
5f28d2d7 SK |
1374 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1048, |
1375 | "Done %s.\n", __func__); | |
bad7001c | 1376 | |
6246b8a1 | 1377 | if (IS_CNA_CAPABLE(vha->hw)) { |
bad7001c AV |
1378 | vha->fcoe_vlan_id = mcp->mb[9] & 0xfff; |
1379 | vha->fcoe_fcf_idx = mcp->mb[10]; | |
1380 | vha->fcoe_vn_port_mac[5] = mcp->mb[11] >> 8; | |
1381 | vha->fcoe_vn_port_mac[4] = mcp->mb[11] & 0xff; | |
1382 | vha->fcoe_vn_port_mac[3] = mcp->mb[12] >> 8; | |
1383 | vha->fcoe_vn_port_mac[2] = mcp->mb[12] & 0xff; | |
1384 | vha->fcoe_vn_port_mac[1] = mcp->mb[13] >> 8; | |
1385 | vha->fcoe_vn_port_mac[0] = mcp->mb[13] & 0xff; | |
1386 | } | |
7c9c4766 | 1387 | /* If FA-WWN supported */ |
d6b9b42b SK |
1388 | if (IS_FAWWN_CAPABLE(vha->hw)) { |
1389 | if (mcp->mb[7] & BIT_14) { | |
1390 | vha->port_name[0] = MSB(mcp->mb[16]); | |
1391 | vha->port_name[1] = LSB(mcp->mb[16]); | |
1392 | vha->port_name[2] = MSB(mcp->mb[17]); | |
1393 | vha->port_name[3] = LSB(mcp->mb[17]); | |
1394 | vha->port_name[4] = MSB(mcp->mb[18]); | |
1395 | vha->port_name[5] = LSB(mcp->mb[18]); | |
1396 | vha->port_name[6] = MSB(mcp->mb[19]); | |
1397 | vha->port_name[7] = LSB(mcp->mb[19]); | |
1398 | fc_host_port_name(vha->host) = | |
1399 | wwn_to_u64(vha->port_name); | |
1400 | ql_dbg(ql_dbg_mbx, vha, 0x10ca, | |
1401 | "FA-WWN acquired %016llx\n", | |
1402 | wwn_to_u64(vha->port_name)); | |
1403 | } | |
7c9c4766 | 1404 | } |
969a6199 SC |
1405 | |
1406 | if (IS_QLA27XX(vha->hw)) | |
1407 | vha->bbcr = mcp->mb[15]; | |
1da177e4 LT |
1408 | } |
1409 | ||
1410 | return rval; | |
1411 | } | |
1412 | ||
1413 | /* | |
1414 | * qla2x00_get_retry_cnt | |
1415 | * Get current firmware login retry count and delay. | |
1416 | * | |
1417 | * Input: | |
1418 | * ha = adapter block pointer. | |
1419 | * retry_cnt = pointer to login retry count. | |
1420 | * tov = pointer to login timeout value. | |
1421 | * | |
1422 | * Returns: | |
1423 | * qla2x00 local function return status code. | |
1424 | * | |
1425 | * Context: | |
1426 | * Kernel context. | |
1427 | */ | |
1428 | int | |
7b867cf7 | 1429 | qla2x00_get_retry_cnt(scsi_qla_host_t *vha, uint8_t *retry_cnt, uint8_t *tov, |
1da177e4 LT |
1430 | uint16_t *r_a_tov) |
1431 | { | |
1432 | int rval; | |
1433 | uint16_t ratov; | |
1434 | mbx_cmd_t mc; | |
1435 | mbx_cmd_t *mcp = &mc; | |
1436 | ||
5f28d2d7 SK |
1437 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1049, |
1438 | "Entered %s.\n", __func__); | |
1da177e4 LT |
1439 | |
1440 | mcp->mb[0] = MBC_GET_RETRY_COUNT; | |
1441 | mcp->out_mb = MBX_0; | |
1442 | mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
b93480e3 | 1443 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1444 | mcp->flags = 0; |
7b867cf7 | 1445 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1446 | |
1447 | if (rval != QLA_SUCCESS) { | |
1448 | /*EMPTY*/ | |
7c3df132 SK |
1449 | ql_dbg(ql_dbg_mbx, vha, 0x104a, |
1450 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
1da177e4 LT |
1451 | } else { |
1452 | /* Convert returned data and check our values. */ | |
1453 | *r_a_tov = mcp->mb[3] / 2; | |
1454 | ratov = (mcp->mb[3]/2) / 10; /* mb[3] value is in 100ms */ | |
1455 | if (mcp->mb[1] * ratov > (*retry_cnt) * (*tov)) { | |
1456 | /* Update to the larger values */ | |
1457 | *retry_cnt = (uint8_t)mcp->mb[1]; | |
1458 | *tov = ratov; | |
1459 | } | |
1460 | ||
5f28d2d7 | 1461 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x104b, |
7c3df132 | 1462 | "Done %s mb3=%d ratov=%d.\n", __func__, mcp->mb[3], ratov); |
1da177e4 LT |
1463 | } |
1464 | ||
1465 | return rval; | |
1466 | } | |
1467 | ||
1468 | /* | |
1469 | * qla2x00_init_firmware | |
1470 | * Initialize adapter firmware. | |
1471 | * | |
1472 | * Input: | |
1473 | * ha = adapter block pointer. | |
1474 | * dptr = Initialization control block pointer. | |
1475 | * size = size of initialization control block. | |
1476 | * TARGET_QUEUE_LOCK must be released. | |
1477 | * ADAPTER_STATE_LOCK must be released. | |
1478 | * | |
1479 | * Returns: | |
1480 | * qla2x00 local function return status code. | |
1481 | * | |
1482 | * Context: | |
1483 | * Kernel context. | |
1484 | */ | |
1485 | int | |
7b867cf7 | 1486 | qla2x00_init_firmware(scsi_qla_host_t *vha, uint16_t size) |
1da177e4 LT |
1487 | { |
1488 | int rval; | |
1489 | mbx_cmd_t mc; | |
1490 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 1491 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 1492 | |
5f28d2d7 SK |
1493 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x104c, |
1494 | "Entered %s.\n", __func__); | |
1da177e4 | 1495 | |
7ec0effd | 1496 | if (IS_P3P_TYPE(ha) && ql2xdbwr) |
8dfa4b5a | 1497 | qla82xx_wr_32(ha, (uintptr_t __force)ha->nxdb_wr_ptr, |
a9083016 GM |
1498 | (0x04 | (ha->portnum << 5) | (0 << 8) | (0 << 16))); |
1499 | ||
e6e074f1 | 1500 | if (ha->flags.npiv_supported) |
2c3dfe3f SJ |
1501 | mcp->mb[0] = MBC_MID_INITIALIZE_FIRMWARE; |
1502 | else | |
1503 | mcp->mb[0] = MBC_INITIALIZE_FIRMWARE; | |
1504 | ||
b64b0e8f | 1505 | mcp->mb[1] = 0; |
1da177e4 LT |
1506 | mcp->mb[2] = MSW(ha->init_cb_dma); |
1507 | mcp->mb[3] = LSW(ha->init_cb_dma); | |
1da177e4 LT |
1508 | mcp->mb[6] = MSW(MSD(ha->init_cb_dma)); |
1509 | mcp->mb[7] = LSW(MSD(ha->init_cb_dma)); | |
b64b0e8f | 1510 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; |
4ef21bd4 | 1511 | if (ha->ex_init_cb && ha->ex_init_cb->ex_version) { |
b64b0e8f AV |
1512 | mcp->mb[1] = BIT_0; |
1513 | mcp->mb[10] = MSW(ha->ex_init_cb_dma); | |
1514 | mcp->mb[11] = LSW(ha->ex_init_cb_dma); | |
1515 | mcp->mb[12] = MSW(MSD(ha->ex_init_cb_dma)); | |
1516 | mcp->mb[13] = LSW(MSD(ha->ex_init_cb_dma)); | |
1517 | mcp->mb[14] = sizeof(*ha->ex_init_cb); | |
1518 | mcp->out_mb |= MBX_14|MBX_13|MBX_12|MBX_11|MBX_10; | |
1519 | } | |
6246b8a1 GM |
1520 | /* 1 and 2 should normally be captured. */ |
1521 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
f73cb695 | 1522 | if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
6246b8a1 GM |
1523 | /* mb3 is additional info about the installed SFP. */ |
1524 | mcp->in_mb |= MBX_3; | |
1da177e4 LT |
1525 | mcp->buf_size = size; |
1526 | mcp->flags = MBX_DMA_OUT; | |
b93480e3 | 1527 | mcp->tov = MBX_TOV_SECONDS; |
7b867cf7 | 1528 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1529 | |
1530 | if (rval != QLA_SUCCESS) { | |
1531 | /*EMPTY*/ | |
7c3df132 | 1532 | ql_dbg(ql_dbg_mbx, vha, 0x104d, |
6246b8a1 GM |
1533 | "Failed=%x mb[0]=%x, mb[1]=%x, mb[2]=%x, mb[3]=%x,.\n", |
1534 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2], mcp->mb[3]); | |
1da177e4 LT |
1535 | } else { |
1536 | /*EMPTY*/ | |
5f28d2d7 SK |
1537 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x104e, |
1538 | "Done %s.\n", __func__); | |
1da177e4 LT |
1539 | } |
1540 | ||
1541 | return rval; | |
1542 | } | |
1543 | ||
2d70c103 NB |
1544 | /* |
1545 | * qla2x00_get_node_name_list | |
1546 | * Issue get node name list mailbox command, kmalloc() | |
1547 | * and return the resulting list. Caller must kfree() it! | |
1548 | * | |
1549 | * Input: | |
1550 | * ha = adapter state pointer. | |
1551 | * out_data = resulting list | |
1552 | * out_len = length of the resulting list | |
1553 | * | |
1554 | * Returns: | |
1555 | * qla2x00 local function return status code. | |
1556 | * | |
1557 | * Context: | |
1558 | * Kernel context. | |
1559 | */ | |
1560 | int | |
1561 | qla2x00_get_node_name_list(scsi_qla_host_t *vha, void **out_data, int *out_len) | |
1562 | { | |
1563 | struct qla_hw_data *ha = vha->hw; | |
1564 | struct qla_port_24xx_data *list = NULL; | |
1565 | void *pmap; | |
1566 | mbx_cmd_t mc; | |
1567 | dma_addr_t pmap_dma; | |
1568 | ulong dma_size; | |
1569 | int rval, left; | |
1570 | ||
1571 | left = 1; | |
1572 | while (left > 0) { | |
1573 | dma_size = left * sizeof(*list); | |
1574 | pmap = dma_alloc_coherent(&ha->pdev->dev, dma_size, | |
1575 | &pmap_dma, GFP_KERNEL); | |
1576 | if (!pmap) { | |
1577 | ql_log(ql_log_warn, vha, 0x113f, | |
1578 | "%s(%ld): DMA Alloc failed of %ld\n", | |
1579 | __func__, vha->host_no, dma_size); | |
1580 | rval = QLA_MEMORY_ALLOC_FAILED; | |
1581 | goto out; | |
1582 | } | |
1583 | ||
1584 | mc.mb[0] = MBC_PORT_NODE_NAME_LIST; | |
1585 | mc.mb[1] = BIT_1 | BIT_3; | |
1586 | mc.mb[2] = MSW(pmap_dma); | |
1587 | mc.mb[3] = LSW(pmap_dma); | |
1588 | mc.mb[6] = MSW(MSD(pmap_dma)); | |
1589 | mc.mb[7] = LSW(MSD(pmap_dma)); | |
1590 | mc.mb[8] = dma_size; | |
1591 | mc.out_mb = MBX_0|MBX_1|MBX_2|MBX_3|MBX_6|MBX_7|MBX_8; | |
1592 | mc.in_mb = MBX_0|MBX_1; | |
1593 | mc.tov = 30; | |
1594 | mc.flags = MBX_DMA_IN; | |
1595 | ||
1596 | rval = qla2x00_mailbox_command(vha, &mc); | |
1597 | if (rval != QLA_SUCCESS) { | |
1598 | if ((mc.mb[0] == MBS_COMMAND_ERROR) && | |
1599 | (mc.mb[1] == 0xA)) { | |
1600 | left += le16_to_cpu(mc.mb[2]) / | |
1601 | sizeof(struct qla_port_24xx_data); | |
1602 | goto restart; | |
1603 | } | |
1604 | goto out_free; | |
1605 | } | |
1606 | ||
1607 | left = 0; | |
1608 | ||
c1818f17 | 1609 | list = kmemdup(pmap, dma_size, GFP_KERNEL); |
2d70c103 NB |
1610 | if (!list) { |
1611 | ql_log(ql_log_warn, vha, 0x1140, | |
1612 | "%s(%ld): failed to allocate node names list " | |
1613 | "structure.\n", __func__, vha->host_no); | |
1614 | rval = QLA_MEMORY_ALLOC_FAILED; | |
1615 | goto out_free; | |
1616 | } | |
1617 | ||
2d70c103 NB |
1618 | restart: |
1619 | dma_free_coherent(&ha->pdev->dev, dma_size, pmap, pmap_dma); | |
1620 | } | |
1621 | ||
1622 | *out_data = list; | |
1623 | *out_len = dma_size; | |
1624 | ||
1625 | out: | |
1626 | return rval; | |
1627 | ||
1628 | out_free: | |
1629 | dma_free_coherent(&ha->pdev->dev, dma_size, pmap, pmap_dma); | |
1630 | return rval; | |
1631 | } | |
1632 | ||
1da177e4 LT |
1633 | /* |
1634 | * qla2x00_get_port_database | |
1635 | * Issue normal/enhanced get port database mailbox command | |
1636 | * and copy device name as necessary. | |
1637 | * | |
1638 | * Input: | |
1639 | * ha = adapter state pointer. | |
1640 | * dev = structure pointer. | |
1641 | * opt = enhanced cmd option byte. | |
1642 | * | |
1643 | * Returns: | |
1644 | * qla2x00 local function return status code. | |
1645 | * | |
1646 | * Context: | |
1647 | * Kernel context. | |
1648 | */ | |
1649 | int | |
7b867cf7 | 1650 | qla2x00_get_port_database(scsi_qla_host_t *vha, fc_port_t *fcport, uint8_t opt) |
1da177e4 LT |
1651 | { |
1652 | int rval; | |
1653 | mbx_cmd_t mc; | |
1654 | mbx_cmd_t *mcp = &mc; | |
1655 | port_database_t *pd; | |
1c7c6357 | 1656 | struct port_database_24xx *pd24; |
1da177e4 | 1657 | dma_addr_t pd_dma; |
7b867cf7 | 1658 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 1659 | |
5f28d2d7 SK |
1660 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x104f, |
1661 | "Entered %s.\n", __func__); | |
1da177e4 | 1662 | |
1c7c6357 AV |
1663 | pd24 = NULL; |
1664 | pd = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &pd_dma); | |
1da177e4 | 1665 | if (pd == NULL) { |
7c3df132 SK |
1666 | ql_log(ql_log_warn, vha, 0x1050, |
1667 | "Failed to allocate port database structure.\n"); | |
1da177e4 LT |
1668 | return QLA_MEMORY_ALLOC_FAILED; |
1669 | } | |
1c7c6357 | 1670 | memset(pd, 0, max(PORT_DATABASE_SIZE, PORT_DATABASE_24XX_SIZE)); |
1da177e4 | 1671 | |
1c7c6357 | 1672 | mcp->mb[0] = MBC_GET_PORT_DATABASE; |
e428924c | 1673 | if (opt != 0 && !IS_FWI2_CAPABLE(ha)) |
1da177e4 | 1674 | mcp->mb[0] = MBC_ENHANCED_GET_PORT_DATABASE; |
1da177e4 LT |
1675 | mcp->mb[2] = MSW(pd_dma); |
1676 | mcp->mb[3] = LSW(pd_dma); | |
1677 | mcp->mb[6] = MSW(MSD(pd_dma)); | |
1678 | mcp->mb[7] = LSW(MSD(pd_dma)); | |
7b867cf7 | 1679 | mcp->mb[9] = vha->vp_idx; |
2c3dfe3f | 1680 | mcp->out_mb = MBX_9|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0; |
1da177e4 | 1681 | mcp->in_mb = MBX_0; |
e428924c | 1682 | if (IS_FWI2_CAPABLE(ha)) { |
1c7c6357 AV |
1683 | mcp->mb[1] = fcport->loop_id; |
1684 | mcp->mb[10] = opt; | |
1685 | mcp->out_mb |= MBX_10|MBX_1; | |
1686 | mcp->in_mb |= MBX_1; | |
1687 | } else if (HAS_EXTENDED_IDS(ha)) { | |
1688 | mcp->mb[1] = fcport->loop_id; | |
1689 | mcp->mb[10] = opt; | |
1690 | mcp->out_mb |= MBX_10|MBX_1; | |
1691 | } else { | |
1692 | mcp->mb[1] = fcport->loop_id << 8 | opt; | |
1693 | mcp->out_mb |= MBX_1; | |
1694 | } | |
e428924c AV |
1695 | mcp->buf_size = IS_FWI2_CAPABLE(ha) ? |
1696 | PORT_DATABASE_24XX_SIZE : PORT_DATABASE_SIZE; | |
1da177e4 LT |
1697 | mcp->flags = MBX_DMA_IN; |
1698 | mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2); | |
7b867cf7 | 1699 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1700 | if (rval != QLA_SUCCESS) |
1701 | goto gpd_error_out; | |
1702 | ||
e428924c | 1703 | if (IS_FWI2_CAPABLE(ha)) { |
0eba25df | 1704 | uint64_t zero = 0; |
1c7c6357 AV |
1705 | pd24 = (struct port_database_24xx *) pd; |
1706 | ||
1707 | /* Check for logged in state. */ | |
1708 | if (pd24->current_login_state != PDS_PRLI_COMPLETE && | |
1709 | pd24->last_login_state != PDS_PRLI_COMPLETE) { | |
7c3df132 SK |
1710 | ql_dbg(ql_dbg_mbx, vha, 0x1051, |
1711 | "Unable to verify login-state (%x/%x) for " | |
1712 | "loop_id %x.\n", pd24->current_login_state, | |
1713 | pd24->last_login_state, fcport->loop_id); | |
1c7c6357 AV |
1714 | rval = QLA_FUNCTION_FAILED; |
1715 | goto gpd_error_out; | |
1716 | } | |
1da177e4 | 1717 | |
0eba25df AE |
1718 | if (fcport->loop_id == FC_NO_LOOP_ID || |
1719 | (memcmp(fcport->port_name, (uint8_t *)&zero, 8) && | |
1720 | memcmp(fcport->port_name, pd24->port_name, 8))) { | |
1721 | /* We lost the device mid way. */ | |
1722 | rval = QLA_NOT_LOGGED_IN; | |
1723 | goto gpd_error_out; | |
1724 | } | |
1725 | ||
1c7c6357 AV |
1726 | /* Names are little-endian. */ |
1727 | memcpy(fcport->node_name, pd24->node_name, WWN_SIZE); | |
1728 | memcpy(fcport->port_name, pd24->port_name, WWN_SIZE); | |
1729 | ||
1730 | /* Get port_id of device. */ | |
1731 | fcport->d_id.b.domain = pd24->port_id[0]; | |
1732 | fcport->d_id.b.area = pd24->port_id[1]; | |
1733 | fcport->d_id.b.al_pa = pd24->port_id[2]; | |
1734 | fcport->d_id.b.rsvd_1 = 0; | |
1735 | ||
1736 | /* If not target must be initiator or unknown type. */ | |
1737 | if ((pd24->prli_svc_param_word_3[0] & BIT_4) == 0) | |
1738 | fcport->port_type = FCT_INITIATOR; | |
1739 | else | |
1740 | fcport->port_type = FCT_TARGET; | |
2d70c103 NB |
1741 | |
1742 | /* Passback COS information. */ | |
1743 | fcport->supported_classes = (pd24->flags & PDF_CLASS_2) ? | |
1744 | FC_COS_CLASS2 : FC_COS_CLASS3; | |
1745 | ||
1746 | if (pd24->prli_svc_param_word_3[0] & BIT_7) | |
1747 | fcport->flags |= FCF_CONF_COMP_SUPPORTED; | |
1c7c6357 | 1748 | } else { |
0eba25df AE |
1749 | uint64_t zero = 0; |
1750 | ||
1c7c6357 AV |
1751 | /* Check for logged in state. */ |
1752 | if (pd->master_state != PD_STATE_PORT_LOGGED_IN && | |
1753 | pd->slave_state != PD_STATE_PORT_LOGGED_IN) { | |
7c3df132 SK |
1754 | ql_dbg(ql_dbg_mbx, vha, 0x100a, |
1755 | "Unable to verify login-state (%x/%x) - " | |
1756 | "portid=%02x%02x%02x.\n", pd->master_state, | |
1757 | pd->slave_state, fcport->d_id.b.domain, | |
1758 | fcport->d_id.b.area, fcport->d_id.b.al_pa); | |
1c7c6357 AV |
1759 | rval = QLA_FUNCTION_FAILED; |
1760 | goto gpd_error_out; | |
1761 | } | |
1da177e4 | 1762 | |
0eba25df AE |
1763 | if (fcport->loop_id == FC_NO_LOOP_ID || |
1764 | (memcmp(fcport->port_name, (uint8_t *)&zero, 8) && | |
1765 | memcmp(fcport->port_name, pd->port_name, 8))) { | |
1766 | /* We lost the device mid way. */ | |
1767 | rval = QLA_NOT_LOGGED_IN; | |
1768 | goto gpd_error_out; | |
1769 | } | |
1770 | ||
1c7c6357 AV |
1771 | /* Names are little-endian. */ |
1772 | memcpy(fcport->node_name, pd->node_name, WWN_SIZE); | |
1773 | memcpy(fcport->port_name, pd->port_name, WWN_SIZE); | |
1774 | ||
1775 | /* Get port_id of device. */ | |
1776 | fcport->d_id.b.domain = pd->port_id[0]; | |
1777 | fcport->d_id.b.area = pd->port_id[3]; | |
1778 | fcport->d_id.b.al_pa = pd->port_id[2]; | |
1779 | fcport->d_id.b.rsvd_1 = 0; | |
1780 | ||
1c7c6357 AV |
1781 | /* If not target must be initiator or unknown type. */ |
1782 | if ((pd->prli_svc_param_word_3[0] & BIT_4) == 0) | |
1783 | fcport->port_type = FCT_INITIATOR; | |
1784 | else | |
1785 | fcport->port_type = FCT_TARGET; | |
ad3e0eda AV |
1786 | |
1787 | /* Passback COS information. */ | |
1788 | fcport->supported_classes = (pd->options & BIT_4) ? | |
1789 | FC_COS_CLASS2: FC_COS_CLASS3; | |
1c7c6357 | 1790 | } |
1da177e4 LT |
1791 | |
1792 | gpd_error_out: | |
1793 | dma_pool_free(ha->s_dma_pool, pd, pd_dma); | |
1794 | ||
1795 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
1796 | ql_dbg(ql_dbg_mbx, vha, 0x1052, |
1797 | "Failed=%x mb[0]=%x mb[1]=%x.\n", rval, | |
1798 | mcp->mb[0], mcp->mb[1]); | |
1da177e4 | 1799 | } else { |
5f28d2d7 SK |
1800 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1053, |
1801 | "Done %s.\n", __func__); | |
1da177e4 LT |
1802 | } |
1803 | ||
1804 | return rval; | |
1805 | } | |
1806 | ||
1807 | /* | |
1808 | * qla2x00_get_firmware_state | |
1809 | * Get adapter firmware state. | |
1810 | * | |
1811 | * Input: | |
1812 | * ha = adapter block pointer. | |
1813 | * dptr = pointer for firmware state. | |
1814 | * TARGET_QUEUE_LOCK must be released. | |
1815 | * ADAPTER_STATE_LOCK must be released. | |
1816 | * | |
1817 | * Returns: | |
1818 | * qla2x00 local function return status code. | |
1819 | * | |
1820 | * Context: | |
1821 | * Kernel context. | |
1822 | */ | |
1823 | int | |
7b867cf7 | 1824 | qla2x00_get_firmware_state(scsi_qla_host_t *vha, uint16_t *states) |
1da177e4 LT |
1825 | { |
1826 | int rval; | |
1827 | mbx_cmd_t mc; | |
1828 | mbx_cmd_t *mcp = &mc; | |
1829 | ||
5f28d2d7 SK |
1830 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1054, |
1831 | "Entered %s.\n", __func__); | |
1da177e4 LT |
1832 | |
1833 | mcp->mb[0] = MBC_GET_FIRMWARE_STATE; | |
1834 | mcp->out_mb = MBX_0; | |
9d2683c0 | 1835 | if (IS_FWI2_CAPABLE(vha->hw)) |
b5a340dd | 1836 | mcp->in_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; |
9d2683c0 AV |
1837 | else |
1838 | mcp->in_mb = MBX_1|MBX_0; | |
b93480e3 | 1839 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1840 | mcp->flags = 0; |
7b867cf7 | 1841 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 | 1842 | |
4d4df193 HK |
1843 | /* Return firmware states. */ |
1844 | states[0] = mcp->mb[1]; | |
9d2683c0 AV |
1845 | if (IS_FWI2_CAPABLE(vha->hw)) { |
1846 | states[1] = mcp->mb[2]; | |
1847 | states[2] = mcp->mb[3]; | |
1848 | states[3] = mcp->mb[4]; | |
1849 | states[4] = mcp->mb[5]; | |
b5a340dd | 1850 | states[5] = mcp->mb[6]; /* DPORT status */ |
9d2683c0 | 1851 | } |
1da177e4 LT |
1852 | |
1853 | if (rval != QLA_SUCCESS) { | |
1854 | /*EMPTY*/ | |
7c3df132 | 1855 | ql_dbg(ql_dbg_mbx, vha, 0x1055, "Failed=%x.\n", rval); |
1da177e4 LT |
1856 | } else { |
1857 | /*EMPTY*/ | |
5f28d2d7 SK |
1858 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1056, |
1859 | "Done %s.\n", __func__); | |
1da177e4 LT |
1860 | } |
1861 | ||
1862 | return rval; | |
1863 | } | |
1864 | ||
1865 | /* | |
1866 | * qla2x00_get_port_name | |
1867 | * Issue get port name mailbox command. | |
1868 | * Returned name is in big endian format. | |
1869 | * | |
1870 | * Input: | |
1871 | * ha = adapter block pointer. | |
1872 | * loop_id = loop ID of device. | |
1873 | * name = pointer for name. | |
1874 | * TARGET_QUEUE_LOCK must be released. | |
1875 | * ADAPTER_STATE_LOCK must be released. | |
1876 | * | |
1877 | * Returns: | |
1878 | * qla2x00 local function return status code. | |
1879 | * | |
1880 | * Context: | |
1881 | * Kernel context. | |
1882 | */ | |
1883 | int | |
7b867cf7 | 1884 | qla2x00_get_port_name(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t *name, |
1da177e4 LT |
1885 | uint8_t opt) |
1886 | { | |
1887 | int rval; | |
1888 | mbx_cmd_t mc; | |
1889 | mbx_cmd_t *mcp = &mc; | |
1890 | ||
5f28d2d7 SK |
1891 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1057, |
1892 | "Entered %s.\n", __func__); | |
1da177e4 LT |
1893 | |
1894 | mcp->mb[0] = MBC_GET_PORT_NAME; | |
7b867cf7 | 1895 | mcp->mb[9] = vha->vp_idx; |
2c3dfe3f | 1896 | mcp->out_mb = MBX_9|MBX_1|MBX_0; |
7b867cf7 | 1897 | if (HAS_EXTENDED_IDS(vha->hw)) { |
1da177e4 LT |
1898 | mcp->mb[1] = loop_id; |
1899 | mcp->mb[10] = opt; | |
1900 | mcp->out_mb |= MBX_10; | |
1901 | } else { | |
1902 | mcp->mb[1] = loop_id << 8 | opt; | |
1903 | } | |
1904 | ||
1905 | mcp->in_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
b93480e3 | 1906 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 1907 | mcp->flags = 0; |
7b867cf7 | 1908 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
1909 | |
1910 | if (rval != QLA_SUCCESS) { | |
1911 | /*EMPTY*/ | |
7c3df132 | 1912 | ql_dbg(ql_dbg_mbx, vha, 0x1058, "Failed=%x.\n", rval); |
1da177e4 LT |
1913 | } else { |
1914 | if (name != NULL) { | |
1915 | /* This function returns name in big endian. */ | |
1196ae02 RL |
1916 | name[0] = MSB(mcp->mb[2]); |
1917 | name[1] = LSB(mcp->mb[2]); | |
1918 | name[2] = MSB(mcp->mb[3]); | |
1919 | name[3] = LSB(mcp->mb[3]); | |
1920 | name[4] = MSB(mcp->mb[6]); | |
1921 | name[5] = LSB(mcp->mb[6]); | |
1922 | name[6] = MSB(mcp->mb[7]); | |
1923 | name[7] = LSB(mcp->mb[7]); | |
1da177e4 LT |
1924 | } |
1925 | ||
5f28d2d7 SK |
1926 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1059, |
1927 | "Done %s.\n", __func__); | |
1da177e4 LT |
1928 | } |
1929 | ||
1930 | return rval; | |
1931 | } | |
1932 | ||
61e1b269 JC |
1933 | /* |
1934 | * qla24xx_link_initialization | |
1935 | * Issue link initialization mailbox command. | |
1936 | * | |
1937 | * Input: | |
1938 | * ha = adapter block pointer. | |
1939 | * TARGET_QUEUE_LOCK must be released. | |
1940 | * ADAPTER_STATE_LOCK must be released. | |
1941 | * | |
1942 | * Returns: | |
1943 | * qla2x00 local function return status code. | |
1944 | * | |
1945 | * Context: | |
1946 | * Kernel context. | |
1947 | */ | |
1948 | int | |
1949 | qla24xx_link_initialize(scsi_qla_host_t *vha) | |
1950 | { | |
1951 | int rval; | |
1952 | mbx_cmd_t mc; | |
1953 | mbx_cmd_t *mcp = &mc; | |
1954 | ||
1955 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1152, | |
1956 | "Entered %s.\n", __func__); | |
1957 | ||
1958 | if (!IS_FWI2_CAPABLE(vha->hw) || IS_CNA_CAPABLE(vha->hw)) | |
1959 | return QLA_FUNCTION_FAILED; | |
1960 | ||
1961 | mcp->mb[0] = MBC_LINK_INITIALIZATION; | |
5a5c27b6 JC |
1962 | mcp->mb[1] = BIT_4; |
1963 | if (vha->hw->operating_mode == LOOP) | |
1964 | mcp->mb[1] |= BIT_6; | |
1965 | else | |
1966 | mcp->mb[1] |= BIT_5; | |
61e1b269 JC |
1967 | mcp->mb[2] = 0; |
1968 | mcp->mb[3] = 0; | |
1969 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
1970 | mcp->in_mb = MBX_0; | |
1971 | mcp->tov = MBX_TOV_SECONDS; | |
1972 | mcp->flags = 0; | |
1973 | rval = qla2x00_mailbox_command(vha, mcp); | |
1974 | ||
1975 | if (rval != QLA_SUCCESS) { | |
1976 | ql_dbg(ql_dbg_mbx, vha, 0x1153, "Failed=%x.\n", rval); | |
1977 | } else { | |
1978 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1154, | |
1979 | "Done %s.\n", __func__); | |
1980 | } | |
1981 | ||
1982 | return rval; | |
1983 | } | |
1984 | ||
1da177e4 LT |
1985 | /* |
1986 | * qla2x00_lip_reset | |
1987 | * Issue LIP reset mailbox command. | |
1988 | * | |
1989 | * Input: | |
1990 | * ha = adapter block pointer. | |
1991 | * TARGET_QUEUE_LOCK must be released. | |
1992 | * ADAPTER_STATE_LOCK must be released. | |
1993 | * | |
1994 | * Returns: | |
1995 | * qla2x00 local function return status code. | |
1996 | * | |
1997 | * Context: | |
1998 | * Kernel context. | |
1999 | */ | |
2000 | int | |
7b867cf7 | 2001 | qla2x00_lip_reset(scsi_qla_host_t *vha) |
1da177e4 LT |
2002 | { |
2003 | int rval; | |
2004 | mbx_cmd_t mc; | |
2005 | mbx_cmd_t *mcp = &mc; | |
2006 | ||
5f28d2d7 SK |
2007 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x105a, |
2008 | "Entered %s.\n", __func__); | |
1da177e4 | 2009 | |
6246b8a1 | 2010 | if (IS_CNA_CAPABLE(vha->hw)) { |
3a03eb79 AV |
2011 | /* Logout across all FCFs. */ |
2012 | mcp->mb[0] = MBC_LIP_FULL_LOGIN; | |
2013 | mcp->mb[1] = BIT_1; | |
2014 | mcp->mb[2] = 0; | |
2015 | mcp->out_mb = MBX_2|MBX_1|MBX_0; | |
2016 | } else if (IS_FWI2_CAPABLE(vha->hw)) { | |
1c7c6357 | 2017 | mcp->mb[0] = MBC_LIP_FULL_LOGIN; |
0c8c39af AV |
2018 | mcp->mb[1] = BIT_6; |
2019 | mcp->mb[2] = 0; | |
7b867cf7 | 2020 | mcp->mb[3] = vha->hw->loop_reset_delay; |
1c7c6357 | 2021 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; |
1da177e4 | 2022 | } else { |
1c7c6357 AV |
2023 | mcp->mb[0] = MBC_LIP_RESET; |
2024 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
7b867cf7 | 2025 | if (HAS_EXTENDED_IDS(vha->hw)) { |
1c7c6357 AV |
2026 | mcp->mb[1] = 0x00ff; |
2027 | mcp->mb[10] = 0; | |
2028 | mcp->out_mb |= MBX_10; | |
2029 | } else { | |
2030 | mcp->mb[1] = 0xff00; | |
2031 | } | |
7b867cf7 | 2032 | mcp->mb[2] = vha->hw->loop_reset_delay; |
1c7c6357 | 2033 | mcp->mb[3] = 0; |
1da177e4 | 2034 | } |
1da177e4 | 2035 | mcp->in_mb = MBX_0; |
b93480e3 | 2036 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 2037 | mcp->flags = 0; |
7b867cf7 | 2038 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2039 | |
2040 | if (rval != QLA_SUCCESS) { | |
2041 | /*EMPTY*/ | |
7c3df132 | 2042 | ql_dbg(ql_dbg_mbx, vha, 0x105b, "Failed=%x.\n", rval); |
1da177e4 LT |
2043 | } else { |
2044 | /*EMPTY*/ | |
5f28d2d7 SK |
2045 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x105c, |
2046 | "Done %s.\n", __func__); | |
1da177e4 LT |
2047 | } |
2048 | ||
2049 | return rval; | |
2050 | } | |
2051 | ||
2052 | /* | |
2053 | * qla2x00_send_sns | |
2054 | * Send SNS command. | |
2055 | * | |
2056 | * Input: | |
2057 | * ha = adapter block pointer. | |
2058 | * sns = pointer for command. | |
2059 | * cmd_size = command size. | |
2060 | * buf_size = response/command size. | |
2061 | * TARGET_QUEUE_LOCK must be released. | |
2062 | * ADAPTER_STATE_LOCK must be released. | |
2063 | * | |
2064 | * Returns: | |
2065 | * qla2x00 local function return status code. | |
2066 | * | |
2067 | * Context: | |
2068 | * Kernel context. | |
2069 | */ | |
2070 | int | |
7b867cf7 | 2071 | qla2x00_send_sns(scsi_qla_host_t *vha, dma_addr_t sns_phys_address, |
1da177e4 LT |
2072 | uint16_t cmd_size, size_t buf_size) |
2073 | { | |
2074 | int rval; | |
2075 | mbx_cmd_t mc; | |
2076 | mbx_cmd_t *mcp = &mc; | |
2077 | ||
5f28d2d7 SK |
2078 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x105d, |
2079 | "Entered %s.\n", __func__); | |
1da177e4 | 2080 | |
5f28d2d7 | 2081 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x105e, |
7c3df132 SK |
2082 | "Retry cnt=%d ratov=%d total tov=%d.\n", |
2083 | vha->hw->retry_count, vha->hw->login_timeout, mcp->tov); | |
1da177e4 LT |
2084 | |
2085 | mcp->mb[0] = MBC_SEND_SNS_COMMAND; | |
2086 | mcp->mb[1] = cmd_size; | |
2087 | mcp->mb[2] = MSW(sns_phys_address); | |
2088 | mcp->mb[3] = LSW(sns_phys_address); | |
2089 | mcp->mb[6] = MSW(MSD(sns_phys_address)); | |
2090 | mcp->mb[7] = LSW(MSD(sns_phys_address)); | |
2091 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
2092 | mcp->in_mb = MBX_0|MBX_1; | |
2093 | mcp->buf_size = buf_size; | |
2094 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN; | |
7b867cf7 AC |
2095 | mcp->tov = (vha->hw->login_timeout * 2) + (vha->hw->login_timeout / 2); |
2096 | rval = qla2x00_mailbox_command(vha, mcp); | |
1da177e4 LT |
2097 | |
2098 | if (rval != QLA_SUCCESS) { | |
2099 | /*EMPTY*/ | |
7c3df132 SK |
2100 | ql_dbg(ql_dbg_mbx, vha, 0x105f, |
2101 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
2102 | rval, mcp->mb[0], mcp->mb[1]); | |
1da177e4 LT |
2103 | } else { |
2104 | /*EMPTY*/ | |
5f28d2d7 SK |
2105 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1060, |
2106 | "Done %s.\n", __func__); | |
1da177e4 LT |
2107 | } |
2108 | ||
2109 | return rval; | |
2110 | } | |
2111 | ||
1c7c6357 | 2112 | int |
7b867cf7 | 2113 | qla24xx_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, |
1c7c6357 AV |
2114 | uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt) |
2115 | { | |
2116 | int rval; | |
2117 | ||
2118 | struct logio_entry_24xx *lg; | |
2119 | dma_addr_t lg_dma; | |
2120 | uint32_t iop[2]; | |
7b867cf7 | 2121 | struct qla_hw_data *ha = vha->hw; |
2afa19a9 | 2122 | struct req_que *req; |
1c7c6357 | 2123 | |
5f28d2d7 SK |
2124 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1061, |
2125 | "Entered %s.\n", __func__); | |
1c7c6357 | 2126 | |
7163ea81 | 2127 | if (ha->flags.cpu_affinity_enabled) |
68ca949c AC |
2128 | req = ha->req_q_map[0]; |
2129 | else | |
2130 | req = vha->req; | |
2afa19a9 | 2131 | |
1c7c6357 AV |
2132 | lg = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &lg_dma); |
2133 | if (lg == NULL) { | |
7c3df132 SK |
2134 | ql_log(ql_log_warn, vha, 0x1062, |
2135 | "Failed to allocate login IOCB.\n"); | |
1c7c6357 AV |
2136 | return QLA_MEMORY_ALLOC_FAILED; |
2137 | } | |
2138 | memset(lg, 0, sizeof(struct logio_entry_24xx)); | |
2139 | ||
2140 | lg->entry_type = LOGINOUT_PORT_IOCB_TYPE; | |
2141 | lg->entry_count = 1; | |
2afa19a9 | 2142 | lg->handle = MAKE_HANDLE(req->id, lg->handle); |
1c7c6357 | 2143 | lg->nport_handle = cpu_to_le16(loop_id); |
ad950360 | 2144 | lg->control_flags = cpu_to_le16(LCF_COMMAND_PLOGI); |
1c7c6357 | 2145 | if (opt & BIT_0) |
ad950360 | 2146 | lg->control_flags |= cpu_to_le16(LCF_COND_PLOGI); |
8baa51a6 | 2147 | if (opt & BIT_1) |
ad950360 | 2148 | lg->control_flags |= cpu_to_le16(LCF_SKIP_PRLI); |
1c7c6357 AV |
2149 | lg->port_id[0] = al_pa; |
2150 | lg->port_id[1] = area; | |
2151 | lg->port_id[2] = domain; | |
7b867cf7 | 2152 | lg->vp_index = vha->vp_idx; |
7f45dd0b AV |
2153 | rval = qla2x00_issue_iocb_timeout(vha, lg, lg_dma, 0, |
2154 | (ha->r_a_tov / 10 * 2) + 2); | |
1c7c6357 | 2155 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
2156 | ql_dbg(ql_dbg_mbx, vha, 0x1063, |
2157 | "Failed to issue login IOCB (%x).\n", rval); | |
1c7c6357 | 2158 | } else if (lg->entry_status != 0) { |
7c3df132 SK |
2159 | ql_dbg(ql_dbg_mbx, vha, 0x1064, |
2160 | "Failed to complete IOCB -- error status (%x).\n", | |
2161 | lg->entry_status); | |
1c7c6357 | 2162 | rval = QLA_FUNCTION_FAILED; |
ad950360 | 2163 | } else if (lg->comp_status != cpu_to_le16(CS_COMPLETE)) { |
1c7c6357 AV |
2164 | iop[0] = le32_to_cpu(lg->io_parameter[0]); |
2165 | iop[1] = le32_to_cpu(lg->io_parameter[1]); | |
2166 | ||
7c3df132 SK |
2167 | ql_dbg(ql_dbg_mbx, vha, 0x1065, |
2168 | "Failed to complete IOCB -- completion status (%x) " | |
2169 | "ioparam=%x/%x.\n", le16_to_cpu(lg->comp_status), | |
2170 | iop[0], iop[1]); | |
1c7c6357 AV |
2171 | |
2172 | switch (iop[0]) { | |
2173 | case LSC_SCODE_PORTID_USED: | |
2174 | mb[0] = MBS_PORT_ID_USED; | |
2175 | mb[1] = LSW(iop[1]); | |
2176 | break; | |
2177 | case LSC_SCODE_NPORT_USED: | |
2178 | mb[0] = MBS_LOOP_ID_USED; | |
2179 | break; | |
2180 | case LSC_SCODE_NOLINK: | |
2181 | case LSC_SCODE_NOIOCB: | |
2182 | case LSC_SCODE_NOXCB: | |
2183 | case LSC_SCODE_CMD_FAILED: | |
2184 | case LSC_SCODE_NOFABRIC: | |
2185 | case LSC_SCODE_FW_NOT_READY: | |
2186 | case LSC_SCODE_NOT_LOGGED_IN: | |
2187 | case LSC_SCODE_NOPCB: | |
2188 | case LSC_SCODE_ELS_REJECT: | |
2189 | case LSC_SCODE_CMD_PARAM_ERR: | |
2190 | case LSC_SCODE_NONPORT: | |
2191 | case LSC_SCODE_LOGGED_IN: | |
2192 | case LSC_SCODE_NOFLOGI_ACC: | |
2193 | default: | |
2194 | mb[0] = MBS_COMMAND_ERROR; | |
2195 | break; | |
2196 | } | |
2197 | } else { | |
5f28d2d7 SK |
2198 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1066, |
2199 | "Done %s.\n", __func__); | |
1c7c6357 AV |
2200 | |
2201 | iop[0] = le32_to_cpu(lg->io_parameter[0]); | |
2202 | ||
2203 | mb[0] = MBS_COMMAND_COMPLETE; | |
2204 | mb[1] = 0; | |
2205 | if (iop[0] & BIT_4) { | |
2206 | if (iop[0] & BIT_8) | |
2207 | mb[1] |= BIT_1; | |
2208 | } else | |
2209 | mb[1] = BIT_0; | |
ad3e0eda AV |
2210 | |
2211 | /* Passback COS information. */ | |
2212 | mb[10] = 0; | |
2213 | if (lg->io_parameter[7] || lg->io_parameter[8]) | |
2214 | mb[10] |= BIT_0; /* Class 2. */ | |
2215 | if (lg->io_parameter[9] || lg->io_parameter[10]) | |
2216 | mb[10] |= BIT_1; /* Class 3. */ | |
ad950360 | 2217 | if (lg->io_parameter[0] & cpu_to_le32(BIT_7)) |
2d70c103 NB |
2218 | mb[10] |= BIT_7; /* Confirmed Completion |
2219 | * Allowed | |
2220 | */ | |
1c7c6357 AV |
2221 | } |
2222 | ||
2223 | dma_pool_free(ha->s_dma_pool, lg, lg_dma); | |
2224 | ||
2225 | return rval; | |
2226 | } | |
2227 | ||
1da177e4 LT |
2228 | /* |
2229 | * qla2x00_login_fabric | |
2230 | * Issue login fabric port mailbox command. | |
2231 | * | |
2232 | * Input: | |
2233 | * ha = adapter block pointer. | |
2234 | * loop_id = device loop ID. | |
2235 | * domain = device domain. | |
2236 | * area = device area. | |
2237 | * al_pa = device AL_PA. | |
2238 | * status = pointer for return status. | |
2239 | * opt = command options. | |
2240 | * TARGET_QUEUE_LOCK must be released. | |
2241 | * ADAPTER_STATE_LOCK must be released. | |
2242 | * | |
2243 | * Returns: | |
2244 | * qla2x00 local function return status code. | |
2245 | * | |
2246 | * Context: | |
2247 | * Kernel context. | |
2248 | */ | |
2249 | int | |
7b867cf7 | 2250 | qla2x00_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, |
1da177e4 LT |
2251 | uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt) |
2252 | { | |
2253 | int rval; | |
2254 | mbx_cmd_t mc; | |
2255 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 2256 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 2257 | |
5f28d2d7 SK |
2258 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1067, |
2259 | "Entered %s.\n", __func__); | |
1da177e4 LT |
2260 | |
2261 | mcp->mb[0] = MBC_LOGIN_FABRIC_PORT; | |
2262 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
2263 | if (HAS_EXTENDED_IDS(ha)) { | |
2264 | mcp->mb[1] = loop_id; | |
2265 | mcp->mb[10] = opt; | |
2266 | mcp->out_mb |= MBX_10; | |
2267 | } else { | |
2268 | mcp->mb[1] = (loop_id << 8) | opt; | |
2269 | } | |
2270 | mcp->mb[2] = domain; | |
2271 | mcp->mb[3] = area << 8 | al_pa; | |
2272 | ||
2273 | mcp->in_mb = MBX_7|MBX_6|MBX_2|MBX_1|MBX_0; | |
2274 | mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2); | |
2275 | mcp->flags = 0; | |
7b867cf7 | 2276 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2277 | |
2278 | /* Return mailbox statuses. */ | |
2279 | if (mb != NULL) { | |
2280 | mb[0] = mcp->mb[0]; | |
2281 | mb[1] = mcp->mb[1]; | |
2282 | mb[2] = mcp->mb[2]; | |
2283 | mb[6] = mcp->mb[6]; | |
2284 | mb[7] = mcp->mb[7]; | |
ad3e0eda AV |
2285 | /* COS retrieved from Get-Port-Database mailbox command. */ |
2286 | mb[10] = 0; | |
1da177e4 LT |
2287 | } |
2288 | ||
2289 | if (rval != QLA_SUCCESS) { | |
2290 | /* RLU tmp code: need to change main mailbox_command function to | |
2291 | * return ok even when the mailbox completion value is not | |
2292 | * SUCCESS. The caller needs to be responsible to interpret | |
2293 | * the return values of this mailbox command if we're not | |
2294 | * to change too much of the existing code. | |
2295 | */ | |
2296 | if (mcp->mb[0] == 0x4001 || mcp->mb[0] == 0x4002 || | |
2297 | mcp->mb[0] == 0x4003 || mcp->mb[0] == 0x4005 || | |
2298 | mcp->mb[0] == 0x4006) | |
2299 | rval = QLA_SUCCESS; | |
2300 | ||
2301 | /*EMPTY*/ | |
7c3df132 SK |
2302 | ql_dbg(ql_dbg_mbx, vha, 0x1068, |
2303 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x.\n", | |
2304 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2]); | |
1da177e4 LT |
2305 | } else { |
2306 | /*EMPTY*/ | |
5f28d2d7 SK |
2307 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1069, |
2308 | "Done %s.\n", __func__); | |
1da177e4 LT |
2309 | } |
2310 | ||
2311 | return rval; | |
2312 | } | |
2313 | ||
2314 | /* | |
2315 | * qla2x00_login_local_device | |
2316 | * Issue login loop port mailbox command. | |
fa2a1ce5 | 2317 | * |
1da177e4 LT |
2318 | * Input: |
2319 | * ha = adapter block pointer. | |
2320 | * loop_id = device loop ID. | |
2321 | * opt = command options. | |
fa2a1ce5 | 2322 | * |
1da177e4 LT |
2323 | * Returns: |
2324 | * Return status code. | |
fa2a1ce5 | 2325 | * |
1da177e4 LT |
2326 | * Context: |
2327 | * Kernel context. | |
fa2a1ce5 | 2328 | * |
1da177e4 LT |
2329 | */ |
2330 | int | |
7b867cf7 | 2331 | qla2x00_login_local_device(scsi_qla_host_t *vha, fc_port_t *fcport, |
1da177e4 LT |
2332 | uint16_t *mb_ret, uint8_t opt) |
2333 | { | |
2334 | int rval; | |
2335 | mbx_cmd_t mc; | |
2336 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 2337 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 2338 | |
5f28d2d7 SK |
2339 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x106a, |
2340 | "Entered %s.\n", __func__); | |
7c3df132 | 2341 | |
e428924c | 2342 | if (IS_FWI2_CAPABLE(ha)) |
7b867cf7 | 2343 | return qla24xx_login_fabric(vha, fcport->loop_id, |
9a52a57c AV |
2344 | fcport->d_id.b.domain, fcport->d_id.b.area, |
2345 | fcport->d_id.b.al_pa, mb_ret, opt); | |
2346 | ||
1da177e4 LT |
2347 | mcp->mb[0] = MBC_LOGIN_LOOP_PORT; |
2348 | if (HAS_EXTENDED_IDS(ha)) | |
9a52a57c | 2349 | mcp->mb[1] = fcport->loop_id; |
1da177e4 | 2350 | else |
9a52a57c | 2351 | mcp->mb[1] = fcport->loop_id << 8; |
1da177e4 LT |
2352 | mcp->mb[2] = opt; |
2353 | mcp->out_mb = MBX_2|MBX_1|MBX_0; | |
2354 | mcp->in_mb = MBX_7|MBX_6|MBX_1|MBX_0; | |
2355 | mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2); | |
2356 | mcp->flags = 0; | |
7b867cf7 | 2357 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2358 | |
2359 | /* Return mailbox statuses. */ | |
2360 | if (mb_ret != NULL) { | |
2361 | mb_ret[0] = mcp->mb[0]; | |
2362 | mb_ret[1] = mcp->mb[1]; | |
2363 | mb_ret[6] = mcp->mb[6]; | |
2364 | mb_ret[7] = mcp->mb[7]; | |
2365 | } | |
2366 | ||
2367 | if (rval != QLA_SUCCESS) { | |
2368 | /* AV tmp code: need to change main mailbox_command function to | |
2369 | * return ok even when the mailbox completion value is not | |
2370 | * SUCCESS. The caller needs to be responsible to interpret | |
2371 | * the return values of this mailbox command if we're not | |
2372 | * to change too much of the existing code. | |
2373 | */ | |
2374 | if (mcp->mb[0] == 0x4005 || mcp->mb[0] == 0x4006) | |
2375 | rval = QLA_SUCCESS; | |
2376 | ||
7c3df132 SK |
2377 | ql_dbg(ql_dbg_mbx, vha, 0x106b, |
2378 | "Failed=%x mb[0]=%x mb[1]=%x mb[6]=%x mb[7]=%x.\n", | |
2379 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[6], mcp->mb[7]); | |
1da177e4 LT |
2380 | } else { |
2381 | /*EMPTY*/ | |
5f28d2d7 SK |
2382 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x106c, |
2383 | "Done %s.\n", __func__); | |
1da177e4 LT |
2384 | } |
2385 | ||
2386 | return (rval); | |
2387 | } | |
2388 | ||
1c7c6357 | 2389 | int |
7b867cf7 | 2390 | qla24xx_fabric_logout(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, |
1c7c6357 AV |
2391 | uint8_t area, uint8_t al_pa) |
2392 | { | |
2393 | int rval; | |
2394 | struct logio_entry_24xx *lg; | |
2395 | dma_addr_t lg_dma; | |
7b867cf7 | 2396 | struct qla_hw_data *ha = vha->hw; |
2afa19a9 | 2397 | struct req_que *req; |
1c7c6357 | 2398 | |
5f28d2d7 SK |
2399 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x106d, |
2400 | "Entered %s.\n", __func__); | |
1c7c6357 AV |
2401 | |
2402 | lg = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &lg_dma); | |
2403 | if (lg == NULL) { | |
7c3df132 SK |
2404 | ql_log(ql_log_warn, vha, 0x106e, |
2405 | "Failed to allocate logout IOCB.\n"); | |
1c7c6357 AV |
2406 | return QLA_MEMORY_ALLOC_FAILED; |
2407 | } | |
2408 | memset(lg, 0, sizeof(struct logio_entry_24xx)); | |
2409 | ||
2afa19a9 AC |
2410 | if (ql2xmaxqueues > 1) |
2411 | req = ha->req_q_map[0]; | |
2412 | else | |
2413 | req = vha->req; | |
1c7c6357 AV |
2414 | lg->entry_type = LOGINOUT_PORT_IOCB_TYPE; |
2415 | lg->entry_count = 1; | |
2afa19a9 | 2416 | lg->handle = MAKE_HANDLE(req->id, lg->handle); |
1c7c6357 AV |
2417 | lg->nport_handle = cpu_to_le16(loop_id); |
2418 | lg->control_flags = | |
ad950360 | 2419 | cpu_to_le16(LCF_COMMAND_LOGO|LCF_IMPL_LOGO| |
c8d6691b | 2420 | LCF_FREE_NPORT); |
1c7c6357 AV |
2421 | lg->port_id[0] = al_pa; |
2422 | lg->port_id[1] = area; | |
2423 | lg->port_id[2] = domain; | |
7b867cf7 | 2424 | lg->vp_index = vha->vp_idx; |
7f45dd0b AV |
2425 | rval = qla2x00_issue_iocb_timeout(vha, lg, lg_dma, 0, |
2426 | (ha->r_a_tov / 10 * 2) + 2); | |
1c7c6357 | 2427 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
2428 | ql_dbg(ql_dbg_mbx, vha, 0x106f, |
2429 | "Failed to issue logout IOCB (%x).\n", rval); | |
1c7c6357 | 2430 | } else if (lg->entry_status != 0) { |
7c3df132 SK |
2431 | ql_dbg(ql_dbg_mbx, vha, 0x1070, |
2432 | "Failed to complete IOCB -- error status (%x).\n", | |
2433 | lg->entry_status); | |
1c7c6357 | 2434 | rval = QLA_FUNCTION_FAILED; |
ad950360 | 2435 | } else if (lg->comp_status != cpu_to_le16(CS_COMPLETE)) { |
7c3df132 SK |
2436 | ql_dbg(ql_dbg_mbx, vha, 0x1071, |
2437 | "Failed to complete IOCB -- completion status (%x) " | |
2438 | "ioparam=%x/%x.\n", le16_to_cpu(lg->comp_status), | |
1c7c6357 | 2439 | le32_to_cpu(lg->io_parameter[0]), |
7c3df132 | 2440 | le32_to_cpu(lg->io_parameter[1])); |
1c7c6357 AV |
2441 | } else { |
2442 | /*EMPTY*/ | |
5f28d2d7 SK |
2443 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1072, |
2444 | "Done %s.\n", __func__); | |
1c7c6357 AV |
2445 | } |
2446 | ||
2447 | dma_pool_free(ha->s_dma_pool, lg, lg_dma); | |
2448 | ||
2449 | return rval; | |
2450 | } | |
2451 | ||
1da177e4 LT |
2452 | /* |
2453 | * qla2x00_fabric_logout | |
2454 | * Issue logout fabric port mailbox command. | |
2455 | * | |
2456 | * Input: | |
2457 | * ha = adapter block pointer. | |
2458 | * loop_id = device loop ID. | |
2459 | * TARGET_QUEUE_LOCK must be released. | |
2460 | * ADAPTER_STATE_LOCK must be released. | |
2461 | * | |
2462 | * Returns: | |
2463 | * qla2x00 local function return status code. | |
2464 | * | |
2465 | * Context: | |
2466 | * Kernel context. | |
2467 | */ | |
2468 | int | |
7b867cf7 | 2469 | qla2x00_fabric_logout(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, |
1c7c6357 | 2470 | uint8_t area, uint8_t al_pa) |
1da177e4 LT |
2471 | { |
2472 | int rval; | |
2473 | mbx_cmd_t mc; | |
2474 | mbx_cmd_t *mcp = &mc; | |
2475 | ||
5f28d2d7 SK |
2476 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1073, |
2477 | "Entered %s.\n", __func__); | |
1da177e4 LT |
2478 | |
2479 | mcp->mb[0] = MBC_LOGOUT_FABRIC_PORT; | |
2480 | mcp->out_mb = MBX_1|MBX_0; | |
7b867cf7 | 2481 | if (HAS_EXTENDED_IDS(vha->hw)) { |
1da177e4 LT |
2482 | mcp->mb[1] = loop_id; |
2483 | mcp->mb[10] = 0; | |
2484 | mcp->out_mb |= MBX_10; | |
2485 | } else { | |
2486 | mcp->mb[1] = loop_id << 8; | |
2487 | } | |
2488 | ||
2489 | mcp->in_mb = MBX_1|MBX_0; | |
b93480e3 | 2490 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 2491 | mcp->flags = 0; |
7b867cf7 | 2492 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2493 | |
2494 | if (rval != QLA_SUCCESS) { | |
2495 | /*EMPTY*/ | |
7c3df132 SK |
2496 | ql_dbg(ql_dbg_mbx, vha, 0x1074, |
2497 | "Failed=%x mb[1]=%x.\n", rval, mcp->mb[1]); | |
1da177e4 LT |
2498 | } else { |
2499 | /*EMPTY*/ | |
5f28d2d7 SK |
2500 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1075, |
2501 | "Done %s.\n", __func__); | |
1da177e4 LT |
2502 | } |
2503 | ||
2504 | return rval; | |
2505 | } | |
2506 | ||
2507 | /* | |
2508 | * qla2x00_full_login_lip | |
2509 | * Issue full login LIP mailbox command. | |
2510 | * | |
2511 | * Input: | |
2512 | * ha = adapter block pointer. | |
2513 | * TARGET_QUEUE_LOCK must be released. | |
2514 | * ADAPTER_STATE_LOCK must be released. | |
2515 | * | |
2516 | * Returns: | |
2517 | * qla2x00 local function return status code. | |
2518 | * | |
2519 | * Context: | |
2520 | * Kernel context. | |
2521 | */ | |
2522 | int | |
7b867cf7 | 2523 | qla2x00_full_login_lip(scsi_qla_host_t *vha) |
1da177e4 LT |
2524 | { |
2525 | int rval; | |
2526 | mbx_cmd_t mc; | |
2527 | mbx_cmd_t *mcp = &mc; | |
2528 | ||
5f28d2d7 SK |
2529 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1076, |
2530 | "Entered %s.\n", __func__); | |
1da177e4 LT |
2531 | |
2532 | mcp->mb[0] = MBC_LIP_FULL_LOGIN; | |
7b867cf7 | 2533 | mcp->mb[1] = IS_FWI2_CAPABLE(vha->hw) ? BIT_3 : 0; |
0c8c39af | 2534 | mcp->mb[2] = 0; |
1da177e4 LT |
2535 | mcp->mb[3] = 0; |
2536 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
2537 | mcp->in_mb = MBX_0; | |
b93480e3 | 2538 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 2539 | mcp->flags = 0; |
7b867cf7 | 2540 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2541 | |
2542 | if (rval != QLA_SUCCESS) { | |
2543 | /*EMPTY*/ | |
7c3df132 | 2544 | ql_dbg(ql_dbg_mbx, vha, 0x1077, "Failed=%x.\n", rval); |
1da177e4 LT |
2545 | } else { |
2546 | /*EMPTY*/ | |
5f28d2d7 SK |
2547 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1078, |
2548 | "Done %s.\n", __func__); | |
1da177e4 LT |
2549 | } |
2550 | ||
2551 | return rval; | |
2552 | } | |
2553 | ||
2554 | /* | |
2555 | * qla2x00_get_id_list | |
2556 | * | |
2557 | * Input: | |
2558 | * ha = adapter block pointer. | |
2559 | * | |
2560 | * Returns: | |
2561 | * qla2x00 local function return status code. | |
2562 | * | |
2563 | * Context: | |
2564 | * Kernel context. | |
2565 | */ | |
2566 | int | |
7b867cf7 | 2567 | qla2x00_get_id_list(scsi_qla_host_t *vha, void *id_list, dma_addr_t id_list_dma, |
1da177e4 LT |
2568 | uint16_t *entries) |
2569 | { | |
2570 | int rval; | |
2571 | mbx_cmd_t mc; | |
2572 | mbx_cmd_t *mcp = &mc; | |
2573 | ||
5f28d2d7 SK |
2574 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1079, |
2575 | "Entered %s.\n", __func__); | |
1da177e4 LT |
2576 | |
2577 | if (id_list == NULL) | |
2578 | return QLA_FUNCTION_FAILED; | |
2579 | ||
2580 | mcp->mb[0] = MBC_GET_ID_LIST; | |
1c7c6357 | 2581 | mcp->out_mb = MBX_0; |
7b867cf7 | 2582 | if (IS_FWI2_CAPABLE(vha->hw)) { |
1c7c6357 AV |
2583 | mcp->mb[2] = MSW(id_list_dma); |
2584 | mcp->mb[3] = LSW(id_list_dma); | |
2585 | mcp->mb[6] = MSW(MSD(id_list_dma)); | |
2586 | mcp->mb[7] = LSW(MSD(id_list_dma)); | |
247ec457 | 2587 | mcp->mb[8] = 0; |
7b867cf7 | 2588 | mcp->mb[9] = vha->vp_idx; |
2c3dfe3f | 2589 | mcp->out_mb |= MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2; |
1c7c6357 AV |
2590 | } else { |
2591 | mcp->mb[1] = MSW(id_list_dma); | |
2592 | mcp->mb[2] = LSW(id_list_dma); | |
2593 | mcp->mb[3] = MSW(MSD(id_list_dma)); | |
2594 | mcp->mb[6] = LSW(MSD(id_list_dma)); | |
2595 | mcp->out_mb |= MBX_6|MBX_3|MBX_2|MBX_1; | |
2596 | } | |
1da177e4 | 2597 | mcp->in_mb = MBX_1|MBX_0; |
b93480e3 | 2598 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 2599 | mcp->flags = 0; |
7b867cf7 | 2600 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2601 | |
2602 | if (rval != QLA_SUCCESS) { | |
2603 | /*EMPTY*/ | |
7c3df132 | 2604 | ql_dbg(ql_dbg_mbx, vha, 0x107a, "Failed=%x.\n", rval); |
1da177e4 LT |
2605 | } else { |
2606 | *entries = mcp->mb[1]; | |
5f28d2d7 SK |
2607 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x107b, |
2608 | "Done %s.\n", __func__); | |
1da177e4 LT |
2609 | } |
2610 | ||
2611 | return rval; | |
2612 | } | |
2613 | ||
2614 | /* | |
2615 | * qla2x00_get_resource_cnts | |
2616 | * Get current firmware resource counts. | |
2617 | * | |
2618 | * Input: | |
2619 | * ha = adapter block pointer. | |
2620 | * | |
2621 | * Returns: | |
2622 | * qla2x00 local function return status code. | |
2623 | * | |
2624 | * Context: | |
2625 | * Kernel context. | |
2626 | */ | |
2627 | int | |
03e8c680 | 2628 | qla2x00_get_resource_cnts(scsi_qla_host_t *vha) |
1da177e4 | 2629 | { |
03e8c680 | 2630 | struct qla_hw_data *ha = vha->hw; |
1da177e4 LT |
2631 | int rval; |
2632 | mbx_cmd_t mc; | |
2633 | mbx_cmd_t *mcp = &mc; | |
2634 | ||
5f28d2d7 SK |
2635 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x107c, |
2636 | "Entered %s.\n", __func__); | |
1da177e4 LT |
2637 | |
2638 | mcp->mb[0] = MBC_GET_RESOURCE_COUNTS; | |
2639 | mcp->out_mb = MBX_0; | |
4d0ea247 | 2640 | mcp->in_mb = MBX_11|MBX_10|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; |
f73cb695 | 2641 | if (IS_QLA81XX(vha->hw) || IS_QLA83XX(vha->hw) || IS_QLA27XX(vha->hw)) |
f3a0a77e | 2642 | mcp->in_mb |= MBX_12; |
b93480e3 | 2643 | mcp->tov = MBX_TOV_SECONDS; |
1da177e4 | 2644 | mcp->flags = 0; |
7b867cf7 | 2645 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2646 | |
2647 | if (rval != QLA_SUCCESS) { | |
2648 | /*EMPTY*/ | |
7c3df132 SK |
2649 | ql_dbg(ql_dbg_mbx, vha, 0x107d, |
2650 | "Failed mb[0]=%x.\n", mcp->mb[0]); | |
1da177e4 | 2651 | } else { |
5f28d2d7 | 2652 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x107e, |
7c3df132 SK |
2653 | "Done %s mb1=%x mb2=%x mb3=%x mb6=%x mb7=%x mb10=%x " |
2654 | "mb11=%x mb12=%x.\n", __func__, mcp->mb[1], mcp->mb[2], | |
2655 | mcp->mb[3], mcp->mb[6], mcp->mb[7], mcp->mb[10], | |
2656 | mcp->mb[11], mcp->mb[12]); | |
1da177e4 | 2657 | |
03e8c680 QT |
2658 | ha->orig_fw_tgt_xcb_count = mcp->mb[1]; |
2659 | ha->cur_fw_tgt_xcb_count = mcp->mb[2]; | |
2660 | ha->cur_fw_xcb_count = mcp->mb[3]; | |
2661 | ha->orig_fw_xcb_count = mcp->mb[6]; | |
2662 | ha->cur_fw_iocb_count = mcp->mb[7]; | |
2663 | ha->orig_fw_iocb_count = mcp->mb[10]; | |
2664 | if (ha->flags.npiv_supported) | |
2665 | ha->max_npiv_vports = mcp->mb[11]; | |
2666 | if (IS_QLA81XX(ha) || IS_QLA83XX(ha) || IS_QLA27XX(ha)) | |
2667 | ha->fw_max_fcf_count = mcp->mb[12]; | |
1da177e4 LT |
2668 | } |
2669 | ||
2670 | return (rval); | |
2671 | } | |
2672 | ||
1da177e4 LT |
2673 | /* |
2674 | * qla2x00_get_fcal_position_map | |
2675 | * Get FCAL (LILP) position map using mailbox command | |
2676 | * | |
2677 | * Input: | |
2678 | * ha = adapter state pointer. | |
2679 | * pos_map = buffer pointer (can be NULL). | |
2680 | * | |
2681 | * Returns: | |
2682 | * qla2x00 local function return status code. | |
2683 | * | |
2684 | * Context: | |
2685 | * Kernel context. | |
2686 | */ | |
2687 | int | |
7b867cf7 | 2688 | qla2x00_get_fcal_position_map(scsi_qla_host_t *vha, char *pos_map) |
1da177e4 LT |
2689 | { |
2690 | int rval; | |
2691 | mbx_cmd_t mc; | |
2692 | mbx_cmd_t *mcp = &mc; | |
2693 | char *pmap; | |
2694 | dma_addr_t pmap_dma; | |
7b867cf7 | 2695 | struct qla_hw_data *ha = vha->hw; |
1da177e4 | 2696 | |
5f28d2d7 SK |
2697 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x107f, |
2698 | "Entered %s.\n", __func__); | |
7c3df132 | 2699 | |
4b89258c | 2700 | pmap = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &pmap_dma); |
1da177e4 | 2701 | if (pmap == NULL) { |
7c3df132 SK |
2702 | ql_log(ql_log_warn, vha, 0x1080, |
2703 | "Memory alloc failed.\n"); | |
1da177e4 LT |
2704 | return QLA_MEMORY_ALLOC_FAILED; |
2705 | } | |
2706 | memset(pmap, 0, FCAL_MAP_SIZE); | |
2707 | ||
2708 | mcp->mb[0] = MBC_GET_FC_AL_POSITION_MAP; | |
2709 | mcp->mb[2] = MSW(pmap_dma); | |
2710 | mcp->mb[3] = LSW(pmap_dma); | |
2711 | mcp->mb[6] = MSW(MSD(pmap_dma)); | |
2712 | mcp->mb[7] = LSW(MSD(pmap_dma)); | |
2713 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_0; | |
2714 | mcp->in_mb = MBX_1|MBX_0; | |
2715 | mcp->buf_size = FCAL_MAP_SIZE; | |
2716 | mcp->flags = MBX_DMA_IN; | |
2717 | mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2); | |
7b867cf7 | 2718 | rval = qla2x00_mailbox_command(vha, mcp); |
1da177e4 LT |
2719 | |
2720 | if (rval == QLA_SUCCESS) { | |
5f28d2d7 | 2721 | ql_dbg(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1081, |
7c3df132 SK |
2722 | "mb0/mb1=%x/%X FC/AL position map size (%x).\n", |
2723 | mcp->mb[0], mcp->mb[1], (unsigned)pmap[0]); | |
2724 | ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x111d, | |
2725 | pmap, pmap[0] + 1); | |
1da177e4 LT |
2726 | |
2727 | if (pos_map) | |
2728 | memcpy(pos_map, pmap, FCAL_MAP_SIZE); | |
2729 | } | |
2730 | dma_pool_free(ha->s_dma_pool, pmap, pmap_dma); | |
2731 | ||
2732 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 2733 | ql_dbg(ql_dbg_mbx, vha, 0x1082, "Failed=%x.\n", rval); |
1da177e4 | 2734 | } else { |
5f28d2d7 SK |
2735 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1083, |
2736 | "Done %s.\n", __func__); | |
1da177e4 LT |
2737 | } |
2738 | ||
2739 | return rval; | |
2740 | } | |
392e2f65 AV |
2741 | |
2742 | /* | |
2743 | * qla2x00_get_link_status | |
2744 | * | |
2745 | * Input: | |
2746 | * ha = adapter block pointer. | |
2747 | * loop_id = device loop ID. | |
2748 | * ret_buf = pointer to link status return buffer. | |
2749 | * | |
2750 | * Returns: | |
2751 | * 0 = success. | |
2752 | * BIT_0 = mem alloc error. | |
2753 | * BIT_1 = mailbox error. | |
2754 | */ | |
2755 | int | |
7b867cf7 | 2756 | qla2x00_get_link_status(scsi_qla_host_t *vha, uint16_t loop_id, |
43ef0580 | 2757 | struct link_statistics *stats, dma_addr_t stats_dma) |
392e2f65 AV |
2758 | { |
2759 | int rval; | |
2760 | mbx_cmd_t mc; | |
2761 | mbx_cmd_t *mcp = &mc; | |
da08ef5c | 2762 | uint32_t *iter, dwords; |
7b867cf7 | 2763 | struct qla_hw_data *ha = vha->hw; |
392e2f65 | 2764 | |
5f28d2d7 SK |
2765 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1084, |
2766 | "Entered %s.\n", __func__); | |
392e2f65 | 2767 | |
392e2f65 | 2768 | mcp->mb[0] = MBC_GET_LINK_STATUS; |
43ef0580 AV |
2769 | mcp->mb[2] = MSW(stats_dma); |
2770 | mcp->mb[3] = LSW(stats_dma); | |
2771 | mcp->mb[6] = MSW(MSD(stats_dma)); | |
2772 | mcp->mb[7] = LSW(MSD(stats_dma)); | |
392e2f65 AV |
2773 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_0; |
2774 | mcp->in_mb = MBX_0; | |
e428924c | 2775 | if (IS_FWI2_CAPABLE(ha)) { |
392e2f65 AV |
2776 | mcp->mb[1] = loop_id; |
2777 | mcp->mb[4] = 0; | |
2778 | mcp->mb[10] = 0; | |
2779 | mcp->out_mb |= MBX_10|MBX_4|MBX_1; | |
2780 | mcp->in_mb |= MBX_1; | |
2781 | } else if (HAS_EXTENDED_IDS(ha)) { | |
2782 | mcp->mb[1] = loop_id; | |
2783 | mcp->mb[10] = 0; | |
2784 | mcp->out_mb |= MBX_10|MBX_1; | |
2785 | } else { | |
2786 | mcp->mb[1] = loop_id << 8; | |
2787 | mcp->out_mb |= MBX_1; | |
2788 | } | |
b93480e3 | 2789 | mcp->tov = MBX_TOV_SECONDS; |
392e2f65 | 2790 | mcp->flags = IOCTL_CMD; |
7b867cf7 | 2791 | rval = qla2x00_mailbox_command(vha, mcp); |
392e2f65 AV |
2792 | |
2793 | if (rval == QLA_SUCCESS) { | |
2794 | if (mcp->mb[0] != MBS_COMMAND_COMPLETE) { | |
7c3df132 SK |
2795 | ql_dbg(ql_dbg_mbx, vha, 0x1085, |
2796 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
43ef0580 | 2797 | rval = QLA_FUNCTION_FAILED; |
392e2f65 | 2798 | } else { |
43ef0580 | 2799 | /* Copy over data -- firmware data is LE. */ |
5f28d2d7 SK |
2800 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1086, |
2801 | "Done %s.\n", __func__); | |
243de676 HZ |
2802 | dwords = offsetof(struct link_statistics, |
2803 | link_up_cnt) / 4; | |
da08ef5c JC |
2804 | iter = &stats->link_fail_cnt; |
2805 | for ( ; dwords--; iter++) | |
2806 | le32_to_cpus(iter); | |
392e2f65 AV |
2807 | } |
2808 | } else { | |
2809 | /* Failed. */ | |
7c3df132 | 2810 | ql_dbg(ql_dbg_mbx, vha, 0x1087, "Failed=%x.\n", rval); |
392e2f65 AV |
2811 | } |
2812 | ||
392e2f65 AV |
2813 | return rval; |
2814 | } | |
2815 | ||
2816 | int | |
7b867cf7 | 2817 | qla24xx_get_isp_stats(scsi_qla_host_t *vha, struct link_statistics *stats, |
43ef0580 | 2818 | dma_addr_t stats_dma) |
1c7c6357 AV |
2819 | { |
2820 | int rval; | |
2821 | mbx_cmd_t mc; | |
2822 | mbx_cmd_t *mcp = &mc; | |
da08ef5c | 2823 | uint32_t *iter, dwords; |
1c7c6357 | 2824 | |
5f28d2d7 SK |
2825 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1088, |
2826 | "Entered %s.\n", __func__); | |
1c7c6357 | 2827 | |
1c7c6357 | 2828 | mcp->mb[0] = MBC_GET_LINK_PRIV_STATS; |
43ef0580 AV |
2829 | mcp->mb[2] = MSW(stats_dma); |
2830 | mcp->mb[3] = LSW(stats_dma); | |
2831 | mcp->mb[6] = MSW(MSD(stats_dma)); | |
2832 | mcp->mb[7] = LSW(MSD(stats_dma)); | |
2833 | mcp->mb[8] = sizeof(struct link_statistics) / 4; | |
7b867cf7 | 2834 | mcp->mb[9] = vha->vp_idx; |
1c7c6357 | 2835 | mcp->mb[10] = 0; |
43ef0580 | 2836 | mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0; |
1c7c6357 | 2837 | mcp->in_mb = MBX_2|MBX_1|MBX_0; |
b93480e3 | 2838 | mcp->tov = MBX_TOV_SECONDS; |
1c7c6357 | 2839 | mcp->flags = IOCTL_CMD; |
7b867cf7 | 2840 | rval = qla2x00_mailbox_command(vha, mcp); |
1c7c6357 AV |
2841 | |
2842 | if (rval == QLA_SUCCESS) { | |
2843 | if (mcp->mb[0] != MBS_COMMAND_COMPLETE) { | |
7c3df132 SK |
2844 | ql_dbg(ql_dbg_mbx, vha, 0x1089, |
2845 | "Failed mb[0]=%x.\n", mcp->mb[0]); | |
43ef0580 | 2846 | rval = QLA_FUNCTION_FAILED; |
1c7c6357 | 2847 | } else { |
5f28d2d7 SK |
2848 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x108a, |
2849 | "Done %s.\n", __func__); | |
1c7c6357 | 2850 | /* Copy over data -- firmware data is LE. */ |
43ef0580 | 2851 | dwords = sizeof(struct link_statistics) / 4; |
da08ef5c JC |
2852 | iter = &stats->link_fail_cnt; |
2853 | for ( ; dwords--; iter++) | |
2854 | le32_to_cpus(iter); | |
1c7c6357 AV |
2855 | } |
2856 | } else { | |
2857 | /* Failed. */ | |
7c3df132 | 2858 | ql_dbg(ql_dbg_mbx, vha, 0x108b, "Failed=%x.\n", rval); |
1c7c6357 AV |
2859 | } |
2860 | ||
1c7c6357 AV |
2861 | return rval; |
2862 | } | |
1c7c6357 AV |
2863 | |
2864 | int | |
2afa19a9 | 2865 | qla24xx_abort_command(srb_t *sp) |
1c7c6357 AV |
2866 | { |
2867 | int rval; | |
1c7c6357 AV |
2868 | unsigned long flags = 0; |
2869 | ||
2870 | struct abort_entry_24xx *abt; | |
2871 | dma_addr_t abt_dma; | |
2872 | uint32_t handle; | |
2afa19a9 AC |
2873 | fc_port_t *fcport = sp->fcport; |
2874 | struct scsi_qla_host *vha = fcport->vha; | |
7b867cf7 | 2875 | struct qla_hw_data *ha = vha->hw; |
67c2e93a | 2876 | struct req_que *req = vha->req; |
1c7c6357 | 2877 | |
5f28d2d7 SK |
2878 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x108c, |
2879 | "Entered %s.\n", __func__); | |
1c7c6357 | 2880 | |
4440e46d AB |
2881 | if (ql2xasynctmfenable) |
2882 | return qla24xx_async_abort_command(sp); | |
2883 | ||
7b867cf7 | 2884 | spin_lock_irqsave(&ha->hardware_lock, flags); |
8d93f550 | 2885 | for (handle = 1; handle < req->num_outstanding_cmds; handle++) { |
7b867cf7 | 2886 | if (req->outstanding_cmds[handle] == sp) |
1c7c6357 AV |
2887 | break; |
2888 | } | |
7b867cf7 | 2889 | spin_unlock_irqrestore(&ha->hardware_lock, flags); |
8d93f550 | 2890 | if (handle == req->num_outstanding_cmds) { |
1c7c6357 AV |
2891 | /* Command not found. */ |
2892 | return QLA_FUNCTION_FAILED; | |
2893 | } | |
2894 | ||
2895 | abt = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &abt_dma); | |
2896 | if (abt == NULL) { | |
7c3df132 SK |
2897 | ql_log(ql_log_warn, vha, 0x108d, |
2898 | "Failed to allocate abort IOCB.\n"); | |
1c7c6357 AV |
2899 | return QLA_MEMORY_ALLOC_FAILED; |
2900 | } | |
2901 | memset(abt, 0, sizeof(struct abort_entry_24xx)); | |
2902 | ||
2903 | abt->entry_type = ABORT_IOCB_TYPE; | |
2904 | abt->entry_count = 1; | |
2afa19a9 | 2905 | abt->handle = MAKE_HANDLE(req->id, abt->handle); |
1c7c6357 | 2906 | abt->nport_handle = cpu_to_le16(fcport->loop_id); |
a74ec14f | 2907 | abt->handle_to_abort = MAKE_HANDLE(req->id, handle); |
1c7c6357 AV |
2908 | abt->port_id[0] = fcport->d_id.b.al_pa; |
2909 | abt->port_id[1] = fcport->d_id.b.area; | |
2910 | abt->port_id[2] = fcport->d_id.b.domain; | |
c6d39e23 | 2911 | abt->vp_index = fcport->vha->vp_idx; |
73208dfd AC |
2912 | |
2913 | abt->req_que_no = cpu_to_le16(req->id); | |
2914 | ||
7b867cf7 | 2915 | rval = qla2x00_issue_iocb(vha, abt, abt_dma, 0); |
1c7c6357 | 2916 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
2917 | ql_dbg(ql_dbg_mbx, vha, 0x108e, |
2918 | "Failed to issue IOCB (%x).\n", rval); | |
1c7c6357 | 2919 | } else if (abt->entry_status != 0) { |
7c3df132 SK |
2920 | ql_dbg(ql_dbg_mbx, vha, 0x108f, |
2921 | "Failed to complete IOCB -- error status (%x).\n", | |
2922 | abt->entry_status); | |
1c7c6357 | 2923 | rval = QLA_FUNCTION_FAILED; |
ad950360 | 2924 | } else if (abt->nport_handle != cpu_to_le16(0)) { |
7c3df132 SK |
2925 | ql_dbg(ql_dbg_mbx, vha, 0x1090, |
2926 | "Failed to complete IOCB -- completion status (%x).\n", | |
2927 | le16_to_cpu(abt->nport_handle)); | |
f934c9d0 CD |
2928 | if (abt->nport_handle == CS_IOCB_ERROR) |
2929 | rval = QLA_FUNCTION_PARAMETER_ERROR; | |
2930 | else | |
2931 | rval = QLA_FUNCTION_FAILED; | |
1c7c6357 | 2932 | } else { |
5f28d2d7 SK |
2933 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1091, |
2934 | "Done %s.\n", __func__); | |
1c7c6357 AV |
2935 | } |
2936 | ||
2937 | dma_pool_free(ha->s_dma_pool, abt, abt_dma); | |
2938 | ||
2939 | return rval; | |
2940 | } | |
2941 | ||
2942 | struct tsk_mgmt_cmd { | |
2943 | union { | |
2944 | struct tsk_mgmt_entry tsk; | |
2945 | struct sts_entry_24xx sts; | |
2946 | } p; | |
2947 | }; | |
2948 | ||
523ec773 AV |
2949 | static int |
2950 | __qla24xx_issue_tmf(char *name, uint32_t type, struct fc_port *fcport, | |
9cb78c16 | 2951 | uint64_t l, int tag) |
1c7c6357 | 2952 | { |
523ec773 | 2953 | int rval, rval2; |
1c7c6357 | 2954 | struct tsk_mgmt_cmd *tsk; |
9ca1d01f | 2955 | struct sts_entry_24xx *sts; |
1c7c6357 | 2956 | dma_addr_t tsk_dma; |
7b867cf7 AC |
2957 | scsi_qla_host_t *vha; |
2958 | struct qla_hw_data *ha; | |
73208dfd AC |
2959 | struct req_que *req; |
2960 | struct rsp_que *rsp; | |
1c7c6357 | 2961 | |
7b867cf7 AC |
2962 | vha = fcport->vha; |
2963 | ha = vha->hw; | |
2afa19a9 | 2964 | req = vha->req; |
7c3df132 | 2965 | |
5f28d2d7 SK |
2966 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1092, |
2967 | "Entered %s.\n", __func__); | |
7c3df132 | 2968 | |
7163ea81 | 2969 | if (ha->flags.cpu_affinity_enabled) |
68ca949c AC |
2970 | rsp = ha->rsp_q_map[tag + 1]; |
2971 | else | |
2972 | rsp = req->rsp; | |
7b867cf7 | 2973 | tsk = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &tsk_dma); |
1c7c6357 | 2974 | if (tsk == NULL) { |
7c3df132 SK |
2975 | ql_log(ql_log_warn, vha, 0x1093, |
2976 | "Failed to allocate task management IOCB.\n"); | |
1c7c6357 AV |
2977 | return QLA_MEMORY_ALLOC_FAILED; |
2978 | } | |
2979 | memset(tsk, 0, sizeof(struct tsk_mgmt_cmd)); | |
2980 | ||
2981 | tsk->p.tsk.entry_type = TSK_MGMT_IOCB_TYPE; | |
2982 | tsk->p.tsk.entry_count = 1; | |
2afa19a9 | 2983 | tsk->p.tsk.handle = MAKE_HANDLE(req->id, tsk->p.tsk.handle); |
1c7c6357 | 2984 | tsk->p.tsk.nport_handle = cpu_to_le16(fcport->loop_id); |
00a537b8 | 2985 | tsk->p.tsk.timeout = cpu_to_le16(ha->r_a_tov / 10 * 2); |
523ec773 | 2986 | tsk->p.tsk.control_flags = cpu_to_le32(type); |
1c7c6357 AV |
2987 | tsk->p.tsk.port_id[0] = fcport->d_id.b.al_pa; |
2988 | tsk->p.tsk.port_id[1] = fcport->d_id.b.area; | |
2989 | tsk->p.tsk.port_id[2] = fcport->d_id.b.domain; | |
c6d39e23 | 2990 | tsk->p.tsk.vp_index = fcport->vha->vp_idx; |
523ec773 AV |
2991 | if (type == TCF_LUN_RESET) { |
2992 | int_to_scsilun(l, &tsk->p.tsk.lun); | |
2993 | host_to_fcp_swap((uint8_t *)&tsk->p.tsk.lun, | |
2994 | sizeof(tsk->p.tsk.lun)); | |
2995 | } | |
2c3dfe3f | 2996 | |
9ca1d01f | 2997 | sts = &tsk->p.sts; |
7b867cf7 | 2998 | rval = qla2x00_issue_iocb(vha, tsk, tsk_dma, 0); |
1c7c6357 | 2999 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3000 | ql_dbg(ql_dbg_mbx, vha, 0x1094, |
3001 | "Failed to issue %s reset IOCB (%x).\n", name, rval); | |
9ca1d01f | 3002 | } else if (sts->entry_status != 0) { |
7c3df132 SK |
3003 | ql_dbg(ql_dbg_mbx, vha, 0x1095, |
3004 | "Failed to complete IOCB -- error status (%x).\n", | |
3005 | sts->entry_status); | |
1c7c6357 | 3006 | rval = QLA_FUNCTION_FAILED; |
ad950360 | 3007 | } else if (sts->comp_status != cpu_to_le16(CS_COMPLETE)) { |
7c3df132 SK |
3008 | ql_dbg(ql_dbg_mbx, vha, 0x1096, |
3009 | "Failed to complete IOCB -- completion status (%x).\n", | |
3010 | le16_to_cpu(sts->comp_status)); | |
9ca1d01f | 3011 | rval = QLA_FUNCTION_FAILED; |
97dec564 AV |
3012 | } else if (le16_to_cpu(sts->scsi_status) & |
3013 | SS_RESPONSE_INFO_LEN_VALID) { | |
3014 | if (le32_to_cpu(sts->rsp_data_len) < 4) { | |
5f28d2d7 | 3015 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1097, |
7c3df132 SK |
3016 | "Ignoring inconsistent data length -- not enough " |
3017 | "response info (%d).\n", | |
3018 | le32_to_cpu(sts->rsp_data_len)); | |
97dec564 | 3019 | } else if (sts->data[3]) { |
7c3df132 SK |
3020 | ql_dbg(ql_dbg_mbx, vha, 0x1098, |
3021 | "Failed to complete IOCB -- response (%x).\n", | |
3022 | sts->data[3]); | |
97dec564 AV |
3023 | rval = QLA_FUNCTION_FAILED; |
3024 | } | |
1c7c6357 AV |
3025 | } |
3026 | ||
3027 | /* Issue marker IOCB. */ | |
73208dfd | 3028 | rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, l, |
523ec773 AV |
3029 | type == TCF_LUN_RESET ? MK_SYNC_ID_LUN: MK_SYNC_ID); |
3030 | if (rval2 != QLA_SUCCESS) { | |
7c3df132 SK |
3031 | ql_dbg(ql_dbg_mbx, vha, 0x1099, |
3032 | "Failed to issue marker IOCB (%x).\n", rval2); | |
1c7c6357 | 3033 | } else { |
5f28d2d7 SK |
3034 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x109a, |
3035 | "Done %s.\n", __func__); | |
1c7c6357 AV |
3036 | } |
3037 | ||
7b867cf7 | 3038 | dma_pool_free(ha->s_dma_pool, tsk, tsk_dma); |
1c7c6357 AV |
3039 | |
3040 | return rval; | |
3041 | } | |
3042 | ||
523ec773 | 3043 | int |
9cb78c16 | 3044 | qla24xx_abort_target(struct fc_port *fcport, uint64_t l, int tag) |
523ec773 | 3045 | { |
3822263e MI |
3046 | struct qla_hw_data *ha = fcport->vha->hw; |
3047 | ||
3048 | if ((ql2xasynctmfenable) && IS_FWI2_CAPABLE(ha)) | |
3049 | return qla2x00_async_tm_cmd(fcport, TCF_TARGET_RESET, l, tag); | |
3050 | ||
2afa19a9 | 3051 | return __qla24xx_issue_tmf("Target", TCF_TARGET_RESET, fcport, l, tag); |
523ec773 AV |
3052 | } |
3053 | ||
3054 | int | |
9cb78c16 | 3055 | qla24xx_lun_reset(struct fc_port *fcport, uint64_t l, int tag) |
523ec773 | 3056 | { |
3822263e MI |
3057 | struct qla_hw_data *ha = fcport->vha->hw; |
3058 | ||
3059 | if ((ql2xasynctmfenable) && IS_FWI2_CAPABLE(ha)) | |
3060 | return qla2x00_async_tm_cmd(fcport, TCF_LUN_RESET, l, tag); | |
3061 | ||
2afa19a9 | 3062 | return __qla24xx_issue_tmf("Lun", TCF_LUN_RESET, fcport, l, tag); |
523ec773 AV |
3063 | } |
3064 | ||
1c7c6357 | 3065 | int |
7b867cf7 | 3066 | qla2x00_system_error(scsi_qla_host_t *vha) |
1c7c6357 AV |
3067 | { |
3068 | int rval; | |
3069 | mbx_cmd_t mc; | |
3070 | mbx_cmd_t *mcp = &mc; | |
7b867cf7 | 3071 | struct qla_hw_data *ha = vha->hw; |
1c7c6357 | 3072 | |
68af0811 | 3073 | if (!IS_QLA23XX(ha) && !IS_FWI2_CAPABLE(ha)) |
1c7c6357 AV |
3074 | return QLA_FUNCTION_FAILED; |
3075 | ||
5f28d2d7 SK |
3076 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x109b, |
3077 | "Entered %s.\n", __func__); | |
1c7c6357 AV |
3078 | |
3079 | mcp->mb[0] = MBC_GEN_SYSTEM_ERROR; | |
3080 | mcp->out_mb = MBX_0; | |
3081 | mcp->in_mb = MBX_0; | |
3082 | mcp->tov = 5; | |
3083 | mcp->flags = 0; | |
7b867cf7 | 3084 | rval = qla2x00_mailbox_command(vha, mcp); |
1c7c6357 AV |
3085 | |
3086 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 3087 | ql_dbg(ql_dbg_mbx, vha, 0x109c, "Failed=%x.\n", rval); |
1c7c6357 | 3088 | } else { |
5f28d2d7 SK |
3089 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x109d, |
3090 | "Done %s.\n", __func__); | |
1c7c6357 AV |
3091 | } |
3092 | ||
3093 | return rval; | |
3094 | } | |
3095 | ||
db64e930 JC |
3096 | int |
3097 | qla2x00_write_serdes_word(scsi_qla_host_t *vha, uint16_t addr, uint16_t data) | |
3098 | { | |
3099 | int rval; | |
3100 | mbx_cmd_t mc; | |
3101 | mbx_cmd_t *mcp = &mc; | |
3102 | ||
f299c7c2 JC |
3103 | if (!IS_QLA25XX(vha->hw) && !IS_QLA2031(vha->hw) && |
3104 | !IS_QLA27XX(vha->hw)) | |
db64e930 JC |
3105 | return QLA_FUNCTION_FAILED; |
3106 | ||
3107 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1182, | |
3108 | "Entered %s.\n", __func__); | |
3109 | ||
3110 | mcp->mb[0] = MBC_WRITE_SERDES; | |
3111 | mcp->mb[1] = addr; | |
064135e0 AV |
3112 | if (IS_QLA2031(vha->hw)) |
3113 | mcp->mb[2] = data & 0xff; | |
3114 | else | |
3115 | mcp->mb[2] = data; | |
3116 | ||
db64e930 JC |
3117 | mcp->mb[3] = 0; |
3118 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
3119 | mcp->in_mb = MBX_0; | |
3120 | mcp->tov = MBX_TOV_SECONDS; | |
3121 | mcp->flags = 0; | |
3122 | rval = qla2x00_mailbox_command(vha, mcp); | |
3123 | ||
3124 | if (rval != QLA_SUCCESS) { | |
3125 | ql_dbg(ql_dbg_mbx, vha, 0x1183, | |
3126 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
3127 | } else { | |
3128 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1184, | |
3129 | "Done %s.\n", __func__); | |
3130 | } | |
3131 | ||
3132 | return rval; | |
3133 | } | |
3134 | ||
3135 | int | |
3136 | qla2x00_read_serdes_word(scsi_qla_host_t *vha, uint16_t addr, uint16_t *data) | |
3137 | { | |
3138 | int rval; | |
3139 | mbx_cmd_t mc; | |
3140 | mbx_cmd_t *mcp = &mc; | |
3141 | ||
f299c7c2 JC |
3142 | if (!IS_QLA25XX(vha->hw) && !IS_QLA2031(vha->hw) && |
3143 | !IS_QLA27XX(vha->hw)) | |
db64e930 JC |
3144 | return QLA_FUNCTION_FAILED; |
3145 | ||
3146 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1185, | |
3147 | "Entered %s.\n", __func__); | |
3148 | ||
3149 | mcp->mb[0] = MBC_READ_SERDES; | |
3150 | mcp->mb[1] = addr; | |
3151 | mcp->mb[3] = 0; | |
3152 | mcp->out_mb = MBX_3|MBX_1|MBX_0; | |
3153 | mcp->in_mb = MBX_1|MBX_0; | |
3154 | mcp->tov = MBX_TOV_SECONDS; | |
3155 | mcp->flags = 0; | |
3156 | rval = qla2x00_mailbox_command(vha, mcp); | |
3157 | ||
064135e0 AV |
3158 | if (IS_QLA2031(vha->hw)) |
3159 | *data = mcp->mb[1] & 0xff; | |
3160 | else | |
3161 | *data = mcp->mb[1]; | |
db64e930 JC |
3162 | |
3163 | if (rval != QLA_SUCCESS) { | |
3164 | ql_dbg(ql_dbg_mbx, vha, 0x1186, | |
3165 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
3166 | } else { | |
3167 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1187, | |
3168 | "Done %s.\n", __func__); | |
3169 | } | |
3170 | ||
3171 | return rval; | |
3172 | } | |
3173 | ||
e8887c51 JC |
3174 | int |
3175 | qla8044_write_serdes_word(scsi_qla_host_t *vha, uint32_t addr, uint32_t data) | |
3176 | { | |
3177 | int rval; | |
3178 | mbx_cmd_t mc; | |
3179 | mbx_cmd_t *mcp = &mc; | |
3180 | ||
3181 | if (!IS_QLA8044(vha->hw)) | |
3182 | return QLA_FUNCTION_FAILED; | |
3183 | ||
3184 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1186, | |
3185 | "Entered %s.\n", __func__); | |
3186 | ||
3187 | mcp->mb[0] = MBC_SET_GET_ETH_SERDES_REG; | |
3188 | mcp->mb[1] = HCS_WRITE_SERDES; | |
3189 | mcp->mb[3] = LSW(addr); | |
3190 | mcp->mb[4] = MSW(addr); | |
3191 | mcp->mb[5] = LSW(data); | |
3192 | mcp->mb[6] = MSW(data); | |
3193 | mcp->out_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_1|MBX_0; | |
3194 | mcp->in_mb = MBX_0; | |
3195 | mcp->tov = MBX_TOV_SECONDS; | |
3196 | mcp->flags = 0; | |
3197 | rval = qla2x00_mailbox_command(vha, mcp); | |
3198 | ||
3199 | if (rval != QLA_SUCCESS) { | |
3200 | ql_dbg(ql_dbg_mbx, vha, 0x1187, | |
3201 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
3202 | } else { | |
3203 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1188, | |
3204 | "Done %s.\n", __func__); | |
3205 | } | |
3206 | ||
3207 | return rval; | |
3208 | } | |
3209 | ||
3210 | int | |
3211 | qla8044_read_serdes_word(scsi_qla_host_t *vha, uint32_t addr, uint32_t *data) | |
3212 | { | |
3213 | int rval; | |
3214 | mbx_cmd_t mc; | |
3215 | mbx_cmd_t *mcp = &mc; | |
3216 | ||
3217 | if (!IS_QLA8044(vha->hw)) | |
3218 | return QLA_FUNCTION_FAILED; | |
3219 | ||
3220 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1189, | |
3221 | "Entered %s.\n", __func__); | |
3222 | ||
3223 | mcp->mb[0] = MBC_SET_GET_ETH_SERDES_REG; | |
3224 | mcp->mb[1] = HCS_READ_SERDES; | |
3225 | mcp->mb[3] = LSW(addr); | |
3226 | mcp->mb[4] = MSW(addr); | |
3227 | mcp->out_mb = MBX_4|MBX_3|MBX_1|MBX_0; | |
3228 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
3229 | mcp->tov = MBX_TOV_SECONDS; | |
3230 | mcp->flags = 0; | |
3231 | rval = qla2x00_mailbox_command(vha, mcp); | |
3232 | ||
3233 | *data = mcp->mb[2] << 16 | mcp->mb[1]; | |
3234 | ||
3235 | if (rval != QLA_SUCCESS) { | |
3236 | ql_dbg(ql_dbg_mbx, vha, 0x118a, | |
3237 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
3238 | } else { | |
3239 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x118b, | |
3240 | "Done %s.\n", __func__); | |
3241 | } | |
3242 | ||
3243 | return rval; | |
3244 | } | |
3245 | ||
1c7c6357 AV |
3246 | /** |
3247 | * qla2x00_set_serdes_params() - | |
3248 | * @ha: HA context | |
3249 | * | |
3250 | * Returns | |
3251 | */ | |
3252 | int | |
7b867cf7 | 3253 | qla2x00_set_serdes_params(scsi_qla_host_t *vha, uint16_t sw_em_1g, |
1c7c6357 AV |
3254 | uint16_t sw_em_2g, uint16_t sw_em_4g) |
3255 | { | |
3256 | int rval; | |
3257 | mbx_cmd_t mc; | |
3258 | mbx_cmd_t *mcp = &mc; | |
3259 | ||
5f28d2d7 SK |
3260 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x109e, |
3261 | "Entered %s.\n", __func__); | |
1c7c6357 AV |
3262 | |
3263 | mcp->mb[0] = MBC_SERDES_PARAMS; | |
3264 | mcp->mb[1] = BIT_0; | |
fdbc6833 AV |
3265 | mcp->mb[2] = sw_em_1g | BIT_15; |
3266 | mcp->mb[3] = sw_em_2g | BIT_15; | |
3267 | mcp->mb[4] = sw_em_4g | BIT_15; | |
1c7c6357 AV |
3268 | mcp->out_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; |
3269 | mcp->in_mb = MBX_0; | |
b93480e3 | 3270 | mcp->tov = MBX_TOV_SECONDS; |
1c7c6357 | 3271 | mcp->flags = 0; |
7b867cf7 | 3272 | rval = qla2x00_mailbox_command(vha, mcp); |
1c7c6357 AV |
3273 | |
3274 | if (rval != QLA_SUCCESS) { | |
3275 | /*EMPTY*/ | |
7c3df132 SK |
3276 | ql_dbg(ql_dbg_mbx, vha, 0x109f, |
3277 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
1c7c6357 AV |
3278 | } else { |
3279 | /*EMPTY*/ | |
5f28d2d7 SK |
3280 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a0, |
3281 | "Done %s.\n", __func__); | |
1c7c6357 AV |
3282 | } |
3283 | ||
3284 | return rval; | |
3285 | } | |
f6ef3b18 AV |
3286 | |
3287 | int | |
7b867cf7 | 3288 | qla2x00_stop_firmware(scsi_qla_host_t *vha) |
f6ef3b18 AV |
3289 | { |
3290 | int rval; | |
3291 | mbx_cmd_t mc; | |
3292 | mbx_cmd_t *mcp = &mc; | |
3293 | ||
7b867cf7 | 3294 | if (!IS_FWI2_CAPABLE(vha->hw)) |
f6ef3b18 AV |
3295 | return QLA_FUNCTION_FAILED; |
3296 | ||
5f28d2d7 SK |
3297 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a1, |
3298 | "Entered %s.\n", __func__); | |
f6ef3b18 AV |
3299 | |
3300 | mcp->mb[0] = MBC_STOP_FIRMWARE; | |
4ba988db AV |
3301 | mcp->mb[1] = 0; |
3302 | mcp->out_mb = MBX_1|MBX_0; | |
f6ef3b18 AV |
3303 | mcp->in_mb = MBX_0; |
3304 | mcp->tov = 5; | |
3305 | mcp->flags = 0; | |
7b867cf7 | 3306 | rval = qla2x00_mailbox_command(vha, mcp); |
f6ef3b18 AV |
3307 | |
3308 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 3309 | ql_dbg(ql_dbg_mbx, vha, 0x10a2, "Failed=%x.\n", rval); |
b469a7cb AV |
3310 | if (mcp->mb[0] == MBS_INVALID_COMMAND) |
3311 | rval = QLA_INVALID_COMMAND; | |
f6ef3b18 | 3312 | } else { |
5f28d2d7 SK |
3313 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a3, |
3314 | "Done %s.\n", __func__); | |
f6ef3b18 AV |
3315 | } |
3316 | ||
3317 | return rval; | |
3318 | } | |
a7a167bf AV |
3319 | |
3320 | int | |
7b867cf7 | 3321 | qla2x00_enable_eft_trace(scsi_qla_host_t *vha, dma_addr_t eft_dma, |
a7a167bf AV |
3322 | uint16_t buffers) |
3323 | { | |
3324 | int rval; | |
3325 | mbx_cmd_t mc; | |
3326 | mbx_cmd_t *mcp = &mc; | |
3327 | ||
5f28d2d7 SK |
3328 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a4, |
3329 | "Entered %s.\n", __func__); | |
7c3df132 | 3330 | |
7b867cf7 | 3331 | if (!IS_FWI2_CAPABLE(vha->hw)) |
a7a167bf AV |
3332 | return QLA_FUNCTION_FAILED; |
3333 | ||
85880801 AV |
3334 | if (unlikely(pci_channel_offline(vha->hw->pdev))) |
3335 | return QLA_FUNCTION_FAILED; | |
3336 | ||
a7a167bf | 3337 | mcp->mb[0] = MBC_TRACE_CONTROL; |
00b6bd25 AV |
3338 | mcp->mb[1] = TC_EFT_ENABLE; |
3339 | mcp->mb[2] = LSW(eft_dma); | |
3340 | mcp->mb[3] = MSW(eft_dma); | |
3341 | mcp->mb[4] = LSW(MSD(eft_dma)); | |
3342 | mcp->mb[5] = MSW(MSD(eft_dma)); | |
3343 | mcp->mb[6] = buffers; | |
3344 | mcp->mb[7] = TC_AEN_DISABLE; | |
3345 | mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
a7a167bf | 3346 | mcp->in_mb = MBX_1|MBX_0; |
b93480e3 | 3347 | mcp->tov = MBX_TOV_SECONDS; |
a7a167bf | 3348 | mcp->flags = 0; |
7b867cf7 | 3349 | rval = qla2x00_mailbox_command(vha, mcp); |
00b6bd25 | 3350 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3351 | ql_dbg(ql_dbg_mbx, vha, 0x10a5, |
3352 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
3353 | rval, mcp->mb[0], mcp->mb[1]); | |
00b6bd25 | 3354 | } else { |
5f28d2d7 SK |
3355 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a6, |
3356 | "Done %s.\n", __func__); | |
00b6bd25 AV |
3357 | } |
3358 | ||
3359 | return rval; | |
3360 | } | |
a7a167bf | 3361 | |
00b6bd25 | 3362 | int |
7b867cf7 | 3363 | qla2x00_disable_eft_trace(scsi_qla_host_t *vha) |
00b6bd25 AV |
3364 | { |
3365 | int rval; | |
3366 | mbx_cmd_t mc; | |
3367 | mbx_cmd_t *mcp = &mc; | |
3368 | ||
5f28d2d7 SK |
3369 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a7, |
3370 | "Entered %s.\n", __func__); | |
7c3df132 | 3371 | |
7b867cf7 | 3372 | if (!IS_FWI2_CAPABLE(vha->hw)) |
00b6bd25 AV |
3373 | return QLA_FUNCTION_FAILED; |
3374 | ||
85880801 AV |
3375 | if (unlikely(pci_channel_offline(vha->hw->pdev))) |
3376 | return QLA_FUNCTION_FAILED; | |
3377 | ||
00b6bd25 AV |
3378 | mcp->mb[0] = MBC_TRACE_CONTROL; |
3379 | mcp->mb[1] = TC_EFT_DISABLE; | |
3380 | mcp->out_mb = MBX_1|MBX_0; | |
3381 | mcp->in_mb = MBX_1|MBX_0; | |
b93480e3 | 3382 | mcp->tov = MBX_TOV_SECONDS; |
00b6bd25 | 3383 | mcp->flags = 0; |
7b867cf7 | 3384 | rval = qla2x00_mailbox_command(vha, mcp); |
a7a167bf | 3385 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3386 | ql_dbg(ql_dbg_mbx, vha, 0x10a8, |
3387 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
3388 | rval, mcp->mb[0], mcp->mb[1]); | |
a7a167bf | 3389 | } else { |
5f28d2d7 SK |
3390 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10a9, |
3391 | "Done %s.\n", __func__); | |
a7a167bf AV |
3392 | } |
3393 | ||
3394 | return rval; | |
3395 | } | |
3396 | ||
df613b96 | 3397 | int |
7b867cf7 | 3398 | qla2x00_enable_fce_trace(scsi_qla_host_t *vha, dma_addr_t fce_dma, |
df613b96 AV |
3399 | uint16_t buffers, uint16_t *mb, uint32_t *dwords) |
3400 | { | |
3401 | int rval; | |
3402 | mbx_cmd_t mc; | |
3403 | mbx_cmd_t *mcp = &mc; | |
3404 | ||
5f28d2d7 SK |
3405 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10aa, |
3406 | "Entered %s.\n", __func__); | |
7c3df132 | 3407 | |
6246b8a1 | 3408 | if (!IS_QLA25XX(vha->hw) && !IS_QLA81XX(vha->hw) && |
f73cb695 | 3409 | !IS_QLA83XX(vha->hw) && !IS_QLA27XX(vha->hw)) |
df613b96 AV |
3410 | return QLA_FUNCTION_FAILED; |
3411 | ||
85880801 AV |
3412 | if (unlikely(pci_channel_offline(vha->hw->pdev))) |
3413 | return QLA_FUNCTION_FAILED; | |
3414 | ||
df613b96 AV |
3415 | mcp->mb[0] = MBC_TRACE_CONTROL; |
3416 | mcp->mb[1] = TC_FCE_ENABLE; | |
3417 | mcp->mb[2] = LSW(fce_dma); | |
3418 | mcp->mb[3] = MSW(fce_dma); | |
3419 | mcp->mb[4] = LSW(MSD(fce_dma)); | |
3420 | mcp->mb[5] = MSW(MSD(fce_dma)); | |
3421 | mcp->mb[6] = buffers; | |
3422 | mcp->mb[7] = TC_AEN_DISABLE; | |
3423 | mcp->mb[8] = 0; | |
3424 | mcp->mb[9] = TC_FCE_DEFAULT_RX_SIZE; | |
3425 | mcp->mb[10] = TC_FCE_DEFAULT_TX_SIZE; | |
3426 | mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2| | |
3427 | MBX_1|MBX_0; | |
3428 | mcp->in_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
b93480e3 | 3429 | mcp->tov = MBX_TOV_SECONDS; |
df613b96 | 3430 | mcp->flags = 0; |
7b867cf7 | 3431 | rval = qla2x00_mailbox_command(vha, mcp); |
df613b96 | 3432 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3433 | ql_dbg(ql_dbg_mbx, vha, 0x10ab, |
3434 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
3435 | rval, mcp->mb[0], mcp->mb[1]); | |
df613b96 | 3436 | } else { |
5f28d2d7 SK |
3437 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ac, |
3438 | "Done %s.\n", __func__); | |
df613b96 AV |
3439 | |
3440 | if (mb) | |
3441 | memcpy(mb, mcp->mb, 8 * sizeof(*mb)); | |
3442 | if (dwords) | |
fa0926df | 3443 | *dwords = buffers; |
df613b96 AV |
3444 | } |
3445 | ||
3446 | return rval; | |
3447 | } | |
3448 | ||
3449 | int | |
7b867cf7 | 3450 | qla2x00_disable_fce_trace(scsi_qla_host_t *vha, uint64_t *wr, uint64_t *rd) |
df613b96 AV |
3451 | { |
3452 | int rval; | |
3453 | mbx_cmd_t mc; | |
3454 | mbx_cmd_t *mcp = &mc; | |
3455 | ||
5f28d2d7 SK |
3456 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ad, |
3457 | "Entered %s.\n", __func__); | |
7c3df132 | 3458 | |
7b867cf7 | 3459 | if (!IS_FWI2_CAPABLE(vha->hw)) |
df613b96 AV |
3460 | return QLA_FUNCTION_FAILED; |
3461 | ||
85880801 AV |
3462 | if (unlikely(pci_channel_offline(vha->hw->pdev))) |
3463 | return QLA_FUNCTION_FAILED; | |
3464 | ||
df613b96 AV |
3465 | mcp->mb[0] = MBC_TRACE_CONTROL; |
3466 | mcp->mb[1] = TC_FCE_DISABLE; | |
3467 | mcp->mb[2] = TC_FCE_DISABLE_TRACE; | |
3468 | mcp->out_mb = MBX_2|MBX_1|MBX_0; | |
3469 | mcp->in_mb = MBX_9|MBX_8|MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2| | |
3470 | MBX_1|MBX_0; | |
b93480e3 | 3471 | mcp->tov = MBX_TOV_SECONDS; |
df613b96 | 3472 | mcp->flags = 0; |
7b867cf7 | 3473 | rval = qla2x00_mailbox_command(vha, mcp); |
df613b96 | 3474 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3475 | ql_dbg(ql_dbg_mbx, vha, 0x10ae, |
3476 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
3477 | rval, mcp->mb[0], mcp->mb[1]); | |
df613b96 | 3478 | } else { |
5f28d2d7 SK |
3479 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10af, |
3480 | "Done %s.\n", __func__); | |
df613b96 AV |
3481 | |
3482 | if (wr) | |
3483 | *wr = (uint64_t) mcp->mb[5] << 48 | | |
3484 | (uint64_t) mcp->mb[4] << 32 | | |
3485 | (uint64_t) mcp->mb[3] << 16 | | |
3486 | (uint64_t) mcp->mb[2]; | |
3487 | if (rd) | |
3488 | *rd = (uint64_t) mcp->mb[9] << 48 | | |
3489 | (uint64_t) mcp->mb[8] << 32 | | |
3490 | (uint64_t) mcp->mb[7] << 16 | | |
3491 | (uint64_t) mcp->mb[6]; | |
3492 | } | |
3493 | ||
3494 | return rval; | |
3495 | } | |
3496 | ||
6e98016c GM |
3497 | int |
3498 | qla2x00_get_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id, | |
3499 | uint16_t *port_speed, uint16_t *mb) | |
3500 | { | |
3501 | int rval; | |
3502 | mbx_cmd_t mc; | |
3503 | mbx_cmd_t *mcp = &mc; | |
3504 | ||
5f28d2d7 SK |
3505 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b0, |
3506 | "Entered %s.\n", __func__); | |
7c3df132 | 3507 | |
6e98016c GM |
3508 | if (!IS_IIDMA_CAPABLE(vha->hw)) |
3509 | return QLA_FUNCTION_FAILED; | |
3510 | ||
6e98016c GM |
3511 | mcp->mb[0] = MBC_PORT_PARAMS; |
3512 | mcp->mb[1] = loop_id; | |
3513 | mcp->mb[2] = mcp->mb[3] = 0; | |
3514 | mcp->mb[9] = vha->vp_idx; | |
3515 | mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0; | |
3516 | mcp->in_mb = MBX_3|MBX_1|MBX_0; | |
3517 | mcp->tov = MBX_TOV_SECONDS; | |
3518 | mcp->flags = 0; | |
3519 | rval = qla2x00_mailbox_command(vha, mcp); | |
3520 | ||
3521 | /* Return mailbox statuses. */ | |
3522 | if (mb != NULL) { | |
3523 | mb[0] = mcp->mb[0]; | |
3524 | mb[1] = mcp->mb[1]; | |
3525 | mb[3] = mcp->mb[3]; | |
3526 | } | |
3527 | ||
3528 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 3529 | ql_dbg(ql_dbg_mbx, vha, 0x10b1, "Failed=%x.\n", rval); |
6e98016c | 3530 | } else { |
5f28d2d7 SK |
3531 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b2, |
3532 | "Done %s.\n", __func__); | |
6e98016c GM |
3533 | if (port_speed) |
3534 | *port_speed = mcp->mb[3]; | |
3535 | } | |
3536 | ||
3537 | return rval; | |
3538 | } | |
3539 | ||
d8b45213 | 3540 | int |
7b867cf7 | 3541 | qla2x00_set_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id, |
d8b45213 AV |
3542 | uint16_t port_speed, uint16_t *mb) |
3543 | { | |
3544 | int rval; | |
3545 | mbx_cmd_t mc; | |
3546 | mbx_cmd_t *mcp = &mc; | |
3547 | ||
5f28d2d7 SK |
3548 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b3, |
3549 | "Entered %s.\n", __func__); | |
7c3df132 | 3550 | |
7b867cf7 | 3551 | if (!IS_IIDMA_CAPABLE(vha->hw)) |
d8b45213 AV |
3552 | return QLA_FUNCTION_FAILED; |
3553 | ||
d8b45213 AV |
3554 | mcp->mb[0] = MBC_PORT_PARAMS; |
3555 | mcp->mb[1] = loop_id; | |
3556 | mcp->mb[2] = BIT_0; | |
6246b8a1 | 3557 | if (IS_CNA_CAPABLE(vha->hw)) |
1bb39548 HZ |
3558 | mcp->mb[3] = port_speed & (BIT_5|BIT_4|BIT_3|BIT_2|BIT_1|BIT_0); |
3559 | else | |
3560 | mcp->mb[3] = port_speed & (BIT_2|BIT_1|BIT_0); | |
3561 | mcp->mb[9] = vha->vp_idx; | |
3562 | mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0; | |
3563 | mcp->in_mb = MBX_3|MBX_1|MBX_0; | |
b93480e3 | 3564 | mcp->tov = MBX_TOV_SECONDS; |
d8b45213 | 3565 | mcp->flags = 0; |
7b867cf7 | 3566 | rval = qla2x00_mailbox_command(vha, mcp); |
d8b45213 AV |
3567 | |
3568 | /* Return mailbox statuses. */ | |
3569 | if (mb != NULL) { | |
3570 | mb[0] = mcp->mb[0]; | |
3571 | mb[1] = mcp->mb[1]; | |
3572 | mb[3] = mcp->mb[3]; | |
d8b45213 AV |
3573 | } |
3574 | ||
3575 | if (rval != QLA_SUCCESS) { | |
5f28d2d7 SK |
3576 | ql_dbg(ql_dbg_mbx, vha, 0x10b4, |
3577 | "Failed=%x.\n", rval); | |
d8b45213 | 3578 | } else { |
5f28d2d7 SK |
3579 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b5, |
3580 | "Done %s.\n", __func__); | |
d8b45213 AV |
3581 | } |
3582 | ||
3583 | return rval; | |
3584 | } | |
2c3dfe3f | 3585 | |
2c3dfe3f | 3586 | void |
7b867cf7 | 3587 | qla24xx_report_id_acquisition(scsi_qla_host_t *vha, |
2c3dfe3f SJ |
3588 | struct vp_rpt_id_entry_24xx *rptid_entry) |
3589 | { | |
3590 | uint8_t vp_idx; | |
c6852c4c | 3591 | uint16_t stat = le16_to_cpu(rptid_entry->vp_idx); |
7b867cf7 AC |
3592 | struct qla_hw_data *ha = vha->hw; |
3593 | scsi_qla_host_t *vp; | |
feafb7b1 | 3594 | unsigned long flags; |
4ac8d4ca | 3595 | int found; |
2c3dfe3f | 3596 | |
5f28d2d7 SK |
3597 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b6, |
3598 | "Entered %s.\n", __func__); | |
7c3df132 | 3599 | |
2c3dfe3f SJ |
3600 | if (rptid_entry->entry_status != 0) |
3601 | return; | |
2c3dfe3f SJ |
3602 | |
3603 | if (rptid_entry->format == 0) { | |
5f28d2d7 | 3604 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b7, |
7c3df132 SK |
3605 | "Format 0 : Number of VPs setup %d, number of " |
3606 | "VPs acquired %d.\n", | |
3607 | MSB(le16_to_cpu(rptid_entry->vp_count)), | |
3608 | LSB(le16_to_cpu(rptid_entry->vp_count))); | |
5f28d2d7 | 3609 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b8, |
7c3df132 SK |
3610 | "Primary port id %02x%02x%02x.\n", |
3611 | rptid_entry->port_id[2], rptid_entry->port_id[1], | |
3612 | rptid_entry->port_id[0]); | |
2c3dfe3f | 3613 | } else if (rptid_entry->format == 1) { |
c6852c4c | 3614 | vp_idx = LSB(stat); |
5f28d2d7 | 3615 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10b9, |
7c3df132 SK |
3616 | "Format 1: VP[%d] enabled - status %d - with " |
3617 | "port id %02x%02x%02x.\n", vp_idx, MSB(stat), | |
2c3dfe3f | 3618 | rptid_entry->port_id[2], rptid_entry->port_id[1], |
7c3df132 | 3619 | rptid_entry->port_id[0]); |
531a82d1 | 3620 | |
969a6199 SC |
3621 | /* buffer to buffer credit flag */ |
3622 | vha->flags.bbcr_enable = (rptid_entry->bbcr & 0xf) != 0; | |
3623 | ||
7c9c4766 JC |
3624 | /* FA-WWN is only for physical port */ |
3625 | if (!vp_idx) { | |
3626 | void *wwpn = ha->init_cb->port_name; | |
3627 | ||
3628 | if (!MSB(stat)) { | |
3629 | if (rptid_entry->vp_idx_map[1] & BIT_6) | |
3630 | wwpn = rptid_entry->reserved_4 + 8; | |
3631 | } | |
3632 | memcpy(vha->port_name, wwpn, WWN_SIZE); | |
3633 | fc_host_port_name(vha->host) = | |
3634 | wwn_to_u64(vha->port_name); | |
3635 | ql_dbg(ql_dbg_mbx, vha, 0x1018, | |
3636 | "FA-WWN portname %016llx (%x)\n", | |
3637 | fc_host_port_name(vha->host), MSB(stat)); | |
3638 | } | |
3639 | ||
531a82d1 | 3640 | vp = vha; |
7c9c4766 | 3641 | if (vp_idx == 0) |
531a82d1 | 3642 | goto reg_needed; |
2c3dfe3f | 3643 | |
681e014b | 3644 | if (MSB(stat) != 0 && MSB(stat) != 2) { |
7c3df132 SK |
3645 | ql_dbg(ql_dbg_mbx, vha, 0x10ba, |
3646 | "Could not acquire ID for VP[%d].\n", vp_idx); | |
2c3dfe3f | 3647 | return; |
81eb9b49 | 3648 | } |
2c3dfe3f | 3649 | |
4ac8d4ca | 3650 | found = 0; |
feafb7b1 | 3651 | spin_lock_irqsave(&ha->vport_slock, flags); |
4ac8d4ca AV |
3652 | list_for_each_entry(vp, &ha->vp_list, list) { |
3653 | if (vp_idx == vp->vp_idx) { | |
3654 | found = 1; | |
2c3dfe3f | 3655 | break; |
4ac8d4ca AV |
3656 | } |
3657 | } | |
feafb7b1 AE |
3658 | spin_unlock_irqrestore(&ha->vport_slock, flags); |
3659 | ||
4ac8d4ca | 3660 | if (!found) |
2c3dfe3f SJ |
3661 | return; |
3662 | ||
7b867cf7 AC |
3663 | vp->d_id.b.domain = rptid_entry->port_id[2]; |
3664 | vp->d_id.b.area = rptid_entry->port_id[1]; | |
3665 | vp->d_id.b.al_pa = rptid_entry->port_id[0]; | |
2c3dfe3f SJ |
3666 | |
3667 | /* | |
3668 | * Cannot configure here as we are still sitting on the | |
3669 | * response queue. Handle it in dpc context. | |
3670 | */ | |
7b867cf7 | 3671 | set_bit(VP_IDX_ACQUIRED, &vp->vp_flags); |
2c3dfe3f | 3672 | |
531a82d1 AV |
3673 | reg_needed: |
3674 | set_bit(REGISTER_FC4_NEEDED, &vp->dpc_flags); | |
3675 | set_bit(REGISTER_FDMI_NEEDED, &vp->dpc_flags); | |
3676 | set_bit(VP_DPC_NEEDED, &vha->dpc_flags); | |
7b867cf7 | 3677 | qla2xxx_wake_dpc(vha); |
2c3dfe3f SJ |
3678 | } |
3679 | } | |
3680 | ||
3681 | /* | |
3682 | * qla24xx_modify_vp_config | |
3683 | * Change VP configuration for vha | |
3684 | * | |
3685 | * Input: | |
3686 | * vha = adapter block pointer. | |
3687 | * | |
3688 | * Returns: | |
3689 | * qla2xxx local function return status code. | |
3690 | * | |
3691 | * Context: | |
3692 | * Kernel context. | |
3693 | */ | |
3694 | int | |
3695 | qla24xx_modify_vp_config(scsi_qla_host_t *vha) | |
3696 | { | |
3697 | int rval; | |
3698 | struct vp_config_entry_24xx *vpmod; | |
3699 | dma_addr_t vpmod_dma; | |
7b867cf7 AC |
3700 | struct qla_hw_data *ha = vha->hw; |
3701 | struct scsi_qla_host *base_vha = pci_get_drvdata(ha->pdev); | |
2c3dfe3f SJ |
3702 | |
3703 | /* This can be called by the parent */ | |
2c3dfe3f | 3704 | |
5f28d2d7 SK |
3705 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10bb, |
3706 | "Entered %s.\n", __func__); | |
7c3df132 | 3707 | |
7b867cf7 | 3708 | vpmod = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &vpmod_dma); |
2c3dfe3f | 3709 | if (!vpmod) { |
7c3df132 SK |
3710 | ql_log(ql_log_warn, vha, 0x10bc, |
3711 | "Failed to allocate modify VP IOCB.\n"); | |
2c3dfe3f SJ |
3712 | return QLA_MEMORY_ALLOC_FAILED; |
3713 | } | |
3714 | ||
3715 | memset(vpmod, 0, sizeof(struct vp_config_entry_24xx)); | |
3716 | vpmod->entry_type = VP_CONFIG_IOCB_TYPE; | |
3717 | vpmod->entry_count = 1; | |
3718 | vpmod->command = VCT_COMMAND_MOD_ENABLE_VPS; | |
3719 | vpmod->vp_count = 1; | |
3720 | vpmod->vp_index1 = vha->vp_idx; | |
3721 | vpmod->options_idx1 = BIT_3|BIT_4|BIT_5; | |
2d70c103 NB |
3722 | |
3723 | qlt_modify_vp_config(vha, vpmod); | |
3724 | ||
2c3dfe3f SJ |
3725 | memcpy(vpmod->node_name_idx1, vha->node_name, WWN_SIZE); |
3726 | memcpy(vpmod->port_name_idx1, vha->port_name, WWN_SIZE); | |
3727 | vpmod->entry_count = 1; | |
3728 | ||
7b867cf7 | 3729 | rval = qla2x00_issue_iocb(base_vha, vpmod, vpmod_dma, 0); |
2c3dfe3f | 3730 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3731 | ql_dbg(ql_dbg_mbx, vha, 0x10bd, |
3732 | "Failed to issue VP config IOCB (%x).\n", rval); | |
2c3dfe3f | 3733 | } else if (vpmod->comp_status != 0) { |
7c3df132 SK |
3734 | ql_dbg(ql_dbg_mbx, vha, 0x10be, |
3735 | "Failed to complete IOCB -- error status (%x).\n", | |
3736 | vpmod->comp_status); | |
2c3dfe3f | 3737 | rval = QLA_FUNCTION_FAILED; |
ad950360 | 3738 | } else if (vpmod->comp_status != cpu_to_le16(CS_COMPLETE)) { |
7c3df132 SK |
3739 | ql_dbg(ql_dbg_mbx, vha, 0x10bf, |
3740 | "Failed to complete IOCB -- completion status (%x).\n", | |
3741 | le16_to_cpu(vpmod->comp_status)); | |
2c3dfe3f SJ |
3742 | rval = QLA_FUNCTION_FAILED; |
3743 | } else { | |
3744 | /* EMPTY */ | |
5f28d2d7 SK |
3745 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10c0, |
3746 | "Done %s.\n", __func__); | |
2c3dfe3f SJ |
3747 | fc_vport_set_state(vha->fc_vport, FC_VPORT_INITIALIZING); |
3748 | } | |
7b867cf7 | 3749 | dma_pool_free(ha->s_dma_pool, vpmod, vpmod_dma); |
2c3dfe3f SJ |
3750 | |
3751 | return rval; | |
3752 | } | |
3753 | ||
3754 | /* | |
3755 | * qla24xx_control_vp | |
3756 | * Enable a virtual port for given host | |
3757 | * | |
3758 | * Input: | |
3759 | * ha = adapter block pointer. | |
3760 | * vhba = virtual adapter (unused) | |
3761 | * index = index number for enabled VP | |
3762 | * | |
3763 | * Returns: | |
3764 | * qla2xxx local function return status code. | |
3765 | * | |
3766 | * Context: | |
3767 | * Kernel context. | |
3768 | */ | |
3769 | int | |
3770 | qla24xx_control_vp(scsi_qla_host_t *vha, int cmd) | |
3771 | { | |
3772 | int rval; | |
3773 | int map, pos; | |
3774 | struct vp_ctrl_entry_24xx *vce; | |
3775 | dma_addr_t vce_dma; | |
7b867cf7 | 3776 | struct qla_hw_data *ha = vha->hw; |
2c3dfe3f | 3777 | int vp_index = vha->vp_idx; |
7b867cf7 | 3778 | struct scsi_qla_host *base_vha = pci_get_drvdata(ha->pdev); |
2c3dfe3f | 3779 | |
5f28d2d7 | 3780 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10c1, |
7c3df132 | 3781 | "Entered %s enabling index %d.\n", __func__, vp_index); |
2c3dfe3f | 3782 | |
eb66dc60 | 3783 | if (vp_index == 0 || vp_index >= ha->max_npiv_vports) |
2c3dfe3f SJ |
3784 | return QLA_PARAMETER_ERROR; |
3785 | ||
3786 | vce = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &vce_dma); | |
3787 | if (!vce) { | |
7c3df132 SK |
3788 | ql_log(ql_log_warn, vha, 0x10c2, |
3789 | "Failed to allocate VP control IOCB.\n"); | |
2c3dfe3f SJ |
3790 | return QLA_MEMORY_ALLOC_FAILED; |
3791 | } | |
3792 | memset(vce, 0, sizeof(struct vp_ctrl_entry_24xx)); | |
3793 | ||
3794 | vce->entry_type = VP_CTRL_IOCB_TYPE; | |
3795 | vce->entry_count = 1; | |
3796 | vce->command = cpu_to_le16(cmd); | |
ad950360 | 3797 | vce->vp_count = cpu_to_le16(1); |
2c3dfe3f SJ |
3798 | |
3799 | /* index map in firmware starts with 1; decrement index | |
3800 | * this is ok as we never use index 0 | |
3801 | */ | |
3802 | map = (vp_index - 1) / 8; | |
3803 | pos = (vp_index - 1) & 7; | |
6c2f527c | 3804 | mutex_lock(&ha->vport_lock); |
2c3dfe3f | 3805 | vce->vp_idx_map[map] |= 1 << pos; |
6c2f527c | 3806 | mutex_unlock(&ha->vport_lock); |
2c3dfe3f | 3807 | |
7b867cf7 | 3808 | rval = qla2x00_issue_iocb(base_vha, vce, vce_dma, 0); |
2c3dfe3f | 3809 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3810 | ql_dbg(ql_dbg_mbx, vha, 0x10c3, |
3811 | "Failed to issue VP control IOCB (%x).\n", rval); | |
2c3dfe3f | 3812 | } else if (vce->entry_status != 0) { |
7c3df132 SK |
3813 | ql_dbg(ql_dbg_mbx, vha, 0x10c4, |
3814 | "Failed to complete IOCB -- error status (%x).\n", | |
2c3dfe3f SJ |
3815 | vce->entry_status); |
3816 | rval = QLA_FUNCTION_FAILED; | |
ad950360 | 3817 | } else if (vce->comp_status != cpu_to_le16(CS_COMPLETE)) { |
7c3df132 SK |
3818 | ql_dbg(ql_dbg_mbx, vha, 0x10c5, |
3819 | "Failed to complet IOCB -- completion status (%x).\n", | |
2c3dfe3f SJ |
3820 | le16_to_cpu(vce->comp_status)); |
3821 | rval = QLA_FUNCTION_FAILED; | |
3822 | } else { | |
5f28d2d7 SK |
3823 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10c6, |
3824 | "Done %s.\n", __func__); | |
2c3dfe3f SJ |
3825 | } |
3826 | ||
3827 | dma_pool_free(ha->s_dma_pool, vce, vce_dma); | |
3828 | ||
3829 | return rval; | |
3830 | } | |
3831 | ||
3832 | /* | |
3833 | * qla2x00_send_change_request | |
3834 | * Receive or disable RSCN request from fabric controller | |
3835 | * | |
3836 | * Input: | |
3837 | * ha = adapter block pointer | |
3838 | * format = registration format: | |
3839 | * 0 - Reserved | |
3840 | * 1 - Fabric detected registration | |
3841 | * 2 - N_port detected registration | |
3842 | * 3 - Full registration | |
3843 | * FF - clear registration | |
3844 | * vp_idx = Virtual port index | |
3845 | * | |
3846 | * Returns: | |
3847 | * qla2x00 local function return status code. | |
3848 | * | |
3849 | * Context: | |
3850 | * Kernel Context | |
3851 | */ | |
3852 | ||
3853 | int | |
7b867cf7 | 3854 | qla2x00_send_change_request(scsi_qla_host_t *vha, uint16_t format, |
2c3dfe3f SJ |
3855 | uint16_t vp_idx) |
3856 | { | |
3857 | int rval; | |
3858 | mbx_cmd_t mc; | |
3859 | mbx_cmd_t *mcp = &mc; | |
3860 | ||
5f28d2d7 SK |
3861 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10c7, |
3862 | "Entered %s.\n", __func__); | |
7c3df132 | 3863 | |
2c3dfe3f SJ |
3864 | mcp->mb[0] = MBC_SEND_CHANGE_REQUEST; |
3865 | mcp->mb[1] = format; | |
3866 | mcp->mb[9] = vp_idx; | |
3867 | mcp->out_mb = MBX_9|MBX_1|MBX_0; | |
3868 | mcp->in_mb = MBX_0|MBX_1; | |
3869 | mcp->tov = MBX_TOV_SECONDS; | |
3870 | mcp->flags = 0; | |
7b867cf7 | 3871 | rval = qla2x00_mailbox_command(vha, mcp); |
2c3dfe3f SJ |
3872 | |
3873 | if (rval == QLA_SUCCESS) { | |
3874 | if (mcp->mb[0] != MBS_COMMAND_COMPLETE) { | |
3875 | rval = BIT_1; | |
3876 | } | |
3877 | } else | |
3878 | rval = BIT_1; | |
3879 | ||
3880 | return rval; | |
3881 | } | |
338c9161 AV |
3882 | |
3883 | int | |
7b867cf7 | 3884 | qla2x00_dump_ram(scsi_qla_host_t *vha, dma_addr_t req_dma, uint32_t addr, |
338c9161 AV |
3885 | uint32_t size) |
3886 | { | |
3887 | int rval; | |
3888 | mbx_cmd_t mc; | |
3889 | mbx_cmd_t *mcp = &mc; | |
3890 | ||
5f28d2d7 SK |
3891 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1009, |
3892 | "Entered %s.\n", __func__); | |
338c9161 | 3893 | |
7b867cf7 | 3894 | if (MSW(addr) || IS_FWI2_CAPABLE(vha->hw)) { |
338c9161 AV |
3895 | mcp->mb[0] = MBC_DUMP_RISC_RAM_EXTENDED; |
3896 | mcp->mb[8] = MSW(addr); | |
3897 | mcp->out_mb = MBX_8|MBX_0; | |
3898 | } else { | |
3899 | mcp->mb[0] = MBC_DUMP_RISC_RAM; | |
3900 | mcp->out_mb = MBX_0; | |
3901 | } | |
3902 | mcp->mb[1] = LSW(addr); | |
3903 | mcp->mb[2] = MSW(req_dma); | |
3904 | mcp->mb[3] = LSW(req_dma); | |
3905 | mcp->mb[6] = MSW(MSD(req_dma)); | |
3906 | mcp->mb[7] = LSW(MSD(req_dma)); | |
3907 | mcp->out_mb |= MBX_7|MBX_6|MBX_3|MBX_2|MBX_1; | |
7b867cf7 | 3908 | if (IS_FWI2_CAPABLE(vha->hw)) { |
338c9161 AV |
3909 | mcp->mb[4] = MSW(size); |
3910 | mcp->mb[5] = LSW(size); | |
3911 | mcp->out_mb |= MBX_5|MBX_4; | |
3912 | } else { | |
3913 | mcp->mb[4] = LSW(size); | |
3914 | mcp->out_mb |= MBX_4; | |
3915 | } | |
3916 | ||
3917 | mcp->in_mb = MBX_0; | |
b93480e3 | 3918 | mcp->tov = MBX_TOV_SECONDS; |
338c9161 | 3919 | mcp->flags = 0; |
7b867cf7 | 3920 | rval = qla2x00_mailbox_command(vha, mcp); |
338c9161 AV |
3921 | |
3922 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
3923 | ql_dbg(ql_dbg_mbx, vha, 0x1008, |
3924 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
338c9161 | 3925 | } else { |
5f28d2d7 SK |
3926 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1007, |
3927 | "Done %s.\n", __func__); | |
338c9161 AV |
3928 | } |
3929 | ||
3930 | return rval; | |
3931 | } | |
4d4df193 HK |
3932 | /* 84XX Support **************************************************************/ |
3933 | ||
3934 | struct cs84xx_mgmt_cmd { | |
3935 | union { | |
3936 | struct verify_chip_entry_84xx req; | |
3937 | struct verify_chip_rsp_84xx rsp; | |
3938 | } p; | |
3939 | }; | |
3940 | ||
3941 | int | |
7b867cf7 | 3942 | qla84xx_verify_chip(struct scsi_qla_host *vha, uint16_t *status) |
4d4df193 HK |
3943 | { |
3944 | int rval, retry; | |
3945 | struct cs84xx_mgmt_cmd *mn; | |
3946 | dma_addr_t mn_dma; | |
3947 | uint16_t options; | |
3948 | unsigned long flags; | |
7b867cf7 | 3949 | struct qla_hw_data *ha = vha->hw; |
4d4df193 | 3950 | |
5f28d2d7 SK |
3951 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10c8, |
3952 | "Entered %s.\n", __func__); | |
4d4df193 HK |
3953 | |
3954 | mn = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &mn_dma); | |
3955 | if (mn == NULL) { | |
4d4df193 HK |
3956 | return QLA_MEMORY_ALLOC_FAILED; |
3957 | } | |
3958 | ||
3959 | /* Force Update? */ | |
3960 | options = ha->cs84xx->fw_update ? VCO_FORCE_UPDATE : 0; | |
3961 | /* Diagnostic firmware? */ | |
3962 | /* options |= MENLO_DIAG_FW; */ | |
3963 | /* We update the firmware with only one data sequence. */ | |
3964 | options |= VCO_END_OF_DATA; | |
3965 | ||
4d4df193 | 3966 | do { |
c1ec1f1b | 3967 | retry = 0; |
4d4df193 HK |
3968 | memset(mn, 0, sizeof(*mn)); |
3969 | mn->p.req.entry_type = VERIFY_CHIP_IOCB_TYPE; | |
3970 | mn->p.req.entry_count = 1; | |
3971 | mn->p.req.options = cpu_to_le16(options); | |
3972 | ||
7c3df132 SK |
3973 | ql_dbg(ql_dbg_mbx + ql_dbg_buffer, vha, 0x111c, |
3974 | "Dump of Verify Request.\n"); | |
3975 | ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x111e, | |
3976 | (uint8_t *)mn, sizeof(*mn)); | |
4d4df193 | 3977 | |
7b867cf7 | 3978 | rval = qla2x00_issue_iocb_timeout(vha, mn, mn_dma, 0, 120); |
4d4df193 | 3979 | if (rval != QLA_SUCCESS) { |
7c3df132 SK |
3980 | ql_dbg(ql_dbg_mbx, vha, 0x10cb, |
3981 | "Failed to issue verify IOCB (%x).\n", rval); | |
4d4df193 HK |
3982 | goto verify_done; |
3983 | } | |
3984 | ||
7c3df132 SK |
3985 | ql_dbg(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1110, |
3986 | "Dump of Verify Response.\n"); | |
3987 | ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1118, | |
3988 | (uint8_t *)mn, sizeof(*mn)); | |
4d4df193 HK |
3989 | |
3990 | status[0] = le16_to_cpu(mn->p.rsp.comp_status); | |
3991 | status[1] = status[0] == CS_VCS_CHIP_FAILURE ? | |
3992 | le16_to_cpu(mn->p.rsp.failure_code) : 0; | |
5f28d2d7 | 3993 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ce, |
7c3df132 | 3994 | "cs=%x fc=%x.\n", status[0], status[1]); |
4d4df193 HK |
3995 | |
3996 | if (status[0] != CS_COMPLETE) { | |
3997 | rval = QLA_FUNCTION_FAILED; | |
3998 | if (!(options & VCO_DONT_UPDATE_FW)) { | |
7c3df132 SK |
3999 | ql_dbg(ql_dbg_mbx, vha, 0x10cf, |
4000 | "Firmware update failed. Retrying " | |
4001 | "without update firmware.\n"); | |
4d4df193 HK |
4002 | options |= VCO_DONT_UPDATE_FW; |
4003 | options &= ~VCO_FORCE_UPDATE; | |
4004 | retry = 1; | |
4005 | } | |
4006 | } else { | |
5f28d2d7 | 4007 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d0, |
7c3df132 SK |
4008 | "Firmware updated to %x.\n", |
4009 | le32_to_cpu(mn->p.rsp.fw_ver)); | |
4d4df193 HK |
4010 | |
4011 | /* NOTE: we only update OP firmware. */ | |
4012 | spin_lock_irqsave(&ha->cs84xx->access_lock, flags); | |
4013 | ha->cs84xx->op_fw_version = | |
4014 | le32_to_cpu(mn->p.rsp.fw_ver); | |
4015 | spin_unlock_irqrestore(&ha->cs84xx->access_lock, | |
4016 | flags); | |
4017 | } | |
4018 | } while (retry); | |
4019 | ||
4020 | verify_done: | |
4021 | dma_pool_free(ha->s_dma_pool, mn, mn_dma); | |
4022 | ||
4023 | if (rval != QLA_SUCCESS) { | |
5f28d2d7 SK |
4024 | ql_dbg(ql_dbg_mbx, vha, 0x10d1, |
4025 | "Failed=%x.\n", rval); | |
4d4df193 | 4026 | } else { |
5f28d2d7 SK |
4027 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d2, |
4028 | "Done %s.\n", __func__); | |
4d4df193 HK |
4029 | } |
4030 | ||
4031 | return rval; | |
4032 | } | |
73208dfd AC |
4033 | |
4034 | int | |
618a7523 | 4035 | qla25xx_init_req_que(struct scsi_qla_host *vha, struct req_que *req) |
73208dfd AC |
4036 | { |
4037 | int rval; | |
4038 | unsigned long flags; | |
4039 | mbx_cmd_t mc; | |
4040 | mbx_cmd_t *mcp = &mc; | |
73208dfd AC |
4041 | struct qla_hw_data *ha = vha->hw; |
4042 | ||
5f28d2d7 SK |
4043 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d3, |
4044 | "Entered %s.\n", __func__); | |
7c3df132 | 4045 | |
7c6300e3 JC |
4046 | if (IS_SHADOW_REG_CAPABLE(ha)) |
4047 | req->options |= BIT_13; | |
4048 | ||
73208dfd | 4049 | mcp->mb[0] = MBC_INITIALIZE_MULTIQ; |
618a7523 | 4050 | mcp->mb[1] = req->options; |
73208dfd AC |
4051 | mcp->mb[2] = MSW(LSD(req->dma)); |
4052 | mcp->mb[3] = LSW(LSD(req->dma)); | |
4053 | mcp->mb[6] = MSW(MSD(req->dma)); | |
4054 | mcp->mb[7] = LSW(MSD(req->dma)); | |
4055 | mcp->mb[5] = req->length; | |
4056 | if (req->rsp) | |
4057 | mcp->mb[10] = req->rsp->id; | |
4058 | mcp->mb[12] = req->qos; | |
4059 | mcp->mb[11] = req->vp_idx; | |
4060 | mcp->mb[13] = req->rid; | |
f73cb695 | 4061 | if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
6246b8a1 | 4062 | mcp->mb[15] = 0; |
73208dfd | 4063 | |
73208dfd AC |
4064 | mcp->mb[4] = req->id; |
4065 | /* que in ptr index */ | |
4066 | mcp->mb[8] = 0; | |
4067 | /* que out ptr index */ | |
7c6300e3 | 4068 | mcp->mb[9] = *req->out_ptr = 0; |
73208dfd AC |
4069 | mcp->out_mb = MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|MBX_7| |
4070 | MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
4071 | mcp->in_mb = MBX_0; | |
4072 | mcp->flags = MBX_DMA_OUT; | |
6246b8a1 GM |
4073 | mcp->tov = MBX_TOV_SECONDS * 2; |
4074 | ||
f73cb695 | 4075 | if (IS_QLA81XX(ha) || IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
6246b8a1 | 4076 | mcp->in_mb |= MBX_1; |
ba4828b7 | 4077 | if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) { |
6246b8a1 GM |
4078 | mcp->out_mb |= MBX_15; |
4079 | /* debug q create issue in SR-IOV */ | |
4080 | mcp->in_mb |= MBX_9 | MBX_8 | MBX_7; | |
4081 | } | |
73208dfd AC |
4082 | |
4083 | spin_lock_irqsave(&ha->hardware_lock, flags); | |
618a7523 | 4084 | if (!(req->options & BIT_0)) { |
da9b1d5c | 4085 | WRT_REG_DWORD(req->req_q_in, 0); |
29db41c3 | 4086 | if (!IS_QLA83XX(ha) && !IS_QLA27XX(ha)) |
da9b1d5c | 4087 | WRT_REG_DWORD(req->req_q_out, 0); |
73208dfd AC |
4088 | } |
4089 | spin_unlock_irqrestore(&ha->hardware_lock, flags); | |
4090 | ||
17d98630 | 4091 | rval = qla2x00_mailbox_command(vha, mcp); |
7c3df132 SK |
4092 | if (rval != QLA_SUCCESS) { |
4093 | ql_dbg(ql_dbg_mbx, vha, 0x10d4, | |
4094 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
4095 | } else { | |
5f28d2d7 SK |
4096 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d5, |
4097 | "Done %s.\n", __func__); | |
7c3df132 SK |
4098 | } |
4099 | ||
73208dfd AC |
4100 | return rval; |
4101 | } | |
4102 | ||
4103 | int | |
618a7523 | 4104 | qla25xx_init_rsp_que(struct scsi_qla_host *vha, struct rsp_que *rsp) |
73208dfd AC |
4105 | { |
4106 | int rval; | |
4107 | unsigned long flags; | |
4108 | mbx_cmd_t mc; | |
4109 | mbx_cmd_t *mcp = &mc; | |
73208dfd AC |
4110 | struct qla_hw_data *ha = vha->hw; |
4111 | ||
5f28d2d7 SK |
4112 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d6, |
4113 | "Entered %s.\n", __func__); | |
7c3df132 | 4114 | |
7c6300e3 JC |
4115 | if (IS_SHADOW_REG_CAPABLE(ha)) |
4116 | rsp->options |= BIT_13; | |
4117 | ||
73208dfd | 4118 | mcp->mb[0] = MBC_INITIALIZE_MULTIQ; |
618a7523 | 4119 | mcp->mb[1] = rsp->options; |
73208dfd AC |
4120 | mcp->mb[2] = MSW(LSD(rsp->dma)); |
4121 | mcp->mb[3] = LSW(LSD(rsp->dma)); | |
4122 | mcp->mb[6] = MSW(MSD(rsp->dma)); | |
4123 | mcp->mb[7] = LSW(MSD(rsp->dma)); | |
4124 | mcp->mb[5] = rsp->length; | |
444786d7 | 4125 | mcp->mb[14] = rsp->msix->entry; |
73208dfd | 4126 | mcp->mb[13] = rsp->rid; |
f73cb695 | 4127 | if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
6246b8a1 | 4128 | mcp->mb[15] = 0; |
73208dfd | 4129 | |
73208dfd AC |
4130 | mcp->mb[4] = rsp->id; |
4131 | /* que in ptr index */ | |
7c6300e3 | 4132 | mcp->mb[8] = *rsp->in_ptr = 0; |
73208dfd AC |
4133 | /* que out ptr index */ |
4134 | mcp->mb[9] = 0; | |
2afa19a9 | 4135 | mcp->out_mb = MBX_14|MBX_13|MBX_9|MBX_8|MBX_7 |
73208dfd AC |
4136 | |MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; |
4137 | mcp->in_mb = MBX_0; | |
4138 | mcp->flags = MBX_DMA_OUT; | |
6246b8a1 GM |
4139 | mcp->tov = MBX_TOV_SECONDS * 2; |
4140 | ||
4141 | if (IS_QLA81XX(ha)) { | |
4142 | mcp->out_mb |= MBX_12|MBX_11|MBX_10; | |
4143 | mcp->in_mb |= MBX_1; | |
f73cb695 | 4144 | } else if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) { |
6246b8a1 GM |
4145 | mcp->out_mb |= MBX_15|MBX_12|MBX_11|MBX_10; |
4146 | mcp->in_mb |= MBX_1; | |
4147 | /* debug q create issue in SR-IOV */ | |
4148 | mcp->in_mb |= MBX_9 | MBX_8 | MBX_7; | |
4149 | } | |
73208dfd AC |
4150 | |
4151 | spin_lock_irqsave(&ha->hardware_lock, flags); | |
618a7523 | 4152 | if (!(rsp->options & BIT_0)) { |
da9b1d5c | 4153 | WRT_REG_DWORD(rsp->rsp_q_out, 0); |
b20f02e1 | 4154 | if (!IS_QLA83XX(ha) && !IS_QLA27XX(ha)) |
da9b1d5c | 4155 | WRT_REG_DWORD(rsp->rsp_q_in, 0); |
73208dfd AC |
4156 | } |
4157 | ||
4158 | spin_unlock_irqrestore(&ha->hardware_lock, flags); | |
4159 | ||
17d98630 | 4160 | rval = qla2x00_mailbox_command(vha, mcp); |
7c3df132 SK |
4161 | if (rval != QLA_SUCCESS) { |
4162 | ql_dbg(ql_dbg_mbx, vha, 0x10d7, | |
4163 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
4164 | } else { | |
5f28d2d7 SK |
4165 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d8, |
4166 | "Done %s.\n", __func__); | |
7c3df132 SK |
4167 | } |
4168 | ||
73208dfd AC |
4169 | return rval; |
4170 | } | |
4171 | ||
8a659571 AV |
4172 | int |
4173 | qla81xx_idc_ack(scsi_qla_host_t *vha, uint16_t *mb) | |
4174 | { | |
4175 | int rval; | |
4176 | mbx_cmd_t mc; | |
4177 | mbx_cmd_t *mcp = &mc; | |
4178 | ||
5f28d2d7 SK |
4179 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10d9, |
4180 | "Entered %s.\n", __func__); | |
8a659571 AV |
4181 | |
4182 | mcp->mb[0] = MBC_IDC_ACK; | |
4183 | memcpy(&mcp->mb[1], mb, QLA_IDC_ACK_REGS * sizeof(uint16_t)); | |
4184 | mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
4185 | mcp->in_mb = MBX_0; | |
4186 | mcp->tov = MBX_TOV_SECONDS; | |
4187 | mcp->flags = 0; | |
4188 | rval = qla2x00_mailbox_command(vha, mcp); | |
4189 | ||
4190 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4191 | ql_dbg(ql_dbg_mbx, vha, 0x10da, |
4192 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
8a659571 | 4193 | } else { |
5f28d2d7 SK |
4194 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10db, |
4195 | "Done %s.\n", __func__); | |
8a659571 AV |
4196 | } |
4197 | ||
4198 | return rval; | |
4199 | } | |
1d2874de JC |
4200 | |
4201 | int | |
4202 | qla81xx_fac_get_sector_size(scsi_qla_host_t *vha, uint32_t *sector_size) | |
4203 | { | |
4204 | int rval; | |
4205 | mbx_cmd_t mc; | |
4206 | mbx_cmd_t *mcp = &mc; | |
4207 | ||
5f28d2d7 SK |
4208 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10dc, |
4209 | "Entered %s.\n", __func__); | |
7c3df132 | 4210 | |
f73cb695 CD |
4211 | if (!IS_QLA81XX(vha->hw) && !IS_QLA83XX(vha->hw) && |
4212 | !IS_QLA27XX(vha->hw)) | |
1d2874de JC |
4213 | return QLA_FUNCTION_FAILED; |
4214 | ||
1d2874de JC |
4215 | mcp->mb[0] = MBC_FLASH_ACCESS_CTRL; |
4216 | mcp->mb[1] = FAC_OPT_CMD_GET_SECTOR_SIZE; | |
4217 | mcp->out_mb = MBX_1|MBX_0; | |
4218 | mcp->in_mb = MBX_1|MBX_0; | |
4219 | mcp->tov = MBX_TOV_SECONDS; | |
4220 | mcp->flags = 0; | |
4221 | rval = qla2x00_mailbox_command(vha, mcp); | |
4222 | ||
4223 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4224 | ql_dbg(ql_dbg_mbx, vha, 0x10dd, |
4225 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
4226 | rval, mcp->mb[0], mcp->mb[1]); | |
1d2874de | 4227 | } else { |
5f28d2d7 SK |
4228 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10de, |
4229 | "Done %s.\n", __func__); | |
1d2874de JC |
4230 | *sector_size = mcp->mb[1]; |
4231 | } | |
4232 | ||
4233 | return rval; | |
4234 | } | |
4235 | ||
4236 | int | |
4237 | qla81xx_fac_do_write_enable(scsi_qla_host_t *vha, int enable) | |
4238 | { | |
4239 | int rval; | |
4240 | mbx_cmd_t mc; | |
4241 | mbx_cmd_t *mcp = &mc; | |
4242 | ||
f73cb695 CD |
4243 | if (!IS_QLA81XX(vha->hw) && !IS_QLA83XX(vha->hw) && |
4244 | !IS_QLA27XX(vha->hw)) | |
1d2874de JC |
4245 | return QLA_FUNCTION_FAILED; |
4246 | ||
5f28d2d7 SK |
4247 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10df, |
4248 | "Entered %s.\n", __func__); | |
1d2874de JC |
4249 | |
4250 | mcp->mb[0] = MBC_FLASH_ACCESS_CTRL; | |
4251 | mcp->mb[1] = enable ? FAC_OPT_CMD_WRITE_ENABLE : | |
4252 | FAC_OPT_CMD_WRITE_PROTECT; | |
4253 | mcp->out_mb = MBX_1|MBX_0; | |
4254 | mcp->in_mb = MBX_1|MBX_0; | |
4255 | mcp->tov = MBX_TOV_SECONDS; | |
4256 | mcp->flags = 0; | |
4257 | rval = qla2x00_mailbox_command(vha, mcp); | |
4258 | ||
4259 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4260 | ql_dbg(ql_dbg_mbx, vha, 0x10e0, |
4261 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
4262 | rval, mcp->mb[0], mcp->mb[1]); | |
1d2874de | 4263 | } else { |
5f28d2d7 SK |
4264 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e1, |
4265 | "Done %s.\n", __func__); | |
1d2874de JC |
4266 | } |
4267 | ||
4268 | return rval; | |
4269 | } | |
4270 | ||
4271 | int | |
4272 | qla81xx_fac_erase_sector(scsi_qla_host_t *vha, uint32_t start, uint32_t finish) | |
4273 | { | |
4274 | int rval; | |
4275 | mbx_cmd_t mc; | |
4276 | mbx_cmd_t *mcp = &mc; | |
4277 | ||
f73cb695 CD |
4278 | if (!IS_QLA81XX(vha->hw) && !IS_QLA83XX(vha->hw) && |
4279 | !IS_QLA27XX(vha->hw)) | |
1d2874de JC |
4280 | return QLA_FUNCTION_FAILED; |
4281 | ||
5f28d2d7 SK |
4282 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e2, |
4283 | "Entered %s.\n", __func__); | |
1d2874de JC |
4284 | |
4285 | mcp->mb[0] = MBC_FLASH_ACCESS_CTRL; | |
4286 | mcp->mb[1] = FAC_OPT_CMD_ERASE_SECTOR; | |
4287 | mcp->mb[2] = LSW(start); | |
4288 | mcp->mb[3] = MSW(start); | |
4289 | mcp->mb[4] = LSW(finish); | |
4290 | mcp->mb[5] = MSW(finish); | |
4291 | mcp->out_mb = MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
4292 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
4293 | mcp->tov = MBX_TOV_SECONDS; | |
4294 | mcp->flags = 0; | |
4295 | rval = qla2x00_mailbox_command(vha, mcp); | |
4296 | ||
4297 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4298 | ql_dbg(ql_dbg_mbx, vha, 0x10e3, |
4299 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x.\n", | |
4300 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2]); | |
1d2874de | 4301 | } else { |
5f28d2d7 SK |
4302 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e4, |
4303 | "Done %s.\n", __func__); | |
1d2874de JC |
4304 | } |
4305 | ||
4306 | return rval; | |
4307 | } | |
6e181be5 LC |
4308 | |
4309 | int | |
4310 | qla81xx_restart_mpi_firmware(scsi_qla_host_t *vha) | |
4311 | { | |
4312 | int rval = 0; | |
4313 | mbx_cmd_t mc; | |
4314 | mbx_cmd_t *mcp = &mc; | |
4315 | ||
5f28d2d7 SK |
4316 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e5, |
4317 | "Entered %s.\n", __func__); | |
6e181be5 LC |
4318 | |
4319 | mcp->mb[0] = MBC_RESTART_MPI_FW; | |
4320 | mcp->out_mb = MBX_0; | |
4321 | mcp->in_mb = MBX_0|MBX_1; | |
4322 | mcp->tov = MBX_TOV_SECONDS; | |
4323 | mcp->flags = 0; | |
4324 | rval = qla2x00_mailbox_command(vha, mcp); | |
4325 | ||
4326 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4327 | ql_dbg(ql_dbg_mbx, vha, 0x10e6, |
4328 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
4329 | rval, mcp->mb[0], mcp->mb[1]); | |
6e181be5 | 4330 | } else { |
5f28d2d7 SK |
4331 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e7, |
4332 | "Done %s.\n", __func__); | |
6e181be5 LC |
4333 | } |
4334 | ||
4335 | return rval; | |
4336 | } | |
ad0ecd61 | 4337 | |
c46e65c7 JC |
4338 | int |
4339 | qla82xx_set_driver_version(scsi_qla_host_t *vha, char *version) | |
4340 | { | |
4341 | int rval; | |
4342 | mbx_cmd_t mc; | |
4343 | mbx_cmd_t *mcp = &mc; | |
4344 | int i; | |
4345 | int len; | |
4346 | uint16_t *str; | |
4347 | struct qla_hw_data *ha = vha->hw; | |
4348 | ||
4349 | if (!IS_P3P_TYPE(ha)) | |
4350 | return QLA_FUNCTION_FAILED; | |
4351 | ||
4352 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x117b, | |
4353 | "Entered %s.\n", __func__); | |
4354 | ||
4355 | str = (void *)version; | |
4356 | len = strlen(version); | |
4357 | ||
4358 | mcp->mb[0] = MBC_SET_RNID_PARAMS; | |
4359 | mcp->mb[1] = RNID_TYPE_SET_VERSION << 8; | |
4360 | mcp->out_mb = MBX_1|MBX_0; | |
4361 | for (i = 4; i < 16 && len; i++, str++, len -= 2) { | |
4362 | mcp->mb[i] = cpu_to_le16p(str); | |
4363 | mcp->out_mb |= 1<<i; | |
4364 | } | |
4365 | for (; i < 16; i++) { | |
4366 | mcp->mb[i] = 0; | |
4367 | mcp->out_mb |= 1<<i; | |
4368 | } | |
4369 | mcp->in_mb = MBX_1|MBX_0; | |
4370 | mcp->tov = MBX_TOV_SECONDS; | |
4371 | mcp->flags = 0; | |
4372 | rval = qla2x00_mailbox_command(vha, mcp); | |
4373 | ||
4374 | if (rval != QLA_SUCCESS) { | |
4375 | ql_dbg(ql_dbg_mbx, vha, 0x117c, | |
4376 | "Failed=%x mb[0]=%x,%x.\n", rval, mcp->mb[0], mcp->mb[1]); | |
4377 | } else { | |
4378 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x117d, | |
4379 | "Done %s.\n", __func__); | |
4380 | } | |
4381 | ||
4382 | return rval; | |
4383 | } | |
4384 | ||
4385 | int | |
4386 | qla25xx_set_driver_version(scsi_qla_host_t *vha, char *version) | |
4387 | { | |
4388 | int rval; | |
4389 | mbx_cmd_t mc; | |
4390 | mbx_cmd_t *mcp = &mc; | |
4391 | int len; | |
4392 | uint16_t dwlen; | |
4393 | uint8_t *str; | |
4394 | dma_addr_t str_dma; | |
4395 | struct qla_hw_data *ha = vha->hw; | |
4396 | ||
4397 | if (!IS_FWI2_CAPABLE(ha) || IS_QLA24XX_TYPE(ha) || IS_QLA81XX(ha) || | |
4398 | IS_P3P_TYPE(ha)) | |
4399 | return QLA_FUNCTION_FAILED; | |
4400 | ||
4401 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x117e, | |
4402 | "Entered %s.\n", __func__); | |
4403 | ||
4404 | str = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &str_dma); | |
4405 | if (!str) { | |
4406 | ql_log(ql_log_warn, vha, 0x117f, | |
4407 | "Failed to allocate driver version param.\n"); | |
4408 | return QLA_MEMORY_ALLOC_FAILED; | |
4409 | } | |
4410 | ||
4411 | memcpy(str, "\x7\x3\x11\x0", 4); | |
4412 | dwlen = str[0]; | |
4413 | len = dwlen * 4 - 4; | |
4414 | memset(str + 4, 0, len); | |
4415 | if (len > strlen(version)) | |
4416 | len = strlen(version); | |
4417 | memcpy(str + 4, version, len); | |
4418 | ||
4419 | mcp->mb[0] = MBC_SET_RNID_PARAMS; | |
4420 | mcp->mb[1] = RNID_TYPE_SET_VERSION << 8 | dwlen; | |
4421 | mcp->mb[2] = MSW(LSD(str_dma)); | |
4422 | mcp->mb[3] = LSW(LSD(str_dma)); | |
4423 | mcp->mb[6] = MSW(MSD(str_dma)); | |
4424 | mcp->mb[7] = LSW(MSD(str_dma)); | |
4425 | mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
4426 | mcp->in_mb = MBX_1|MBX_0; | |
4427 | mcp->tov = MBX_TOV_SECONDS; | |
4428 | mcp->flags = 0; | |
4429 | rval = qla2x00_mailbox_command(vha, mcp); | |
4430 | ||
4431 | if (rval != QLA_SUCCESS) { | |
4432 | ql_dbg(ql_dbg_mbx, vha, 0x1180, | |
4433 | "Failed=%x mb[0]=%x,%x.\n", rval, mcp->mb[0], mcp->mb[1]); | |
4434 | } else { | |
4435 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1181, | |
4436 | "Done %s.\n", __func__); | |
4437 | } | |
4438 | ||
4439 | dma_pool_free(ha->s_dma_pool, str, str_dma); | |
4440 | ||
4441 | return rval; | |
4442 | } | |
4443 | ||
fe52f6e1 JC |
4444 | static int |
4445 | qla2x00_read_asic_temperature(scsi_qla_host_t *vha, uint16_t *temp) | |
4446 | { | |
4447 | int rval; | |
4448 | mbx_cmd_t mc; | |
4449 | mbx_cmd_t *mcp = &mc; | |
4450 | ||
4451 | if (!IS_FWI2_CAPABLE(vha->hw)) | |
4452 | return QLA_FUNCTION_FAILED; | |
4453 | ||
4454 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1159, | |
4455 | "Entered %s.\n", __func__); | |
4456 | ||
4457 | mcp->mb[0] = MBC_GET_RNID_PARAMS; | |
4458 | mcp->mb[1] = RNID_TYPE_ASIC_TEMP << 8; | |
4459 | mcp->out_mb = MBX_1|MBX_0; | |
4460 | mcp->in_mb = MBX_1|MBX_0; | |
4461 | mcp->tov = MBX_TOV_SECONDS; | |
4462 | mcp->flags = 0; | |
4463 | rval = qla2x00_mailbox_command(vha, mcp); | |
4464 | *temp = mcp->mb[1]; | |
4465 | ||
4466 | if (rval != QLA_SUCCESS) { | |
4467 | ql_dbg(ql_dbg_mbx, vha, 0x115a, | |
4468 | "Failed=%x mb[0]=%x,%x.\n", rval, mcp->mb[0], mcp->mb[1]); | |
4469 | } else { | |
4470 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x115b, | |
4471 | "Done %s.\n", __func__); | |
4472 | } | |
4473 | ||
4474 | return rval; | |
4475 | } | |
4476 | ||
ad0ecd61 | 4477 | int |
6766df9e JC |
4478 | qla2x00_read_sfp(scsi_qla_host_t *vha, dma_addr_t sfp_dma, uint8_t *sfp, |
4479 | uint16_t dev, uint16_t off, uint16_t len, uint16_t opt) | |
ad0ecd61 JC |
4480 | { |
4481 | int rval; | |
4482 | mbx_cmd_t mc; | |
4483 | mbx_cmd_t *mcp = &mc; | |
6766df9e JC |
4484 | struct qla_hw_data *ha = vha->hw; |
4485 | ||
5f28d2d7 SK |
4486 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10e8, |
4487 | "Entered %s.\n", __func__); | |
7c3df132 | 4488 | |
6766df9e JC |
4489 | if (!IS_FWI2_CAPABLE(ha)) |
4490 | return QLA_FUNCTION_FAILED; | |
ad0ecd61 | 4491 | |
6766df9e JC |
4492 | if (len == 1) |
4493 | opt |= BIT_0; | |
4494 | ||
ad0ecd61 JC |
4495 | mcp->mb[0] = MBC_READ_SFP; |
4496 | mcp->mb[1] = dev; | |
4497 | mcp->mb[2] = MSW(sfp_dma); | |
4498 | mcp->mb[3] = LSW(sfp_dma); | |
4499 | mcp->mb[6] = MSW(MSD(sfp_dma)); | |
4500 | mcp->mb[7] = LSW(MSD(sfp_dma)); | |
4501 | mcp->mb[8] = len; | |
6766df9e | 4502 | mcp->mb[9] = off; |
ad0ecd61 JC |
4503 | mcp->mb[10] = opt; |
4504 | mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
1bff6cc8 | 4505 | mcp->in_mb = MBX_1|MBX_0; |
ad0ecd61 JC |
4506 | mcp->tov = MBX_TOV_SECONDS; |
4507 | mcp->flags = 0; | |
4508 | rval = qla2x00_mailbox_command(vha, mcp); | |
4509 | ||
4510 | if (opt & BIT_0) | |
6766df9e | 4511 | *sfp = mcp->mb[1]; |
ad0ecd61 JC |
4512 | |
4513 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4514 | ql_dbg(ql_dbg_mbx, vha, 0x10e9, |
4515 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
ad0ecd61 | 4516 | } else { |
5f28d2d7 SK |
4517 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ea, |
4518 | "Done %s.\n", __func__); | |
ad0ecd61 JC |
4519 | } |
4520 | ||
4521 | return rval; | |
4522 | } | |
4523 | ||
4524 | int | |
6766df9e JC |
4525 | qla2x00_write_sfp(scsi_qla_host_t *vha, dma_addr_t sfp_dma, uint8_t *sfp, |
4526 | uint16_t dev, uint16_t off, uint16_t len, uint16_t opt) | |
ad0ecd61 JC |
4527 | { |
4528 | int rval; | |
4529 | mbx_cmd_t mc; | |
4530 | mbx_cmd_t *mcp = &mc; | |
6766df9e JC |
4531 | struct qla_hw_data *ha = vha->hw; |
4532 | ||
5f28d2d7 SK |
4533 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10eb, |
4534 | "Entered %s.\n", __func__); | |
7c3df132 | 4535 | |
6766df9e JC |
4536 | if (!IS_FWI2_CAPABLE(ha)) |
4537 | return QLA_FUNCTION_FAILED; | |
ad0ecd61 | 4538 | |
6766df9e JC |
4539 | if (len == 1) |
4540 | opt |= BIT_0; | |
4541 | ||
ad0ecd61 | 4542 | if (opt & BIT_0) |
6766df9e | 4543 | len = *sfp; |
ad0ecd61 JC |
4544 | |
4545 | mcp->mb[0] = MBC_WRITE_SFP; | |
4546 | mcp->mb[1] = dev; | |
4547 | mcp->mb[2] = MSW(sfp_dma); | |
4548 | mcp->mb[3] = LSW(sfp_dma); | |
4549 | mcp->mb[6] = MSW(MSD(sfp_dma)); | |
4550 | mcp->mb[7] = LSW(MSD(sfp_dma)); | |
4551 | mcp->mb[8] = len; | |
6766df9e | 4552 | mcp->mb[9] = off; |
ad0ecd61 JC |
4553 | mcp->mb[10] = opt; |
4554 | mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
6766df9e | 4555 | mcp->in_mb = MBX_1|MBX_0; |
ad0ecd61 JC |
4556 | mcp->tov = MBX_TOV_SECONDS; |
4557 | mcp->flags = 0; | |
4558 | rval = qla2x00_mailbox_command(vha, mcp); | |
4559 | ||
4560 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4561 | ql_dbg(ql_dbg_mbx, vha, 0x10ec, |
4562 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
ad0ecd61 | 4563 | } else { |
5f28d2d7 SK |
4564 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ed, |
4565 | "Done %s.\n", __func__); | |
ad0ecd61 JC |
4566 | } |
4567 | ||
4568 | return rval; | |
4569 | } | |
ce0423f4 AV |
4570 | |
4571 | int | |
4572 | qla2x00_get_xgmac_stats(scsi_qla_host_t *vha, dma_addr_t stats_dma, | |
4573 | uint16_t size_in_bytes, uint16_t *actual_size) | |
4574 | { | |
4575 | int rval; | |
4576 | mbx_cmd_t mc; | |
4577 | mbx_cmd_t *mcp = &mc; | |
4578 | ||
5f28d2d7 SK |
4579 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ee, |
4580 | "Entered %s.\n", __func__); | |
7c3df132 | 4581 | |
6246b8a1 | 4582 | if (!IS_CNA_CAPABLE(vha->hw)) |
ce0423f4 AV |
4583 | return QLA_FUNCTION_FAILED; |
4584 | ||
ce0423f4 AV |
4585 | mcp->mb[0] = MBC_GET_XGMAC_STATS; |
4586 | mcp->mb[2] = MSW(stats_dma); | |
4587 | mcp->mb[3] = LSW(stats_dma); | |
4588 | mcp->mb[6] = MSW(MSD(stats_dma)); | |
4589 | mcp->mb[7] = LSW(MSD(stats_dma)); | |
4590 | mcp->mb[8] = size_in_bytes >> 2; | |
4591 | mcp->out_mb = MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0; | |
4592 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
4593 | mcp->tov = MBX_TOV_SECONDS; | |
4594 | mcp->flags = 0; | |
4595 | rval = qla2x00_mailbox_command(vha, mcp); | |
4596 | ||
4597 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4598 | ql_dbg(ql_dbg_mbx, vha, 0x10ef, |
4599 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x.\n", | |
4600 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2]); | |
ce0423f4 | 4601 | } else { |
5f28d2d7 SK |
4602 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f0, |
4603 | "Done %s.\n", __func__); | |
7c3df132 | 4604 | |
ce0423f4 AV |
4605 | |
4606 | *actual_size = mcp->mb[2] << 2; | |
4607 | } | |
4608 | ||
4609 | return rval; | |
4610 | } | |
11bbc1d8 AV |
4611 | |
4612 | int | |
4613 | qla2x00_get_dcbx_params(scsi_qla_host_t *vha, dma_addr_t tlv_dma, | |
4614 | uint16_t size) | |
4615 | { | |
4616 | int rval; | |
4617 | mbx_cmd_t mc; | |
4618 | mbx_cmd_t *mcp = &mc; | |
4619 | ||
5f28d2d7 SK |
4620 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f1, |
4621 | "Entered %s.\n", __func__); | |
7c3df132 | 4622 | |
6246b8a1 | 4623 | if (!IS_CNA_CAPABLE(vha->hw)) |
11bbc1d8 AV |
4624 | return QLA_FUNCTION_FAILED; |
4625 | ||
11bbc1d8 AV |
4626 | mcp->mb[0] = MBC_GET_DCBX_PARAMS; |
4627 | mcp->mb[1] = 0; | |
4628 | mcp->mb[2] = MSW(tlv_dma); | |
4629 | mcp->mb[3] = LSW(tlv_dma); | |
4630 | mcp->mb[6] = MSW(MSD(tlv_dma)); | |
4631 | mcp->mb[7] = LSW(MSD(tlv_dma)); | |
4632 | mcp->mb[8] = size; | |
4633 | mcp->out_mb = MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0; | |
4634 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
4635 | mcp->tov = MBX_TOV_SECONDS; | |
4636 | mcp->flags = 0; | |
4637 | rval = qla2x00_mailbox_command(vha, mcp); | |
4638 | ||
4639 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4640 | ql_dbg(ql_dbg_mbx, vha, 0x10f2, |
4641 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x.\n", | |
4642 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2]); | |
11bbc1d8 | 4643 | } else { |
5f28d2d7 SK |
4644 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f3, |
4645 | "Done %s.\n", __func__); | |
11bbc1d8 AV |
4646 | } |
4647 | ||
4648 | return rval; | |
4649 | } | |
18e7555a AV |
4650 | |
4651 | int | |
4652 | qla2x00_read_ram_word(scsi_qla_host_t *vha, uint32_t risc_addr, uint32_t *data) | |
4653 | { | |
4654 | int rval; | |
4655 | mbx_cmd_t mc; | |
4656 | mbx_cmd_t *mcp = &mc; | |
4657 | ||
5f28d2d7 SK |
4658 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f4, |
4659 | "Entered %s.\n", __func__); | |
7c3df132 | 4660 | |
18e7555a AV |
4661 | if (!IS_FWI2_CAPABLE(vha->hw)) |
4662 | return QLA_FUNCTION_FAILED; | |
4663 | ||
18e7555a AV |
4664 | mcp->mb[0] = MBC_READ_RAM_EXTENDED; |
4665 | mcp->mb[1] = LSW(risc_addr); | |
4666 | mcp->mb[8] = MSW(risc_addr); | |
4667 | mcp->out_mb = MBX_8|MBX_1|MBX_0; | |
4668 | mcp->in_mb = MBX_3|MBX_2|MBX_0; | |
4669 | mcp->tov = 30; | |
4670 | mcp->flags = 0; | |
4671 | rval = qla2x00_mailbox_command(vha, mcp); | |
4672 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4673 | ql_dbg(ql_dbg_mbx, vha, 0x10f5, |
4674 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
18e7555a | 4675 | } else { |
5f28d2d7 SK |
4676 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f6, |
4677 | "Done %s.\n", __func__); | |
18e7555a AV |
4678 | *data = mcp->mb[3] << 16 | mcp->mb[2]; |
4679 | } | |
4680 | ||
4681 | return rval; | |
4682 | } | |
4683 | ||
9a069e19 | 4684 | int |
a9083016 GM |
4685 | qla2x00_loopback_test(scsi_qla_host_t *vha, struct msg_echo_lb *mreq, |
4686 | uint16_t *mresp) | |
9a069e19 GM |
4687 | { |
4688 | int rval; | |
4689 | mbx_cmd_t mc; | |
4690 | mbx_cmd_t *mcp = &mc; | |
9a069e19 | 4691 | |
5f28d2d7 SK |
4692 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f7, |
4693 | "Entered %s.\n", __func__); | |
9a069e19 GM |
4694 | |
4695 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
4696 | mcp->mb[0] = MBC_DIAGNOSTIC_LOOP_BACK; | |
4697 | mcp->mb[1] = mreq->options | BIT_6; // BIT_6 specifies 64 bit addressing | |
4698 | ||
4699 | /* transfer count */ | |
4700 | mcp->mb[10] = LSW(mreq->transfer_size); | |
4701 | mcp->mb[11] = MSW(mreq->transfer_size); | |
4702 | ||
4703 | /* send data address */ | |
4704 | mcp->mb[14] = LSW(mreq->send_dma); | |
4705 | mcp->mb[15] = MSW(mreq->send_dma); | |
4706 | mcp->mb[20] = LSW(MSD(mreq->send_dma)); | |
4707 | mcp->mb[21] = MSW(MSD(mreq->send_dma)); | |
4708 | ||
25985edc | 4709 | /* receive data address */ |
9a069e19 GM |
4710 | mcp->mb[16] = LSW(mreq->rcv_dma); |
4711 | mcp->mb[17] = MSW(mreq->rcv_dma); | |
4712 | mcp->mb[6] = LSW(MSD(mreq->rcv_dma)); | |
4713 | mcp->mb[7] = MSW(MSD(mreq->rcv_dma)); | |
4714 | ||
4715 | /* Iteration count */ | |
1b98b421 JC |
4716 | mcp->mb[18] = LSW(mreq->iteration_count); |
4717 | mcp->mb[19] = MSW(mreq->iteration_count); | |
9a069e19 GM |
4718 | |
4719 | mcp->out_mb = MBX_21|MBX_20|MBX_19|MBX_18|MBX_17|MBX_16|MBX_15| | |
4720 | MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_7|MBX_6|MBX_1|MBX_0; | |
6246b8a1 | 4721 | if (IS_CNA_CAPABLE(vha->hw)) |
9a069e19 GM |
4722 | mcp->out_mb |= MBX_2; |
4723 | mcp->in_mb = MBX_19|MBX_18|MBX_3|MBX_2|MBX_1|MBX_0; | |
4724 | ||
4725 | mcp->buf_size = mreq->transfer_size; | |
4726 | mcp->tov = MBX_TOV_SECONDS; | |
4727 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
4728 | ||
4729 | rval = qla2x00_mailbox_command(vha, mcp); | |
4730 | ||
4731 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4732 | ql_dbg(ql_dbg_mbx, vha, 0x10f8, |
4733 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x mb[3]=%x mb[18]=%x " | |
4734 | "mb[19]=%x.\n", rval, mcp->mb[0], mcp->mb[1], mcp->mb[2], | |
4735 | mcp->mb[3], mcp->mb[18], mcp->mb[19]); | |
9a069e19 | 4736 | } else { |
5f28d2d7 SK |
4737 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10f9, |
4738 | "Done %s.\n", __func__); | |
9a069e19 GM |
4739 | } |
4740 | ||
4741 | /* Copy mailbox information */ | |
4742 | memcpy( mresp, mcp->mb, 64); | |
9a069e19 GM |
4743 | return rval; |
4744 | } | |
4745 | ||
4746 | int | |
a9083016 GM |
4747 | qla2x00_echo_test(scsi_qla_host_t *vha, struct msg_echo_lb *mreq, |
4748 | uint16_t *mresp) | |
9a069e19 GM |
4749 | { |
4750 | int rval; | |
4751 | mbx_cmd_t mc; | |
4752 | mbx_cmd_t *mcp = &mc; | |
4753 | struct qla_hw_data *ha = vha->hw; | |
4754 | ||
5f28d2d7 SK |
4755 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10fa, |
4756 | "Entered %s.\n", __func__); | |
9a069e19 GM |
4757 | |
4758 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
4759 | mcp->mb[0] = MBC_DIAGNOSTIC_ECHO; | |
4760 | mcp->mb[1] = mreq->options | BIT_6; /* BIT_6 specifies 64bit address */ | |
6246b8a1 | 4761 | if (IS_CNA_CAPABLE(ha)) { |
9a069e19 | 4762 | mcp->mb[1] |= BIT_15; |
a9083016 GM |
4763 | mcp->mb[2] = vha->fcoe_fcf_idx; |
4764 | } | |
9a069e19 GM |
4765 | mcp->mb[16] = LSW(mreq->rcv_dma); |
4766 | mcp->mb[17] = MSW(mreq->rcv_dma); | |
4767 | mcp->mb[6] = LSW(MSD(mreq->rcv_dma)); | |
4768 | mcp->mb[7] = MSW(MSD(mreq->rcv_dma)); | |
4769 | ||
4770 | mcp->mb[10] = LSW(mreq->transfer_size); | |
4771 | ||
4772 | mcp->mb[14] = LSW(mreq->send_dma); | |
4773 | mcp->mb[15] = MSW(mreq->send_dma); | |
4774 | mcp->mb[20] = LSW(MSD(mreq->send_dma)); | |
4775 | mcp->mb[21] = MSW(MSD(mreq->send_dma)); | |
4776 | ||
4777 | mcp->out_mb = MBX_21|MBX_20|MBX_17|MBX_16|MBX_15| | |
4778 | MBX_14|MBX_10|MBX_7|MBX_6|MBX_1|MBX_0; | |
6246b8a1 | 4779 | if (IS_CNA_CAPABLE(ha)) |
9a069e19 GM |
4780 | mcp->out_mb |= MBX_2; |
4781 | ||
4782 | mcp->in_mb = MBX_0; | |
6246b8a1 GM |
4783 | if (IS_QLA24XX_TYPE(ha) || IS_QLA25XX(ha) || |
4784 | IS_CNA_CAPABLE(ha) || IS_QLA2031(ha)) | |
9a069e19 | 4785 | mcp->in_mb |= MBX_1; |
6246b8a1 | 4786 | if (IS_CNA_CAPABLE(ha) || IS_QLA2031(ha)) |
9a069e19 GM |
4787 | mcp->in_mb |= MBX_3; |
4788 | ||
4789 | mcp->tov = MBX_TOV_SECONDS; | |
4790 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
4791 | mcp->buf_size = mreq->transfer_size; | |
4792 | ||
4793 | rval = qla2x00_mailbox_command(vha, mcp); | |
4794 | ||
4795 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4796 | ql_dbg(ql_dbg_mbx, vha, 0x10fb, |
4797 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
4798 | rval, mcp->mb[0], mcp->mb[1]); | |
9a069e19 | 4799 | } else { |
5f28d2d7 SK |
4800 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10fc, |
4801 | "Done %s.\n", __func__); | |
9a069e19 GM |
4802 | } |
4803 | ||
4804 | /* Copy mailbox information */ | |
6dbdda4d | 4805 | memcpy(mresp, mcp->mb, 64); |
9a069e19 GM |
4806 | return rval; |
4807 | } | |
6dbdda4d | 4808 | |
9a069e19 | 4809 | int |
7c3df132 | 4810 | qla84xx_reset_chip(scsi_qla_host_t *vha, uint16_t enable_diagnostic) |
9a069e19 GM |
4811 | { |
4812 | int rval; | |
4813 | mbx_cmd_t mc; | |
4814 | mbx_cmd_t *mcp = &mc; | |
4815 | ||
5f28d2d7 | 4816 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10fd, |
7c3df132 | 4817 | "Entered %s enable_diag=%d.\n", __func__, enable_diagnostic); |
9a069e19 GM |
4818 | |
4819 | mcp->mb[0] = MBC_ISP84XX_RESET; | |
4820 | mcp->mb[1] = enable_diagnostic; | |
4821 | mcp->out_mb = MBX_1|MBX_0; | |
4822 | mcp->in_mb = MBX_1|MBX_0; | |
4823 | mcp->tov = MBX_TOV_SECONDS; | |
4824 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
7c3df132 | 4825 | rval = qla2x00_mailbox_command(vha, mcp); |
9a069e19 | 4826 | |
9a069e19 | 4827 | if (rval != QLA_SUCCESS) |
7c3df132 | 4828 | ql_dbg(ql_dbg_mbx, vha, 0x10fe, "Failed=%x.\n", rval); |
9a069e19 | 4829 | else |
5f28d2d7 SK |
4830 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10ff, |
4831 | "Done %s.\n", __func__); | |
9a069e19 GM |
4832 | |
4833 | return rval; | |
4834 | } | |
4835 | ||
18e7555a AV |
4836 | int |
4837 | qla2x00_write_ram_word(scsi_qla_host_t *vha, uint32_t risc_addr, uint32_t data) | |
4838 | { | |
4839 | int rval; | |
4840 | mbx_cmd_t mc; | |
4841 | mbx_cmd_t *mcp = &mc; | |
4842 | ||
5f28d2d7 SK |
4843 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1100, |
4844 | "Entered %s.\n", __func__); | |
7c3df132 | 4845 | |
18e7555a | 4846 | if (!IS_FWI2_CAPABLE(vha->hw)) |
6c452a45 | 4847 | return QLA_FUNCTION_FAILED; |
18e7555a | 4848 | |
18e7555a AV |
4849 | mcp->mb[0] = MBC_WRITE_RAM_WORD_EXTENDED; |
4850 | mcp->mb[1] = LSW(risc_addr); | |
4851 | mcp->mb[2] = LSW(data); | |
4852 | mcp->mb[3] = MSW(data); | |
4853 | mcp->mb[8] = MSW(risc_addr); | |
4854 | mcp->out_mb = MBX_8|MBX_3|MBX_2|MBX_1|MBX_0; | |
4855 | mcp->in_mb = MBX_0; | |
4856 | mcp->tov = 30; | |
4857 | mcp->flags = 0; | |
4858 | rval = qla2x00_mailbox_command(vha, mcp); | |
4859 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4860 | ql_dbg(ql_dbg_mbx, vha, 0x1101, |
4861 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
18e7555a | 4862 | } else { |
5f28d2d7 SK |
4863 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1102, |
4864 | "Done %s.\n", __func__); | |
18e7555a AV |
4865 | } |
4866 | ||
4867 | return rval; | |
4868 | } | |
3064ff39 | 4869 | |
b1d46989 MI |
4870 | int |
4871 | qla81xx_write_mpi_register(scsi_qla_host_t *vha, uint16_t *mb) | |
4872 | { | |
4873 | int rval; | |
4874 | uint32_t stat, timer; | |
4875 | uint16_t mb0 = 0; | |
4876 | struct qla_hw_data *ha = vha->hw; | |
4877 | struct device_reg_24xx __iomem *reg = &ha->iobase->isp24; | |
4878 | ||
4879 | rval = QLA_SUCCESS; | |
4880 | ||
5f28d2d7 SK |
4881 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1103, |
4882 | "Entered %s.\n", __func__); | |
b1d46989 MI |
4883 | |
4884 | clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags); | |
4885 | ||
4886 | /* Write the MBC data to the registers */ | |
4887 | WRT_REG_WORD(®->mailbox0, MBC_WRITE_MPI_REGISTER); | |
4888 | WRT_REG_WORD(®->mailbox1, mb[0]); | |
4889 | WRT_REG_WORD(®->mailbox2, mb[1]); | |
4890 | WRT_REG_WORD(®->mailbox3, mb[2]); | |
4891 | WRT_REG_WORD(®->mailbox4, mb[3]); | |
4892 | ||
4893 | WRT_REG_DWORD(®->hccr, HCCRX_SET_HOST_INT); | |
4894 | ||
4895 | /* Poll for MBC interrupt */ | |
4896 | for (timer = 6000000; timer; timer--) { | |
4897 | /* Check for pending interrupts. */ | |
4898 | stat = RD_REG_DWORD(®->host_status); | |
4899 | if (stat & HSRX_RISC_INT) { | |
4900 | stat &= 0xff; | |
4901 | ||
4902 | if (stat == 0x1 || stat == 0x2 || | |
4903 | stat == 0x10 || stat == 0x11) { | |
4904 | set_bit(MBX_INTERRUPT, | |
4905 | &ha->mbx_cmd_flags); | |
4906 | mb0 = RD_REG_WORD(®->mailbox0); | |
4907 | WRT_REG_DWORD(®->hccr, | |
4908 | HCCRX_CLR_RISC_INT); | |
4909 | RD_REG_DWORD(®->hccr); | |
4910 | break; | |
4911 | } | |
4912 | } | |
4913 | udelay(5); | |
4914 | } | |
4915 | ||
4916 | if (test_and_clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags)) | |
4917 | rval = mb0 & MBS_MASK; | |
4918 | else | |
4919 | rval = QLA_FUNCTION_FAILED; | |
4920 | ||
4921 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4922 | ql_dbg(ql_dbg_mbx, vha, 0x1104, |
4923 | "Failed=%x mb[0]=%x.\n", rval, mb[0]); | |
b1d46989 | 4924 | } else { |
5f28d2d7 SK |
4925 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1105, |
4926 | "Done %s.\n", __func__); | |
b1d46989 MI |
4927 | } |
4928 | ||
4929 | return rval; | |
4930 | } | |
6246b8a1 | 4931 | |
3064ff39 MH |
4932 | int |
4933 | qla2x00_get_data_rate(scsi_qla_host_t *vha) | |
4934 | { | |
4935 | int rval; | |
4936 | mbx_cmd_t mc; | |
4937 | mbx_cmd_t *mcp = &mc; | |
4938 | struct qla_hw_data *ha = vha->hw; | |
4939 | ||
5f28d2d7 SK |
4940 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1106, |
4941 | "Entered %s.\n", __func__); | |
7c3df132 | 4942 | |
3064ff39 MH |
4943 | if (!IS_FWI2_CAPABLE(ha)) |
4944 | return QLA_FUNCTION_FAILED; | |
4945 | ||
3064ff39 MH |
4946 | mcp->mb[0] = MBC_DATA_RATE; |
4947 | mcp->mb[1] = 0; | |
4948 | mcp->out_mb = MBX_1|MBX_0; | |
4949 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
f73cb695 | 4950 | if (IS_QLA83XX(ha) || IS_QLA27XX(ha)) |
6246b8a1 | 4951 | mcp->in_mb |= MBX_3; |
3064ff39 MH |
4952 | mcp->tov = MBX_TOV_SECONDS; |
4953 | mcp->flags = 0; | |
4954 | rval = qla2x00_mailbox_command(vha, mcp); | |
4955 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4956 | ql_dbg(ql_dbg_mbx, vha, 0x1107, |
4957 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
3064ff39 | 4958 | } else { |
5f28d2d7 SK |
4959 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1108, |
4960 | "Done %s.\n", __func__); | |
3064ff39 MH |
4961 | if (mcp->mb[1] != 0x7) |
4962 | ha->link_data_rate = mcp->mb[1]; | |
4963 | } | |
4964 | ||
4965 | return rval; | |
4966 | } | |
09ff701a | 4967 | |
23f2ebd1 SR |
4968 | int |
4969 | qla81xx_get_port_config(scsi_qla_host_t *vha, uint16_t *mb) | |
4970 | { | |
4971 | int rval; | |
4972 | mbx_cmd_t mc; | |
4973 | mbx_cmd_t *mcp = &mc; | |
4974 | struct qla_hw_data *ha = vha->hw; | |
4975 | ||
5f28d2d7 SK |
4976 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1109, |
4977 | "Entered %s.\n", __func__); | |
23f2ebd1 | 4978 | |
f73cb695 CD |
4979 | if (!IS_QLA81XX(ha) && !IS_QLA83XX(ha) && !IS_QLA8044(ha) && |
4980 | !IS_QLA27XX(ha)) | |
23f2ebd1 SR |
4981 | return QLA_FUNCTION_FAILED; |
4982 | mcp->mb[0] = MBC_GET_PORT_CONFIG; | |
4983 | mcp->out_mb = MBX_0; | |
4984 | mcp->in_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
4985 | mcp->tov = MBX_TOV_SECONDS; | |
4986 | mcp->flags = 0; | |
4987 | ||
4988 | rval = qla2x00_mailbox_command(vha, mcp); | |
4989 | ||
4990 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
4991 | ql_dbg(ql_dbg_mbx, vha, 0x110a, |
4992 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
23f2ebd1 SR |
4993 | } else { |
4994 | /* Copy all bits to preserve original value */ | |
4995 | memcpy(mb, &mcp->mb[1], sizeof(uint16_t) * 4); | |
4996 | ||
5f28d2d7 SK |
4997 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x110b, |
4998 | "Done %s.\n", __func__); | |
23f2ebd1 SR |
4999 | } |
5000 | return rval; | |
5001 | } | |
5002 | ||
5003 | int | |
5004 | qla81xx_set_port_config(scsi_qla_host_t *vha, uint16_t *mb) | |
5005 | { | |
5006 | int rval; | |
5007 | mbx_cmd_t mc; | |
5008 | mbx_cmd_t *mcp = &mc; | |
5009 | ||
5f28d2d7 SK |
5010 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x110c, |
5011 | "Entered %s.\n", __func__); | |
23f2ebd1 SR |
5012 | |
5013 | mcp->mb[0] = MBC_SET_PORT_CONFIG; | |
5014 | /* Copy all bits to preserve original setting */ | |
5015 | memcpy(&mcp->mb[1], mb, sizeof(uint16_t) * 4); | |
5016 | mcp->out_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5017 | mcp->in_mb = MBX_0; | |
5018 | mcp->tov = MBX_TOV_SECONDS; | |
5019 | mcp->flags = 0; | |
5020 | rval = qla2x00_mailbox_command(vha, mcp); | |
5021 | ||
5022 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
5023 | ql_dbg(ql_dbg_mbx, vha, 0x110d, |
5024 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
23f2ebd1 | 5025 | } else |
5f28d2d7 SK |
5026 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x110e, |
5027 | "Done %s.\n", __func__); | |
23f2ebd1 SR |
5028 | |
5029 | return rval; | |
5030 | } | |
5031 | ||
5032 | ||
09ff701a SR |
5033 | int |
5034 | qla24xx_set_fcp_prio(scsi_qla_host_t *vha, uint16_t loop_id, uint16_t priority, | |
5035 | uint16_t *mb) | |
5036 | { | |
5037 | int rval; | |
5038 | mbx_cmd_t mc; | |
5039 | mbx_cmd_t *mcp = &mc; | |
5040 | struct qla_hw_data *ha = vha->hw; | |
5041 | ||
5f28d2d7 SK |
5042 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x110f, |
5043 | "Entered %s.\n", __func__); | |
7c3df132 | 5044 | |
09ff701a SR |
5045 | if (!IS_QLA24XX_TYPE(ha) && !IS_QLA25XX(ha)) |
5046 | return QLA_FUNCTION_FAILED; | |
5047 | ||
09ff701a SR |
5048 | mcp->mb[0] = MBC_PORT_PARAMS; |
5049 | mcp->mb[1] = loop_id; | |
5050 | if (ha->flags.fcp_prio_enabled) | |
5051 | mcp->mb[2] = BIT_1; | |
5052 | else | |
5053 | mcp->mb[2] = BIT_2; | |
5054 | mcp->mb[4] = priority & 0xf; | |
5055 | mcp->mb[9] = vha->vp_idx; | |
5056 | mcp->out_mb = MBX_9|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5057 | mcp->in_mb = MBX_4|MBX_3|MBX_1|MBX_0; | |
5058 | mcp->tov = 30; | |
5059 | mcp->flags = 0; | |
5060 | rval = qla2x00_mailbox_command(vha, mcp); | |
5061 | if (mb != NULL) { | |
5062 | mb[0] = mcp->mb[0]; | |
5063 | mb[1] = mcp->mb[1]; | |
5064 | mb[3] = mcp->mb[3]; | |
5065 | mb[4] = mcp->mb[4]; | |
5066 | } | |
5067 | ||
5068 | if (rval != QLA_SUCCESS) { | |
7c3df132 | 5069 | ql_dbg(ql_dbg_mbx, vha, 0x10cd, "Failed=%x.\n", rval); |
09ff701a | 5070 | } else { |
5f28d2d7 SK |
5071 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x10cc, |
5072 | "Done %s.\n", __func__); | |
09ff701a SR |
5073 | } |
5074 | ||
5075 | return rval; | |
5076 | } | |
a9083016 | 5077 | |
794a5691 | 5078 | int |
fe52f6e1 | 5079 | qla2x00_get_thermal_temp(scsi_qla_host_t *vha, uint16_t *temp) |
794a5691 | 5080 | { |
fe52f6e1 | 5081 | int rval = QLA_FUNCTION_FAILED; |
794a5691 | 5082 | struct qla_hw_data *ha = vha->hw; |
fe52f6e1 | 5083 | uint8_t byte; |
794a5691 | 5084 | |
1ae47cf3 JC |
5085 | if (!IS_FWI2_CAPABLE(ha) || IS_QLA24XX_TYPE(ha) || IS_QLA81XX(ha)) { |
5086 | ql_dbg(ql_dbg_mbx, vha, 0x1150, | |
5087 | "Thermal not supported by this card.\n"); | |
5088 | return rval; | |
5089 | } | |
5090 | ||
5091 | if (IS_QLA25XX(ha)) { | |
5092 | if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_QLOGIC && | |
5093 | ha->pdev->subsystem_device == 0x0175) { | |
5094 | rval = qla2x00_read_sfp(vha, 0, &byte, | |
5095 | 0x98, 0x1, 1, BIT_13|BIT_0); | |
5096 | *temp = byte; | |
5097 | return rval; | |
5098 | } | |
5099 | if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_HP && | |
5100 | ha->pdev->subsystem_device == 0x338e) { | |
5101 | rval = qla2x00_read_sfp(vha, 0, &byte, | |
5102 | 0x98, 0x1, 1, BIT_15|BIT_14|BIT_0); | |
5103 | *temp = byte; | |
5104 | return rval; | |
5105 | } | |
5106 | ql_dbg(ql_dbg_mbx, vha, 0x10c9, | |
5107 | "Thermal not supported by this card.\n"); | |
5108 | return rval; | |
794a5691 | 5109 | } |
794a5691 | 5110 | |
1ae47cf3 JC |
5111 | if (IS_QLA82XX(ha)) { |
5112 | *temp = qla82xx_read_temperature(vha); | |
5113 | rval = QLA_SUCCESS; | |
5114 | return rval; | |
5115 | } else if (IS_QLA8044(ha)) { | |
5116 | *temp = qla8044_read_temperature(vha); | |
5117 | rval = QLA_SUCCESS; | |
5118 | return rval; | |
794a5691 | 5119 | } |
794a5691 | 5120 | |
1ae47cf3 | 5121 | rval = qla2x00_read_asic_temperature(vha, temp); |
794a5691 AV |
5122 | return rval; |
5123 | } | |
5124 | ||
a9083016 GM |
5125 | int |
5126 | qla82xx_mbx_intr_enable(scsi_qla_host_t *vha) | |
5127 | { | |
5128 | int rval; | |
5129 | struct qla_hw_data *ha = vha->hw; | |
5130 | mbx_cmd_t mc; | |
5131 | mbx_cmd_t *mcp = &mc; | |
5132 | ||
5f28d2d7 SK |
5133 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1017, |
5134 | "Entered %s.\n", __func__); | |
7c3df132 | 5135 | |
a9083016 GM |
5136 | if (!IS_FWI2_CAPABLE(ha)) |
5137 | return QLA_FUNCTION_FAILED; | |
5138 | ||
a9083016 | 5139 | memset(mcp, 0, sizeof(mbx_cmd_t)); |
3711333d | 5140 | mcp->mb[0] = MBC_TOGGLE_INTERRUPT; |
a9083016 GM |
5141 | mcp->mb[1] = 1; |
5142 | ||
5143 | mcp->out_mb = MBX_1|MBX_0; | |
5144 | mcp->in_mb = MBX_0; | |
5145 | mcp->tov = 30; | |
5146 | mcp->flags = 0; | |
5147 | ||
5148 | rval = qla2x00_mailbox_command(vha, mcp); | |
5149 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
5150 | ql_dbg(ql_dbg_mbx, vha, 0x1016, |
5151 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
a9083016 | 5152 | } else { |
5f28d2d7 SK |
5153 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x100e, |
5154 | "Done %s.\n", __func__); | |
a9083016 GM |
5155 | } |
5156 | ||
5157 | return rval; | |
5158 | } | |
5159 | ||
5160 | int | |
5161 | qla82xx_mbx_intr_disable(scsi_qla_host_t *vha) | |
5162 | { | |
5163 | int rval; | |
5164 | struct qla_hw_data *ha = vha->hw; | |
5165 | mbx_cmd_t mc; | |
5166 | mbx_cmd_t *mcp = &mc; | |
5167 | ||
5f28d2d7 SK |
5168 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x100d, |
5169 | "Entered %s.\n", __func__); | |
7c3df132 | 5170 | |
7ec0effd | 5171 | if (!IS_P3P_TYPE(ha)) |
a9083016 GM |
5172 | return QLA_FUNCTION_FAILED; |
5173 | ||
a9083016 | 5174 | memset(mcp, 0, sizeof(mbx_cmd_t)); |
3711333d | 5175 | mcp->mb[0] = MBC_TOGGLE_INTERRUPT; |
a9083016 GM |
5176 | mcp->mb[1] = 0; |
5177 | ||
5178 | mcp->out_mb = MBX_1|MBX_0; | |
5179 | mcp->in_mb = MBX_0; | |
5180 | mcp->tov = 30; | |
5181 | mcp->flags = 0; | |
5182 | ||
5183 | rval = qla2x00_mailbox_command(vha, mcp); | |
5184 | if (rval != QLA_SUCCESS) { | |
7c3df132 SK |
5185 | ql_dbg(ql_dbg_mbx, vha, 0x100c, |
5186 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
a9083016 | 5187 | } else { |
5f28d2d7 SK |
5188 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x100b, |
5189 | "Done %s.\n", __func__); | |
a9083016 GM |
5190 | } |
5191 | ||
5192 | return rval; | |
5193 | } | |
08de2844 GM |
5194 | |
5195 | int | |
5196 | qla82xx_md_get_template_size(scsi_qla_host_t *vha) | |
5197 | { | |
5198 | struct qla_hw_data *ha = vha->hw; | |
5199 | mbx_cmd_t mc; | |
5200 | mbx_cmd_t *mcp = &mc; | |
5201 | int rval = QLA_FUNCTION_FAILED; | |
5202 | ||
5f28d2d7 SK |
5203 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x111f, |
5204 | "Entered %s.\n", __func__); | |
08de2844 GM |
5205 | |
5206 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
5207 | mcp->mb[0] = LSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5208 | mcp->mb[1] = MSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5209 | mcp->mb[2] = LSW(RQST_TMPLT_SIZE); | |
5210 | mcp->mb[3] = MSW(RQST_TMPLT_SIZE); | |
5211 | ||
5212 | mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
5213 | mcp->in_mb = MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8| | |
5214 | MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5215 | ||
5216 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
5217 | mcp->tov = MBX_TOV_SECONDS; | |
5218 | rval = qla2x00_mailbox_command(vha, mcp); | |
5219 | ||
5220 | /* Always copy back return mailbox values. */ | |
5221 | if (rval != QLA_SUCCESS) { | |
5222 | ql_dbg(ql_dbg_mbx, vha, 0x1120, | |
5223 | "mailbox command FAILED=0x%x, subcode=%x.\n", | |
5224 | (mcp->mb[1] << 16) | mcp->mb[0], | |
5225 | (mcp->mb[3] << 16) | mcp->mb[2]); | |
5226 | } else { | |
5f28d2d7 SK |
5227 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1121, |
5228 | "Done %s.\n", __func__); | |
08de2844 GM |
5229 | ha->md_template_size = ((mcp->mb[3] << 16) | mcp->mb[2]); |
5230 | if (!ha->md_template_size) { | |
5231 | ql_dbg(ql_dbg_mbx, vha, 0x1122, | |
5232 | "Null template size obtained.\n"); | |
5233 | rval = QLA_FUNCTION_FAILED; | |
5234 | } | |
5235 | } | |
5236 | return rval; | |
5237 | } | |
5238 | ||
5239 | int | |
5240 | qla82xx_md_get_template(scsi_qla_host_t *vha) | |
5241 | { | |
5242 | struct qla_hw_data *ha = vha->hw; | |
5243 | mbx_cmd_t mc; | |
5244 | mbx_cmd_t *mcp = &mc; | |
5245 | int rval = QLA_FUNCTION_FAILED; | |
5246 | ||
5f28d2d7 SK |
5247 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1123, |
5248 | "Entered %s.\n", __func__); | |
08de2844 GM |
5249 | |
5250 | ha->md_tmplt_hdr = dma_alloc_coherent(&ha->pdev->dev, | |
5251 | ha->md_template_size, &ha->md_tmplt_hdr_dma, GFP_KERNEL); | |
5252 | if (!ha->md_tmplt_hdr) { | |
5253 | ql_log(ql_log_warn, vha, 0x1124, | |
5254 | "Unable to allocate memory for Minidump template.\n"); | |
5255 | return rval; | |
5256 | } | |
5257 | ||
5258 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
5259 | mcp->mb[0] = LSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5260 | mcp->mb[1] = MSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5261 | mcp->mb[2] = LSW(RQST_TMPLT); | |
5262 | mcp->mb[3] = MSW(RQST_TMPLT); | |
5263 | mcp->mb[4] = LSW(LSD(ha->md_tmplt_hdr_dma)); | |
5264 | mcp->mb[5] = MSW(LSD(ha->md_tmplt_hdr_dma)); | |
5265 | mcp->mb[6] = LSW(MSD(ha->md_tmplt_hdr_dma)); | |
5266 | mcp->mb[7] = MSW(MSD(ha->md_tmplt_hdr_dma)); | |
5267 | mcp->mb[8] = LSW(ha->md_template_size); | |
5268 | mcp->mb[9] = MSW(ha->md_template_size); | |
5269 | ||
5270 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
5271 | mcp->tov = MBX_TOV_SECONDS; | |
5272 | mcp->out_mb = MBX_11|MBX_10|MBX_9|MBX_8| | |
5273 | MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5274 | mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
5275 | rval = qla2x00_mailbox_command(vha, mcp); | |
5276 | ||
5277 | if (rval != QLA_SUCCESS) { | |
5278 | ql_dbg(ql_dbg_mbx, vha, 0x1125, | |
5279 | "mailbox command FAILED=0x%x, subcode=%x.\n", | |
5280 | ((mcp->mb[1] << 16) | mcp->mb[0]), | |
5281 | ((mcp->mb[3] << 16) | mcp->mb[2])); | |
5282 | } else | |
5f28d2d7 SK |
5283 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1126, |
5284 | "Done %s.\n", __func__); | |
08de2844 GM |
5285 | return rval; |
5286 | } | |
999916dc | 5287 | |
7ec0effd AD |
5288 | int |
5289 | qla8044_md_get_template(scsi_qla_host_t *vha) | |
5290 | { | |
5291 | struct qla_hw_data *ha = vha->hw; | |
5292 | mbx_cmd_t mc; | |
5293 | mbx_cmd_t *mcp = &mc; | |
5294 | int rval = QLA_FUNCTION_FAILED; | |
5295 | int offset = 0, size = MINIDUMP_SIZE_36K; | |
5296 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0xb11f, | |
5297 | "Entered %s.\n", __func__); | |
5298 | ||
5299 | ha->md_tmplt_hdr = dma_alloc_coherent(&ha->pdev->dev, | |
5300 | ha->md_template_size, &ha->md_tmplt_hdr_dma, GFP_KERNEL); | |
5301 | if (!ha->md_tmplt_hdr) { | |
5302 | ql_log(ql_log_warn, vha, 0xb11b, | |
5303 | "Unable to allocate memory for Minidump template.\n"); | |
5304 | return rval; | |
5305 | } | |
5306 | ||
5307 | memset(mcp->mb, 0 , sizeof(mcp->mb)); | |
5308 | while (offset < ha->md_template_size) { | |
5309 | mcp->mb[0] = LSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5310 | mcp->mb[1] = MSW(MBC_DIAGNOSTIC_MINIDUMP_TEMPLATE); | |
5311 | mcp->mb[2] = LSW(RQST_TMPLT); | |
5312 | mcp->mb[3] = MSW(RQST_TMPLT); | |
5313 | mcp->mb[4] = LSW(LSD(ha->md_tmplt_hdr_dma + offset)); | |
5314 | mcp->mb[5] = MSW(LSD(ha->md_tmplt_hdr_dma + offset)); | |
5315 | mcp->mb[6] = LSW(MSD(ha->md_tmplt_hdr_dma + offset)); | |
5316 | mcp->mb[7] = MSW(MSD(ha->md_tmplt_hdr_dma + offset)); | |
5317 | mcp->mb[8] = LSW(size); | |
5318 | mcp->mb[9] = MSW(size); | |
5319 | mcp->mb[10] = offset & 0x0000FFFF; | |
5320 | mcp->mb[11] = offset & 0xFFFF0000; | |
5321 | mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD; | |
5322 | mcp->tov = MBX_TOV_SECONDS; | |
5323 | mcp->out_mb = MBX_11|MBX_10|MBX_9|MBX_8| | |
5324 | MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5325 | mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0; | |
5326 | rval = qla2x00_mailbox_command(vha, mcp); | |
5327 | ||
5328 | if (rval != QLA_SUCCESS) { | |
5329 | ql_dbg(ql_dbg_mbx, vha, 0xb11c, | |
5330 | "mailbox command FAILED=0x%x, subcode=%x.\n", | |
5331 | ((mcp->mb[1] << 16) | mcp->mb[0]), | |
5332 | ((mcp->mb[3] << 16) | mcp->mb[2])); | |
5333 | return rval; | |
5334 | } else | |
5335 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0xb11d, | |
5336 | "Done %s.\n", __func__); | |
5337 | offset = offset + size; | |
5338 | } | |
5339 | return rval; | |
5340 | } | |
5341 | ||
6246b8a1 GM |
5342 | int |
5343 | qla81xx_set_led_config(scsi_qla_host_t *vha, uint16_t *led_cfg) | |
5344 | { | |
5345 | int rval; | |
5346 | struct qla_hw_data *ha = vha->hw; | |
5347 | mbx_cmd_t mc; | |
5348 | mbx_cmd_t *mcp = &mc; | |
5349 | ||
5350 | if (!IS_QLA81XX(ha) && !IS_QLA8031(ha)) | |
5351 | return QLA_FUNCTION_FAILED; | |
5352 | ||
5f28d2d7 SK |
5353 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1133, |
5354 | "Entered %s.\n", __func__); | |
6246b8a1 GM |
5355 | |
5356 | memset(mcp, 0, sizeof(mbx_cmd_t)); | |
5357 | mcp->mb[0] = MBC_SET_LED_CONFIG; | |
5358 | mcp->mb[1] = led_cfg[0]; | |
5359 | mcp->mb[2] = led_cfg[1]; | |
5360 | if (IS_QLA8031(ha)) { | |
5361 | mcp->mb[3] = led_cfg[2]; | |
5362 | mcp->mb[4] = led_cfg[3]; | |
5363 | mcp->mb[5] = led_cfg[4]; | |
5364 | mcp->mb[6] = led_cfg[5]; | |
5365 | } | |
5366 | ||
5367 | mcp->out_mb = MBX_2|MBX_1|MBX_0; | |
5368 | if (IS_QLA8031(ha)) | |
5369 | mcp->out_mb |= MBX_6|MBX_5|MBX_4|MBX_3; | |
5370 | mcp->in_mb = MBX_0; | |
5371 | mcp->tov = 30; | |
5372 | mcp->flags = 0; | |
5373 | ||
5374 | rval = qla2x00_mailbox_command(vha, mcp); | |
5375 | if (rval != QLA_SUCCESS) { | |
5376 | ql_dbg(ql_dbg_mbx, vha, 0x1134, | |
5377 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5378 | } else { | |
5f28d2d7 SK |
5379 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1135, |
5380 | "Done %s.\n", __func__); | |
6246b8a1 GM |
5381 | } |
5382 | ||
5383 | return rval; | |
5384 | } | |
5385 | ||
5386 | int | |
5387 | qla81xx_get_led_config(scsi_qla_host_t *vha, uint16_t *led_cfg) | |
5388 | { | |
5389 | int rval; | |
5390 | struct qla_hw_data *ha = vha->hw; | |
5391 | mbx_cmd_t mc; | |
5392 | mbx_cmd_t *mcp = &mc; | |
5393 | ||
5394 | if (!IS_QLA81XX(ha) && !IS_QLA8031(ha)) | |
5395 | return QLA_FUNCTION_FAILED; | |
5396 | ||
5f28d2d7 SK |
5397 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1136, |
5398 | "Entered %s.\n", __func__); | |
6246b8a1 GM |
5399 | |
5400 | memset(mcp, 0, sizeof(mbx_cmd_t)); | |
5401 | mcp->mb[0] = MBC_GET_LED_CONFIG; | |
5402 | ||
5403 | mcp->out_mb = MBX_0; | |
5404 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
5405 | if (IS_QLA8031(ha)) | |
5406 | mcp->in_mb |= MBX_6|MBX_5|MBX_4|MBX_3; | |
5407 | mcp->tov = 30; | |
5408 | mcp->flags = 0; | |
5409 | ||
5410 | rval = qla2x00_mailbox_command(vha, mcp); | |
5411 | if (rval != QLA_SUCCESS) { | |
5412 | ql_dbg(ql_dbg_mbx, vha, 0x1137, | |
5413 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5414 | } else { | |
5415 | led_cfg[0] = mcp->mb[1]; | |
5416 | led_cfg[1] = mcp->mb[2]; | |
5417 | if (IS_QLA8031(ha)) { | |
5418 | led_cfg[2] = mcp->mb[3]; | |
5419 | led_cfg[3] = mcp->mb[4]; | |
5420 | led_cfg[4] = mcp->mb[5]; | |
5421 | led_cfg[5] = mcp->mb[6]; | |
5422 | } | |
5f28d2d7 SK |
5423 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1138, |
5424 | "Done %s.\n", __func__); | |
6246b8a1 GM |
5425 | } |
5426 | ||
5427 | return rval; | |
5428 | } | |
5429 | ||
999916dc SK |
5430 | int |
5431 | qla82xx_mbx_beacon_ctl(scsi_qla_host_t *vha, int enable) | |
5432 | { | |
5433 | int rval; | |
5434 | struct qla_hw_data *ha = vha->hw; | |
5435 | mbx_cmd_t mc; | |
5436 | mbx_cmd_t *mcp = &mc; | |
5437 | ||
7ec0effd | 5438 | if (!IS_P3P_TYPE(ha)) |
999916dc SK |
5439 | return QLA_FUNCTION_FAILED; |
5440 | ||
5f28d2d7 | 5441 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1127, |
999916dc SK |
5442 | "Entered %s.\n", __func__); |
5443 | ||
5444 | memset(mcp, 0, sizeof(mbx_cmd_t)); | |
5445 | mcp->mb[0] = MBC_SET_LED_CONFIG; | |
5446 | if (enable) | |
5447 | mcp->mb[7] = 0xE; | |
5448 | else | |
5449 | mcp->mb[7] = 0xD; | |
5450 | ||
5451 | mcp->out_mb = MBX_7|MBX_0; | |
5452 | mcp->in_mb = MBX_0; | |
6246b8a1 | 5453 | mcp->tov = MBX_TOV_SECONDS; |
999916dc SK |
5454 | mcp->flags = 0; |
5455 | ||
5456 | rval = qla2x00_mailbox_command(vha, mcp); | |
5457 | if (rval != QLA_SUCCESS) { | |
5458 | ql_dbg(ql_dbg_mbx, vha, 0x1128, | |
5459 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5460 | } else { | |
5f28d2d7 | 5461 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1129, |
999916dc SK |
5462 | "Done %s.\n", __func__); |
5463 | } | |
5464 | ||
5465 | return rval; | |
5466 | } | |
6246b8a1 GM |
5467 | |
5468 | int | |
7d613ac6 | 5469 | qla83xx_wr_reg(scsi_qla_host_t *vha, uint32_t reg, uint32_t data) |
6246b8a1 GM |
5470 | { |
5471 | int rval; | |
5472 | struct qla_hw_data *ha = vha->hw; | |
5473 | mbx_cmd_t mc; | |
5474 | mbx_cmd_t *mcp = &mc; | |
5475 | ||
f73cb695 | 5476 | if (!IS_QLA83XX(ha) && !IS_QLA27XX(ha)) |
6246b8a1 GM |
5477 | return QLA_FUNCTION_FAILED; |
5478 | ||
5f28d2d7 SK |
5479 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1130, |
5480 | "Entered %s.\n", __func__); | |
6246b8a1 GM |
5481 | |
5482 | mcp->mb[0] = MBC_WRITE_REMOTE_REG; | |
5483 | mcp->mb[1] = LSW(reg); | |
5484 | mcp->mb[2] = MSW(reg); | |
5485 | mcp->mb[3] = LSW(data); | |
5486 | mcp->mb[4] = MSW(data); | |
5487 | mcp->out_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0; | |
5488 | ||
5489 | mcp->in_mb = MBX_1|MBX_0; | |
5490 | mcp->tov = MBX_TOV_SECONDS; | |
5491 | mcp->flags = 0; | |
5492 | rval = qla2x00_mailbox_command(vha, mcp); | |
5493 | ||
5494 | if (rval != QLA_SUCCESS) { | |
5495 | ql_dbg(ql_dbg_mbx, vha, 0x1131, | |
5496 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5497 | } else { | |
5f28d2d7 | 5498 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1132, |
6246b8a1 GM |
5499 | "Done %s.\n", __func__); |
5500 | } | |
af11f64d | 5501 | |
6246b8a1 GM |
5502 | return rval; |
5503 | } | |
af11f64d AV |
5504 | |
5505 | int | |
5506 | qla2x00_port_logout(scsi_qla_host_t *vha, struct fc_port *fcport) | |
5507 | { | |
5508 | int rval; | |
5509 | struct qla_hw_data *ha = vha->hw; | |
5510 | mbx_cmd_t mc; | |
5511 | mbx_cmd_t *mcp = &mc; | |
5512 | ||
5513 | if (IS_QLA2100(ha) || IS_QLA2200(ha)) { | |
5f28d2d7 | 5514 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x113b, |
af11f64d AV |
5515 | "Implicit LOGO Unsupported.\n"); |
5516 | return QLA_FUNCTION_FAILED; | |
5517 | } | |
5518 | ||
5519 | ||
5f28d2d7 SK |
5520 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x113c, |
5521 | "Entering %s.\n", __func__); | |
af11f64d AV |
5522 | |
5523 | /* Perform Implicit LOGO. */ | |
5524 | mcp->mb[0] = MBC_PORT_LOGOUT; | |
5525 | mcp->mb[1] = fcport->loop_id; | |
5526 | mcp->mb[10] = BIT_15; | |
5527 | mcp->out_mb = MBX_10|MBX_1|MBX_0; | |
5528 | mcp->in_mb = MBX_0; | |
5529 | mcp->tov = MBX_TOV_SECONDS; | |
5530 | mcp->flags = 0; | |
5531 | rval = qla2x00_mailbox_command(vha, mcp); | |
5532 | if (rval != QLA_SUCCESS) | |
5533 | ql_dbg(ql_dbg_mbx, vha, 0x113d, | |
5534 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5535 | else | |
5f28d2d7 SK |
5536 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x113e, |
5537 | "Done %s.\n", __func__); | |
af11f64d AV |
5538 | |
5539 | return rval; | |
5540 | } | |
5541 | ||
7d613ac6 SV |
5542 | int |
5543 | qla83xx_rd_reg(scsi_qla_host_t *vha, uint32_t reg, uint32_t *data) | |
5544 | { | |
5545 | int rval; | |
5546 | mbx_cmd_t mc; | |
5547 | mbx_cmd_t *mcp = &mc; | |
5548 | struct qla_hw_data *ha = vha->hw; | |
5549 | unsigned long retry_max_time = jiffies + (2 * HZ); | |
5550 | ||
f73cb695 | 5551 | if (!IS_QLA83XX(ha) && !IS_QLA27XX(ha)) |
7d613ac6 SV |
5552 | return QLA_FUNCTION_FAILED; |
5553 | ||
5554 | ql_dbg(ql_dbg_mbx, vha, 0x114b, "Entered %s.\n", __func__); | |
5555 | ||
5556 | retry_rd_reg: | |
5557 | mcp->mb[0] = MBC_READ_REMOTE_REG; | |
5558 | mcp->mb[1] = LSW(reg); | |
5559 | mcp->mb[2] = MSW(reg); | |
5560 | mcp->out_mb = MBX_2|MBX_1|MBX_0; | |
5561 | mcp->in_mb = MBX_4|MBX_3|MBX_1|MBX_0; | |
5562 | mcp->tov = MBX_TOV_SECONDS; | |
5563 | mcp->flags = 0; | |
5564 | rval = qla2x00_mailbox_command(vha, mcp); | |
5565 | ||
5566 | if (rval != QLA_SUCCESS) { | |
5567 | ql_dbg(ql_dbg_mbx, vha, 0x114c, | |
5568 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
5569 | rval, mcp->mb[0], mcp->mb[1]); | |
5570 | } else { | |
5571 | *data = (mcp->mb[3] | (mcp->mb[4] << 16)); | |
5572 | if (*data == QLA8XXX_BAD_VALUE) { | |
5573 | /* | |
5574 | * During soft-reset CAMRAM register reads might | |
5575 | * return 0xbad0bad0. So retry for MAX of 2 sec | |
5576 | * while reading camram registers. | |
5577 | */ | |
5578 | if (time_after(jiffies, retry_max_time)) { | |
5579 | ql_dbg(ql_dbg_mbx, vha, 0x1141, | |
5580 | "Failure to read CAMRAM register. " | |
5581 | "data=0x%x.\n", *data); | |
5582 | return QLA_FUNCTION_FAILED; | |
5583 | } | |
5584 | msleep(100); | |
5585 | goto retry_rd_reg; | |
5586 | } | |
5587 | ql_dbg(ql_dbg_mbx, vha, 0x1142, "Done %s.\n", __func__); | |
5588 | } | |
5589 | ||
5590 | return rval; | |
5591 | } | |
5592 | ||
5593 | int | |
5594 | qla83xx_restart_nic_firmware(scsi_qla_host_t *vha) | |
5595 | { | |
5596 | int rval; | |
5597 | mbx_cmd_t mc; | |
5598 | mbx_cmd_t *mcp = &mc; | |
5599 | struct qla_hw_data *ha = vha->hw; | |
5600 | ||
b20f02e1 | 5601 | if (!IS_QLA83XX(ha) && !IS_QLA27XX(ha)) |
7d613ac6 SV |
5602 | return QLA_FUNCTION_FAILED; |
5603 | ||
5604 | ql_dbg(ql_dbg_mbx, vha, 0x1143, "Entered %s.\n", __func__); | |
5605 | ||
5606 | mcp->mb[0] = MBC_RESTART_NIC_FIRMWARE; | |
5607 | mcp->out_mb = MBX_0; | |
5608 | mcp->in_mb = MBX_1|MBX_0; | |
5609 | mcp->tov = MBX_TOV_SECONDS; | |
5610 | mcp->flags = 0; | |
5611 | rval = qla2x00_mailbox_command(vha, mcp); | |
5612 | ||
5613 | if (rval != QLA_SUCCESS) { | |
5614 | ql_dbg(ql_dbg_mbx, vha, 0x1144, | |
5615 | "Failed=%x mb[0]=%x mb[1]=%x.\n", | |
5616 | rval, mcp->mb[0], mcp->mb[1]); | |
5617 | ha->isp_ops->fw_dump(vha, 0); | |
5618 | } else { | |
5619 | ql_dbg(ql_dbg_mbx, vha, 0x1145, "Done %s.\n", __func__); | |
5620 | } | |
5621 | ||
5622 | return rval; | |
5623 | } | |
5624 | ||
5625 | int | |
5626 | qla83xx_access_control(scsi_qla_host_t *vha, uint16_t options, | |
5627 | uint32_t start_addr, uint32_t end_addr, uint16_t *sector_size) | |
5628 | { | |
5629 | int rval; | |
5630 | mbx_cmd_t mc; | |
5631 | mbx_cmd_t *mcp = &mc; | |
5632 | uint8_t subcode = (uint8_t)options; | |
5633 | struct qla_hw_data *ha = vha->hw; | |
5634 | ||
5635 | if (!IS_QLA8031(ha)) | |
5636 | return QLA_FUNCTION_FAILED; | |
5637 | ||
5638 | ql_dbg(ql_dbg_mbx, vha, 0x1146, "Entered %s.\n", __func__); | |
5639 | ||
5640 | mcp->mb[0] = MBC_SET_ACCESS_CONTROL; | |
5641 | mcp->mb[1] = options; | |
5642 | mcp->out_mb = MBX_1|MBX_0; | |
5643 | if (subcode & BIT_2) { | |
5644 | mcp->mb[2] = LSW(start_addr); | |
5645 | mcp->mb[3] = MSW(start_addr); | |
5646 | mcp->mb[4] = LSW(end_addr); | |
5647 | mcp->mb[5] = MSW(end_addr); | |
5648 | mcp->out_mb |= MBX_5|MBX_4|MBX_3|MBX_2; | |
5649 | } | |
5650 | mcp->in_mb = MBX_2|MBX_1|MBX_0; | |
5651 | if (!(subcode & (BIT_2 | BIT_5))) | |
5652 | mcp->in_mb |= MBX_4|MBX_3; | |
5653 | mcp->tov = MBX_TOV_SECONDS; | |
5654 | mcp->flags = 0; | |
5655 | rval = qla2x00_mailbox_command(vha, mcp); | |
5656 | ||
5657 | if (rval != QLA_SUCCESS) { | |
5658 | ql_dbg(ql_dbg_mbx, vha, 0x1147, | |
5659 | "Failed=%x mb[0]=%x mb[1]=%x mb[2]=%x mb[3]=%x mb[4]=%x.\n", | |
5660 | rval, mcp->mb[0], mcp->mb[1], mcp->mb[2], mcp->mb[3], | |
5661 | mcp->mb[4]); | |
5662 | ha->isp_ops->fw_dump(vha, 0); | |
5663 | } else { | |
5664 | if (subcode & BIT_5) | |
5665 | *sector_size = mcp->mb[1]; | |
5666 | else if (subcode & (BIT_6 | BIT_7)) { | |
5667 | ql_dbg(ql_dbg_mbx, vha, 0x1148, | |
5668 | "Driver-lock id=%x%x", mcp->mb[4], mcp->mb[3]); | |
5669 | } else if (subcode & (BIT_3 | BIT_4)) { | |
5670 | ql_dbg(ql_dbg_mbx, vha, 0x1149, | |
5671 | "Flash-lock id=%x%x", mcp->mb[4], mcp->mb[3]); | |
5672 | } | |
5673 | ql_dbg(ql_dbg_mbx, vha, 0x114a, "Done %s.\n", __func__); | |
5674 | } | |
5675 | ||
5676 | return rval; | |
5677 | } | |
81178772 SK |
5678 | |
5679 | int | |
5680 | qla2x00_dump_mctp_data(scsi_qla_host_t *vha, dma_addr_t req_dma, uint32_t addr, | |
5681 | uint32_t size) | |
5682 | { | |
5683 | int rval; | |
5684 | mbx_cmd_t mc; | |
5685 | mbx_cmd_t *mcp = &mc; | |
5686 | ||
5687 | if (!IS_MCTP_CAPABLE(vha->hw)) | |
5688 | return QLA_FUNCTION_FAILED; | |
5689 | ||
5690 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x114f, | |
5691 | "Entered %s.\n", __func__); | |
5692 | ||
5693 | mcp->mb[0] = MBC_DUMP_RISC_RAM_EXTENDED; | |
5694 | mcp->mb[1] = LSW(addr); | |
5695 | mcp->mb[2] = MSW(req_dma); | |
5696 | mcp->mb[3] = LSW(req_dma); | |
5697 | mcp->mb[4] = MSW(size); | |
5698 | mcp->mb[5] = LSW(size); | |
5699 | mcp->mb[6] = MSW(MSD(req_dma)); | |
5700 | mcp->mb[7] = LSW(MSD(req_dma)); | |
5701 | mcp->mb[8] = MSW(addr); | |
5702 | /* Setting RAM ID to valid */ | |
5703 | mcp->mb[10] |= BIT_7; | |
5704 | /* For MCTP RAM ID is 0x40 */ | |
5705 | mcp->mb[10] |= 0x40; | |
5706 | ||
5707 | mcp->out_mb |= MBX_10|MBX_8|MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1| | |
5708 | MBX_0; | |
5709 | ||
5710 | mcp->in_mb = MBX_0; | |
5711 | mcp->tov = MBX_TOV_SECONDS; | |
5712 | mcp->flags = 0; | |
5713 | rval = qla2x00_mailbox_command(vha, mcp); | |
5714 | ||
5715 | if (rval != QLA_SUCCESS) { | |
5716 | ql_dbg(ql_dbg_mbx, vha, 0x114e, | |
5717 | "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]); | |
5718 | } else { | |
5719 | ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x114d, | |
5720 | "Done %s.\n", __func__); | |
5721 | } | |
5722 | ||
5723 | return rval; | |
5724 | } |