]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_promise.c - Promise SATA | |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2003-2004 Red Hat, Inc. | |
9 | * | |
10 | * The contents of this file are subject to the Open | |
11 | * Software License version 1.1 that can be found at | |
12 | * http://www.opensource.org/licenses/osl-1.1.txt and is included herein | |
13 | * by reference. | |
14 | * | |
15 | * Alternatively, the contents of this file may be used under the terms | |
16 | * of the GNU General Public License version 2 (the "GPL") as distributed | |
17 | * in the kernel source COPYING file, in which case the provisions of | |
18 | * the GPL are applicable instead of the above. If you wish to allow | |
19 | * the use of your version of this file only under the terms of the | |
20 | * GPL and not to allow others to use your version of this file under | |
21 | * the OSL, indicate your decision by deleting the provisions above and | |
22 | * replace them with the notice and other provisions required by the GPL. | |
23 | * If you do not delete the provisions above, a recipient may use your | |
24 | * version of this file under either the OSL or the GPL. | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/kernel.h> | |
29 | #include <linux/module.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/init.h> | |
32 | #include <linux/blkdev.h> | |
33 | #include <linux/delay.h> | |
34 | #include <linux/interrupt.h> | |
35 | #include <linux/sched.h> | |
36 | #include "scsi.h" | |
37 | #include <scsi/scsi_host.h> | |
38 | #include <linux/libata.h> | |
39 | #include <asm/io.h> | |
40 | #include "sata_promise.h" | |
41 | ||
42 | #define DRV_NAME "sata_promise" | |
6885433c | 43 | #define DRV_VERSION "1.02" |
1da177e4 LT |
44 | |
45 | ||
46 | enum { | |
47 | PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */ | |
48 | PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */ | |
49 | PDC_TBG_MODE = 0x41, /* TBG mode */ | |
50 | PDC_FLASH_CTL = 0x44, /* Flash control register */ | |
51 | PDC_PCI_CTL = 0x48, /* PCI control and status register */ | |
52 | PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */ | |
53 | PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */ | |
54 | PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */ | |
55 | PDC_SLEW_CTL = 0x470, /* slew rate control reg */ | |
56 | ||
57 | PDC_ERR_MASK = (1<<19) | (1<<20) | (1<<21) | (1<<22) | | |
58 | (1<<8) | (1<<9) | (1<<10), | |
59 | ||
60 | board_2037x = 0, /* FastTrak S150 TX2plus */ | |
61 | board_20319 = 1, /* FastTrak S150 TX4 */ | |
f497ba73 | 62 | board_20619 = 2, /* FastTrak TX4000 */ |
1da177e4 LT |
63 | |
64 | PDC_HAS_PATA = (1 << 1), /* PDC20375 has PATA */ | |
65 | ||
66 | PDC_RESET = (1 << 11), /* HDMA reset */ | |
67 | }; | |
68 | ||
69 | ||
70 | struct pdc_port_priv { | |
71 | u8 *pkt; | |
72 | dma_addr_t pkt_dma; | |
73 | }; | |
74 | ||
75 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg); | |
76 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val); | |
77 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); | |
78 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance, struct pt_regs *regs); | |
79 | static void pdc_eng_timeout(struct ata_port *ap); | |
80 | static int pdc_port_start(struct ata_port *ap); | |
81 | static void pdc_port_stop(struct ata_port *ap); | |
82 | static void pdc_phy_reset(struct ata_port *ap); | |
83 | static void pdc_qc_prep(struct ata_queued_cmd *qc); | |
84 | static void pdc_tf_load_mmio(struct ata_port *ap, struct ata_taskfile *tf); | |
85 | static void pdc_exec_command_mmio(struct ata_port *ap, struct ata_taskfile *tf); | |
86 | static void pdc_irq_clear(struct ata_port *ap); | |
87 | static int pdc_qc_issue_prot(struct ata_queued_cmd *qc); | |
88 | ||
89 | static Scsi_Host_Template pdc_ata_sht = { | |
90 | .module = THIS_MODULE, | |
91 | .name = DRV_NAME, | |
92 | .ioctl = ata_scsi_ioctl, | |
93 | .queuecommand = ata_scsi_queuecmd, | |
94 | .eh_strategy_handler = ata_scsi_error, | |
95 | .can_queue = ATA_DEF_QUEUE, | |
96 | .this_id = ATA_SHT_THIS_ID, | |
97 | .sg_tablesize = LIBATA_MAX_PRD, | |
98 | .max_sectors = ATA_MAX_SECTORS, | |
99 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, | |
100 | .emulated = ATA_SHT_EMULATED, | |
101 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
102 | .proc_name = DRV_NAME, | |
103 | .dma_boundary = ATA_DMA_BOUNDARY, | |
104 | .slave_configure = ata_scsi_slave_config, | |
105 | .bios_param = ata_std_bios_param, | |
106 | .ordered_flush = 1, | |
107 | }; | |
108 | ||
109 | static struct ata_port_operations pdc_ata_ops = { | |
110 | .port_disable = ata_port_disable, | |
111 | .tf_load = pdc_tf_load_mmio, | |
112 | .tf_read = ata_tf_read, | |
113 | .check_status = ata_check_status, | |
114 | .exec_command = pdc_exec_command_mmio, | |
115 | .dev_select = ata_std_dev_select, | |
116 | .phy_reset = pdc_phy_reset, | |
117 | .qc_prep = pdc_qc_prep, | |
118 | .qc_issue = pdc_qc_issue_prot, | |
119 | .eng_timeout = pdc_eng_timeout, | |
120 | .irq_handler = pdc_interrupt, | |
121 | .irq_clear = pdc_irq_clear, | |
122 | .scr_read = pdc_sata_scr_read, | |
123 | .scr_write = pdc_sata_scr_write, | |
124 | .port_start = pdc_port_start, | |
125 | .port_stop = pdc_port_stop, | |
aa8f0dc6 | 126 | .host_stop = ata_host_stop, |
1da177e4 LT |
127 | }; |
128 | ||
129 | static struct ata_port_info pdc_port_info[] = { | |
130 | /* board_2037x */ | |
131 | { | |
132 | .sht = &pdc_ata_sht, | |
133 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
134 | ATA_FLAG_SRST | ATA_FLAG_MMIO, | |
135 | .pio_mask = 0x1f, /* pio0-4 */ | |
136 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
137 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
138 | .port_ops = &pdc_ata_ops, | |
139 | }, | |
140 | ||
141 | /* board_20319 */ | |
142 | { | |
143 | .sht = &pdc_ata_sht, | |
144 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
145 | ATA_FLAG_SRST | ATA_FLAG_MMIO, | |
146 | .pio_mask = 0x1f, /* pio0-4 */ | |
147 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
148 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
149 | .port_ops = &pdc_ata_ops, | |
150 | }, | |
f497ba73 TL |
151 | |
152 | /* board_20619 */ | |
153 | { | |
154 | .sht = &pdc_ata_sht, | |
155 | .host_flags = ATA_FLAG_NO_LEGACY | ATA_FLAG_SRST | | |
156 | ATA_FLAG_MMIO | ATA_FLAG_SLAVE_POSS, | |
157 | .pio_mask = 0x1f, /* pio0-4 */ | |
158 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
159 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
160 | .port_ops = &pdc_ata_ops, | |
161 | }, | |
1da177e4 LT |
162 | }; |
163 | ||
164 | static struct pci_device_id pdc_ata_pci_tbl[] = { | |
165 | { PCI_VENDOR_ID_PROMISE, 0x3371, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
166 | board_2037x }, | |
4c3a53d4 FJ |
167 | { PCI_VENDOR_ID_PROMISE, 0x3571, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
168 | board_2037x }, | |
1da177e4 LT |
169 | { PCI_VENDOR_ID_PROMISE, 0x3373, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
170 | board_2037x }, | |
171 | { PCI_VENDOR_ID_PROMISE, 0x3375, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
172 | board_2037x }, | |
173 | { PCI_VENDOR_ID_PROMISE, 0x3376, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
174 | board_2037x }, | |
175 | { PCI_VENDOR_ID_PROMISE, 0x3574, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
176 | board_2037x }, | |
177 | { PCI_VENDOR_ID_PROMISE, 0x3d75, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
178 | board_2037x }, | |
179 | ||
180 | { PCI_VENDOR_ID_PROMISE, 0x3318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
181 | board_20319 }, | |
182 | { PCI_VENDOR_ID_PROMISE, 0x3319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
183 | board_20319 }, | |
93090495 DD |
184 | { PCI_VENDOR_ID_PROMISE, 0x3519, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
185 | board_20319 }, | |
08b791c0 OM |
186 | { PCI_VENDOR_ID_PROMISE, 0x3d17, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
187 | board_20319 }, | |
1da177e4 LT |
188 | { PCI_VENDOR_ID_PROMISE, 0x3d18, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
189 | board_20319 }, | |
190 | ||
f497ba73 TL |
191 | { PCI_VENDOR_ID_PROMISE, 0x6629, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
192 | board_20619 }, | |
193 | ||
1da177e4 LT |
194 | { } /* terminate list */ |
195 | }; | |
196 | ||
197 | ||
198 | static struct pci_driver pdc_ata_pci_driver = { | |
199 | .name = DRV_NAME, | |
200 | .id_table = pdc_ata_pci_tbl, | |
201 | .probe = pdc_ata_init_one, | |
202 | .remove = ata_pci_remove_one, | |
203 | }; | |
204 | ||
205 | ||
206 | static int pdc_port_start(struct ata_port *ap) | |
207 | { | |
208 | struct device *dev = ap->host_set->dev; | |
209 | struct pdc_port_priv *pp; | |
210 | int rc; | |
211 | ||
212 | rc = ata_port_start(ap); | |
213 | if (rc) | |
214 | return rc; | |
215 | ||
216 | pp = kmalloc(sizeof(*pp), GFP_KERNEL); | |
217 | if (!pp) { | |
218 | rc = -ENOMEM; | |
219 | goto err_out; | |
220 | } | |
221 | memset(pp, 0, sizeof(*pp)); | |
222 | ||
223 | pp->pkt = dma_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL); | |
224 | if (!pp->pkt) { | |
225 | rc = -ENOMEM; | |
226 | goto err_out_kfree; | |
227 | } | |
228 | ||
229 | ap->private_data = pp; | |
230 | ||
231 | return 0; | |
232 | ||
233 | err_out_kfree: | |
234 | kfree(pp); | |
235 | err_out: | |
236 | ata_port_stop(ap); | |
237 | return rc; | |
238 | } | |
239 | ||
240 | ||
241 | static void pdc_port_stop(struct ata_port *ap) | |
242 | { | |
243 | struct device *dev = ap->host_set->dev; | |
244 | struct pdc_port_priv *pp = ap->private_data; | |
245 | ||
246 | ap->private_data = NULL; | |
247 | dma_free_coherent(dev, 128, pp->pkt, pp->pkt_dma); | |
248 | kfree(pp); | |
249 | ata_port_stop(ap); | |
250 | } | |
251 | ||
252 | ||
253 | static void pdc_reset_port(struct ata_port *ap) | |
254 | { | |
255 | void *mmio = (void *) ap->ioaddr.cmd_addr + PDC_CTLSTAT; | |
256 | unsigned int i; | |
257 | u32 tmp; | |
258 | ||
259 | for (i = 11; i > 0; i--) { | |
260 | tmp = readl(mmio); | |
261 | if (tmp & PDC_RESET) | |
262 | break; | |
263 | ||
264 | udelay(100); | |
265 | ||
266 | tmp |= PDC_RESET; | |
267 | writel(tmp, mmio); | |
268 | } | |
269 | ||
270 | tmp &= ~PDC_RESET; | |
271 | writel(tmp, mmio); | |
272 | readl(mmio); /* flush */ | |
273 | } | |
274 | ||
275 | static void pdc_phy_reset(struct ata_port *ap) | |
276 | { | |
277 | pdc_reset_port(ap); | |
278 | sata_phy_reset(ap); | |
279 | } | |
280 | ||
281 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg) | |
282 | { | |
283 | if (sc_reg > SCR_CONTROL) | |
284 | return 0xffffffffU; | |
285 | return readl((void *) ap->ioaddr.scr_addr + (sc_reg * 4)); | |
286 | } | |
287 | ||
288 | ||
289 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, | |
290 | u32 val) | |
291 | { | |
292 | if (sc_reg > SCR_CONTROL) | |
293 | return; | |
294 | writel(val, (void *) ap->ioaddr.scr_addr + (sc_reg * 4)); | |
295 | } | |
296 | ||
297 | static void pdc_qc_prep(struct ata_queued_cmd *qc) | |
298 | { | |
299 | struct pdc_port_priv *pp = qc->ap->private_data; | |
300 | unsigned int i; | |
301 | ||
302 | VPRINTK("ENTER\n"); | |
303 | ||
304 | switch (qc->tf.protocol) { | |
305 | case ATA_PROT_DMA: | |
306 | ata_qc_prep(qc); | |
307 | /* fall through */ | |
308 | ||
309 | case ATA_PROT_NODATA: | |
310 | i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma, | |
311 | qc->dev->devno, pp->pkt); | |
312 | ||
313 | if (qc->tf.flags & ATA_TFLAG_LBA48) | |
314 | i = pdc_prep_lba48(&qc->tf, pp->pkt, i); | |
315 | else | |
316 | i = pdc_prep_lba28(&qc->tf, pp->pkt, i); | |
317 | ||
318 | pdc_pkt_footer(&qc->tf, pp->pkt, i); | |
319 | break; | |
320 | ||
321 | default: | |
322 | break; | |
323 | } | |
324 | } | |
325 | ||
326 | static void pdc_eng_timeout(struct ata_port *ap) | |
327 | { | |
328 | u8 drv_stat; | |
329 | struct ata_queued_cmd *qc; | |
330 | ||
331 | DPRINTK("ENTER\n"); | |
332 | ||
333 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
334 | if (!qc) { | |
335 | printk(KERN_ERR "ata%u: BUG: timeout without command\n", | |
336 | ap->id); | |
337 | goto out; | |
338 | } | |
339 | ||
340 | /* hack alert! We cannot use the supplied completion | |
341 | * function from inside the ->eh_strategy_handler() thread. | |
342 | * libata is the only user of ->eh_strategy_handler() in | |
343 | * any kernel, so the default scsi_done() assumes it is | |
344 | * not being called from the SCSI EH. | |
345 | */ | |
346 | qc->scsidone = scsi_finish_command; | |
347 | ||
348 | switch (qc->tf.protocol) { | |
349 | case ATA_PROT_DMA: | |
350 | case ATA_PROT_NODATA: | |
351 | printk(KERN_ERR "ata%u: command timeout\n", ap->id); | |
352 | ata_qc_complete(qc, ata_wait_idle(ap) | ATA_ERR); | |
353 | break; | |
354 | ||
355 | default: | |
356 | drv_stat = ata_busy_wait(ap, ATA_BUSY | ATA_DRQ, 1000); | |
357 | ||
358 | printk(KERN_ERR "ata%u: unknown timeout, cmd 0x%x stat 0x%x\n", | |
359 | ap->id, qc->tf.command, drv_stat); | |
360 | ||
361 | ata_qc_complete(qc, drv_stat); | |
362 | break; | |
363 | } | |
364 | ||
365 | out: | |
366 | DPRINTK("EXIT\n"); | |
367 | } | |
368 | ||
369 | static inline unsigned int pdc_host_intr( struct ata_port *ap, | |
370 | struct ata_queued_cmd *qc) | |
371 | { | |
372 | u8 status; | |
373 | unsigned int handled = 0, have_err = 0; | |
374 | u32 tmp; | |
375 | void *mmio = (void *) ap->ioaddr.cmd_addr + PDC_GLOBAL_CTL; | |
376 | ||
377 | tmp = readl(mmio); | |
378 | if (tmp & PDC_ERR_MASK) { | |
379 | have_err = 1; | |
380 | pdc_reset_port(ap); | |
381 | } | |
382 | ||
383 | switch (qc->tf.protocol) { | |
384 | case ATA_PROT_DMA: | |
385 | case ATA_PROT_NODATA: | |
386 | status = ata_wait_idle(ap); | |
387 | if (have_err) | |
388 | status |= ATA_ERR; | |
389 | ata_qc_complete(qc, status); | |
390 | handled = 1; | |
391 | break; | |
392 | ||
393 | default: | |
394 | ap->stats.idle_irq++; | |
395 | break; | |
396 | } | |
397 | ||
398 | return handled; | |
399 | } | |
400 | ||
401 | static void pdc_irq_clear(struct ata_port *ap) | |
402 | { | |
403 | struct ata_host_set *host_set = ap->host_set; | |
404 | void *mmio = host_set->mmio_base; | |
405 | ||
406 | readl(mmio + PDC_INT_SEQMASK); | |
407 | } | |
408 | ||
409 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance, struct pt_regs *regs) | |
410 | { | |
411 | struct ata_host_set *host_set = dev_instance; | |
412 | struct ata_port *ap; | |
413 | u32 mask = 0; | |
414 | unsigned int i, tmp; | |
415 | unsigned int handled = 0; | |
416 | void *mmio_base; | |
417 | ||
418 | VPRINTK("ENTER\n"); | |
419 | ||
420 | if (!host_set || !host_set->mmio_base) { | |
421 | VPRINTK("QUICK EXIT\n"); | |
422 | return IRQ_NONE; | |
423 | } | |
424 | ||
425 | mmio_base = host_set->mmio_base; | |
426 | ||
427 | /* reading should also clear interrupts */ | |
428 | mask = readl(mmio_base + PDC_INT_SEQMASK); | |
429 | ||
430 | if (mask == 0xffffffff) { | |
431 | VPRINTK("QUICK EXIT 2\n"); | |
432 | return IRQ_NONE; | |
433 | } | |
434 | mask &= 0xffff; /* only 16 tags possible */ | |
435 | if (!mask) { | |
436 | VPRINTK("QUICK EXIT 3\n"); | |
437 | return IRQ_NONE; | |
438 | } | |
439 | ||
440 | spin_lock(&host_set->lock); | |
441 | ||
442 | writel(mask, mmio_base + PDC_INT_SEQMASK); | |
443 | ||
444 | for (i = 0; i < host_set->n_ports; i++) { | |
445 | VPRINTK("port %u\n", i); | |
446 | ap = host_set->ports[i]; | |
447 | tmp = mask & (1 << (i + 1)); | |
c1389503 TH |
448 | if (tmp && ap && |
449 | !(ap->flags & (ATA_FLAG_PORT_DISABLED | ATA_FLAG_NOINTR))) { | |
1da177e4 LT |
450 | struct ata_queued_cmd *qc; |
451 | ||
452 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
453 | if (qc && (!(qc->tf.ctl & ATA_NIEN))) | |
454 | handled += pdc_host_intr(ap, qc); | |
455 | } | |
456 | } | |
457 | ||
458 | spin_unlock(&host_set->lock); | |
459 | ||
460 | VPRINTK("EXIT\n"); | |
461 | ||
462 | return IRQ_RETVAL(handled); | |
463 | } | |
464 | ||
465 | static inline void pdc_packet_start(struct ata_queued_cmd *qc) | |
466 | { | |
467 | struct ata_port *ap = qc->ap; | |
468 | struct pdc_port_priv *pp = ap->private_data; | |
469 | unsigned int port_no = ap->port_no; | |
470 | u8 seq = (u8) (port_no + 1); | |
471 | ||
472 | VPRINTK("ENTER, ap %p\n", ap); | |
473 | ||
474 | writel(0x00000001, ap->host_set->mmio_base + (seq * 4)); | |
475 | readl(ap->host_set->mmio_base + (seq * 4)); /* flush */ | |
476 | ||
477 | pp->pkt[2] = seq; | |
478 | wmb(); /* flush PRD, pkt writes */ | |
479 | writel(pp->pkt_dma, (void *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); | |
480 | readl((void *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */ | |
481 | } | |
482 | ||
483 | static int pdc_qc_issue_prot(struct ata_queued_cmd *qc) | |
484 | { | |
485 | switch (qc->tf.protocol) { | |
486 | case ATA_PROT_DMA: | |
487 | case ATA_PROT_NODATA: | |
488 | pdc_packet_start(qc); | |
489 | return 0; | |
490 | ||
491 | case ATA_PROT_ATAPI_DMA: | |
492 | BUG(); | |
493 | break; | |
494 | ||
495 | default: | |
496 | break; | |
497 | } | |
498 | ||
499 | return ata_qc_issue_prot(qc); | |
500 | } | |
501 | ||
502 | static void pdc_tf_load_mmio(struct ata_port *ap, struct ata_taskfile *tf) | |
503 | { | |
504 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
505 | tf->protocol == ATA_PROT_NODATA); | |
506 | ata_tf_load(ap, tf); | |
507 | } | |
508 | ||
509 | ||
510 | static void pdc_exec_command_mmio(struct ata_port *ap, struct ata_taskfile *tf) | |
511 | { | |
512 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
513 | tf->protocol == ATA_PROT_NODATA); | |
514 | ata_exec_command(ap, tf); | |
515 | } | |
516 | ||
517 | ||
518 | static void pdc_ata_setup_port(struct ata_ioports *port, unsigned long base) | |
519 | { | |
520 | port->cmd_addr = base; | |
521 | port->data_addr = base; | |
522 | port->feature_addr = | |
523 | port->error_addr = base + 0x4; | |
524 | port->nsect_addr = base + 0x8; | |
525 | port->lbal_addr = base + 0xc; | |
526 | port->lbam_addr = base + 0x10; | |
527 | port->lbah_addr = base + 0x14; | |
528 | port->device_addr = base + 0x18; | |
529 | port->command_addr = | |
530 | port->status_addr = base + 0x1c; | |
531 | port->altstatus_addr = | |
532 | port->ctl_addr = base + 0x38; | |
533 | } | |
534 | ||
535 | ||
536 | static void pdc_host_init(unsigned int chip_id, struct ata_probe_ent *pe) | |
537 | { | |
538 | void *mmio = pe->mmio_base; | |
539 | u32 tmp; | |
540 | ||
541 | /* | |
542 | * Except for the hotplug stuff, this is voodoo from the | |
543 | * Promise driver. Label this entire section | |
544 | * "TODO: figure out why we do this" | |
545 | */ | |
546 | ||
547 | /* change FIFO_SHD to 8 dwords, enable BMR_BURST */ | |
548 | tmp = readl(mmio + PDC_FLASH_CTL); | |
549 | tmp |= 0x12000; /* bit 16 (fifo 8 dw) and 13 (bmr burst?) */ | |
550 | writel(tmp, mmio + PDC_FLASH_CTL); | |
551 | ||
552 | /* clear plug/unplug flags for all ports */ | |
553 | tmp = readl(mmio + PDC_SATA_PLUG_CSR); | |
554 | writel(tmp | 0xff, mmio + PDC_SATA_PLUG_CSR); | |
555 | ||
556 | /* mask plug/unplug ints */ | |
557 | tmp = readl(mmio + PDC_SATA_PLUG_CSR); | |
558 | writel(tmp | 0xff0000, mmio + PDC_SATA_PLUG_CSR); | |
559 | ||
560 | /* reduce TBG clock to 133 Mhz. */ | |
561 | tmp = readl(mmio + PDC_TBG_MODE); | |
562 | tmp &= ~0x30000; /* clear bit 17, 16*/ | |
563 | tmp |= 0x10000; /* set bit 17:16 = 0:1 */ | |
564 | writel(tmp, mmio + PDC_TBG_MODE); | |
565 | ||
566 | readl(mmio + PDC_TBG_MODE); /* flush */ | |
567 | msleep(10); | |
568 | ||
569 | /* adjust slew rate control register. */ | |
570 | tmp = readl(mmio + PDC_SLEW_CTL); | |
571 | tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */ | |
572 | tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */ | |
573 | writel(tmp, mmio + PDC_SLEW_CTL); | |
574 | } | |
575 | ||
576 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent) | |
577 | { | |
578 | static int printed_version; | |
579 | struct ata_probe_ent *probe_ent = NULL; | |
580 | unsigned long base; | |
581 | void *mmio_base; | |
582 | unsigned int board_idx = (unsigned int) ent->driver_data; | |
583 | int pci_dev_busy = 0; | |
584 | int rc; | |
585 | ||
586 | if (!printed_version++) | |
587 | printk(KERN_DEBUG DRV_NAME " version " DRV_VERSION "\n"); | |
588 | ||
589 | /* | |
590 | * If this driver happens to only be useful on Apple's K2, then | |
591 | * we should check that here as it has a normal Serverworks ID | |
592 | */ | |
593 | rc = pci_enable_device(pdev); | |
594 | if (rc) | |
595 | return rc; | |
596 | ||
597 | rc = pci_request_regions(pdev, DRV_NAME); | |
598 | if (rc) { | |
599 | pci_dev_busy = 1; | |
600 | goto err_out; | |
601 | } | |
602 | ||
603 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
604 | if (rc) | |
605 | goto err_out_regions; | |
606 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
607 | if (rc) | |
608 | goto err_out_regions; | |
609 | ||
610 | probe_ent = kmalloc(sizeof(*probe_ent), GFP_KERNEL); | |
611 | if (probe_ent == NULL) { | |
612 | rc = -ENOMEM; | |
613 | goto err_out_regions; | |
614 | } | |
615 | ||
616 | memset(probe_ent, 0, sizeof(*probe_ent)); | |
617 | probe_ent->dev = pci_dev_to_dev(pdev); | |
618 | INIT_LIST_HEAD(&probe_ent->node); | |
619 | ||
620 | mmio_base = ioremap(pci_resource_start(pdev, 3), | |
621 | pci_resource_len(pdev, 3)); | |
622 | if (mmio_base == NULL) { | |
623 | rc = -ENOMEM; | |
624 | goto err_out_free_ent; | |
625 | } | |
626 | base = (unsigned long) mmio_base; | |
627 | ||
628 | probe_ent->sht = pdc_port_info[board_idx].sht; | |
629 | probe_ent->host_flags = pdc_port_info[board_idx].host_flags; | |
630 | probe_ent->pio_mask = pdc_port_info[board_idx].pio_mask; | |
631 | probe_ent->mwdma_mask = pdc_port_info[board_idx].mwdma_mask; | |
632 | probe_ent->udma_mask = pdc_port_info[board_idx].udma_mask; | |
633 | probe_ent->port_ops = pdc_port_info[board_idx].port_ops; | |
634 | ||
635 | probe_ent->irq = pdev->irq; | |
636 | probe_ent->irq_flags = SA_SHIRQ; | |
637 | probe_ent->mmio_base = mmio_base; | |
638 | ||
639 | pdc_ata_setup_port(&probe_ent->port[0], base + 0x200); | |
640 | pdc_ata_setup_port(&probe_ent->port[1], base + 0x280); | |
641 | ||
642 | probe_ent->port[0].scr_addr = base + 0x400; | |
643 | probe_ent->port[1].scr_addr = base + 0x500; | |
644 | ||
645 | /* notice 4-port boards */ | |
646 | switch (board_idx) { | |
647 | case board_20319: | |
648 | probe_ent->n_ports = 4; | |
649 | ||
650 | pdc_ata_setup_port(&probe_ent->port[2], base + 0x300); | |
651 | pdc_ata_setup_port(&probe_ent->port[3], base + 0x380); | |
652 | ||
653 | probe_ent->port[2].scr_addr = base + 0x600; | |
654 | probe_ent->port[3].scr_addr = base + 0x700; | |
655 | break; | |
656 | case board_2037x: | |
657 | probe_ent->n_ports = 2; | |
658 | break; | |
f497ba73 TL |
659 | case board_20619: |
660 | probe_ent->n_ports = 4; | |
661 | ||
662 | pdc_ata_setup_port(&probe_ent->port[2], base + 0x300); | |
663 | pdc_ata_setup_port(&probe_ent->port[3], base + 0x380); | |
664 | ||
665 | probe_ent->port[2].scr_addr = base + 0x600; | |
666 | probe_ent->port[3].scr_addr = base + 0x700; | |
667 | break; | |
1da177e4 LT |
668 | default: |
669 | BUG(); | |
670 | break; | |
671 | } | |
672 | ||
673 | pci_set_master(pdev); | |
674 | ||
675 | /* initialize adapter */ | |
676 | pdc_host_init(board_idx, probe_ent); | |
677 | ||
678 | /* FIXME: check ata_device_add return value */ | |
679 | ata_device_add(probe_ent); | |
680 | kfree(probe_ent); | |
681 | ||
682 | return 0; | |
683 | ||
684 | err_out_free_ent: | |
685 | kfree(probe_ent); | |
686 | err_out_regions: | |
687 | pci_release_regions(pdev); | |
688 | err_out: | |
689 | if (!pci_dev_busy) | |
690 | pci_disable_device(pdev); | |
691 | return rc; | |
692 | } | |
693 | ||
694 | ||
695 | static int __init pdc_ata_init(void) | |
696 | { | |
697 | return pci_module_init(&pdc_ata_pci_driver); | |
698 | } | |
699 | ||
700 | ||
701 | static void __exit pdc_ata_exit(void) | |
702 | { | |
703 | pci_unregister_driver(&pdc_ata_pci_driver); | |
704 | } | |
705 | ||
706 | ||
707 | MODULE_AUTHOR("Jeff Garzik"); | |
f497ba73 | 708 | MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver"); |
1da177e4 LT |
709 | MODULE_LICENSE("GPL"); |
710 | MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl); | |
711 | MODULE_VERSION(DRV_VERSION); | |
712 | ||
713 | module_init(pdc_ata_init); | |
714 | module_exit(pdc_ata_exit); |