]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_promise.c - Promise SATA | |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2003-2004 Red Hat, Inc. | |
9 | * | |
10 | * The contents of this file are subject to the Open | |
11 | * Software License version 1.1 that can be found at | |
12 | * http://www.opensource.org/licenses/osl-1.1.txt and is included herein | |
13 | * by reference. | |
14 | * | |
15 | * Alternatively, the contents of this file may be used under the terms | |
16 | * of the GNU General Public License version 2 (the "GPL") as distributed | |
17 | * in the kernel source COPYING file, in which case the provisions of | |
18 | * the GPL are applicable instead of the above. If you wish to allow | |
19 | * the use of your version of this file only under the terms of the | |
20 | * GPL and not to allow others to use your version of this file under | |
21 | * the OSL, indicate your decision by deleting the provisions above and | |
22 | * replace them with the notice and other provisions required by the GPL. | |
23 | * If you do not delete the provisions above, a recipient may use your | |
24 | * version of this file under either the OSL or the GPL. | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/kernel.h> | |
29 | #include <linux/module.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/init.h> | |
32 | #include <linux/blkdev.h> | |
33 | #include <linux/delay.h> | |
34 | #include <linux/interrupt.h> | |
35 | #include <linux/sched.h> | |
36 | #include "scsi.h" | |
37 | #include <scsi/scsi_host.h> | |
38 | #include <linux/libata.h> | |
39 | #include <asm/io.h> | |
40 | #include "sata_promise.h" | |
41 | ||
42 | #define DRV_NAME "sata_promise" | |
43 | #define DRV_VERSION "1.01" | |
44 | ||
45 | ||
46 | enum { | |
47 | PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */ | |
48 | PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */ | |
49 | PDC_TBG_MODE = 0x41, /* TBG mode */ | |
50 | PDC_FLASH_CTL = 0x44, /* Flash control register */ | |
51 | PDC_PCI_CTL = 0x48, /* PCI control and status register */ | |
52 | PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */ | |
53 | PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */ | |
54 | PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */ | |
55 | PDC_SLEW_CTL = 0x470, /* slew rate control reg */ | |
56 | ||
57 | PDC_ERR_MASK = (1<<19) | (1<<20) | (1<<21) | (1<<22) | | |
58 | (1<<8) | (1<<9) | (1<<10), | |
59 | ||
60 | board_2037x = 0, /* FastTrak S150 TX2plus */ | |
61 | board_20319 = 1, /* FastTrak S150 TX4 */ | |
62 | ||
63 | PDC_HAS_PATA = (1 << 1), /* PDC20375 has PATA */ | |
64 | ||
65 | PDC_RESET = (1 << 11), /* HDMA reset */ | |
66 | }; | |
67 | ||
68 | ||
69 | struct pdc_port_priv { | |
70 | u8 *pkt; | |
71 | dma_addr_t pkt_dma; | |
72 | }; | |
73 | ||
74 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg); | |
75 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val); | |
76 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); | |
77 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance, struct pt_regs *regs); | |
78 | static void pdc_eng_timeout(struct ata_port *ap); | |
79 | static int pdc_port_start(struct ata_port *ap); | |
80 | static void pdc_port_stop(struct ata_port *ap); | |
81 | static void pdc_phy_reset(struct ata_port *ap); | |
82 | static void pdc_qc_prep(struct ata_queued_cmd *qc); | |
83 | static void pdc_tf_load_mmio(struct ata_port *ap, struct ata_taskfile *tf); | |
84 | static void pdc_exec_command_mmio(struct ata_port *ap, struct ata_taskfile *tf); | |
85 | static void pdc_irq_clear(struct ata_port *ap); | |
86 | static int pdc_qc_issue_prot(struct ata_queued_cmd *qc); | |
87 | ||
88 | static Scsi_Host_Template pdc_ata_sht = { | |
89 | .module = THIS_MODULE, | |
90 | .name = DRV_NAME, | |
91 | .ioctl = ata_scsi_ioctl, | |
92 | .queuecommand = ata_scsi_queuecmd, | |
93 | .eh_strategy_handler = ata_scsi_error, | |
94 | .can_queue = ATA_DEF_QUEUE, | |
95 | .this_id = ATA_SHT_THIS_ID, | |
96 | .sg_tablesize = LIBATA_MAX_PRD, | |
97 | .max_sectors = ATA_MAX_SECTORS, | |
98 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, | |
99 | .emulated = ATA_SHT_EMULATED, | |
100 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
101 | .proc_name = DRV_NAME, | |
102 | .dma_boundary = ATA_DMA_BOUNDARY, | |
103 | .slave_configure = ata_scsi_slave_config, | |
104 | .bios_param = ata_std_bios_param, | |
105 | .ordered_flush = 1, | |
106 | }; | |
107 | ||
108 | static struct ata_port_operations pdc_ata_ops = { | |
109 | .port_disable = ata_port_disable, | |
110 | .tf_load = pdc_tf_load_mmio, | |
111 | .tf_read = ata_tf_read, | |
112 | .check_status = ata_check_status, | |
113 | .exec_command = pdc_exec_command_mmio, | |
114 | .dev_select = ata_std_dev_select, | |
115 | .phy_reset = pdc_phy_reset, | |
116 | .qc_prep = pdc_qc_prep, | |
117 | .qc_issue = pdc_qc_issue_prot, | |
118 | .eng_timeout = pdc_eng_timeout, | |
119 | .irq_handler = pdc_interrupt, | |
120 | .irq_clear = pdc_irq_clear, | |
121 | .scr_read = pdc_sata_scr_read, | |
122 | .scr_write = pdc_sata_scr_write, | |
123 | .port_start = pdc_port_start, | |
124 | .port_stop = pdc_port_stop, | |
125 | }; | |
126 | ||
127 | static struct ata_port_info pdc_port_info[] = { | |
128 | /* board_2037x */ | |
129 | { | |
130 | .sht = &pdc_ata_sht, | |
131 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
132 | ATA_FLAG_SRST | ATA_FLAG_MMIO, | |
133 | .pio_mask = 0x1f, /* pio0-4 */ | |
134 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
135 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
136 | .port_ops = &pdc_ata_ops, | |
137 | }, | |
138 | ||
139 | /* board_20319 */ | |
140 | { | |
141 | .sht = &pdc_ata_sht, | |
142 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
143 | ATA_FLAG_SRST | ATA_FLAG_MMIO, | |
144 | .pio_mask = 0x1f, /* pio0-4 */ | |
145 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
146 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
147 | .port_ops = &pdc_ata_ops, | |
148 | }, | |
149 | }; | |
150 | ||
151 | static struct pci_device_id pdc_ata_pci_tbl[] = { | |
152 | { PCI_VENDOR_ID_PROMISE, 0x3371, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
153 | board_2037x }, | |
4c3a53d4 FJ |
154 | { PCI_VENDOR_ID_PROMISE, 0x3571, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
155 | board_2037x }, | |
1da177e4 LT |
156 | { PCI_VENDOR_ID_PROMISE, 0x3373, PCI_ANY_ID, PCI_ANY_ID, 0, 0, |
157 | board_2037x }, | |
158 | { PCI_VENDOR_ID_PROMISE, 0x3375, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
159 | board_2037x }, | |
160 | { PCI_VENDOR_ID_PROMISE, 0x3376, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
161 | board_2037x }, | |
162 | { PCI_VENDOR_ID_PROMISE, 0x3574, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
163 | board_2037x }, | |
164 | { PCI_VENDOR_ID_PROMISE, 0x3d75, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
165 | board_2037x }, | |
166 | ||
167 | { PCI_VENDOR_ID_PROMISE, 0x3318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
168 | board_20319 }, | |
169 | { PCI_VENDOR_ID_PROMISE, 0x3319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
170 | board_20319 }, | |
171 | { PCI_VENDOR_ID_PROMISE, 0x3d18, PCI_ANY_ID, PCI_ANY_ID, 0, 0, | |
172 | board_20319 }, | |
173 | ||
174 | { } /* terminate list */ | |
175 | }; | |
176 | ||
177 | ||
178 | static struct pci_driver pdc_ata_pci_driver = { | |
179 | .name = DRV_NAME, | |
180 | .id_table = pdc_ata_pci_tbl, | |
181 | .probe = pdc_ata_init_one, | |
182 | .remove = ata_pci_remove_one, | |
183 | }; | |
184 | ||
185 | ||
186 | static int pdc_port_start(struct ata_port *ap) | |
187 | { | |
188 | struct device *dev = ap->host_set->dev; | |
189 | struct pdc_port_priv *pp; | |
190 | int rc; | |
191 | ||
192 | rc = ata_port_start(ap); | |
193 | if (rc) | |
194 | return rc; | |
195 | ||
196 | pp = kmalloc(sizeof(*pp), GFP_KERNEL); | |
197 | if (!pp) { | |
198 | rc = -ENOMEM; | |
199 | goto err_out; | |
200 | } | |
201 | memset(pp, 0, sizeof(*pp)); | |
202 | ||
203 | pp->pkt = dma_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL); | |
204 | if (!pp->pkt) { | |
205 | rc = -ENOMEM; | |
206 | goto err_out_kfree; | |
207 | } | |
208 | ||
209 | ap->private_data = pp; | |
210 | ||
211 | return 0; | |
212 | ||
213 | err_out_kfree: | |
214 | kfree(pp); | |
215 | err_out: | |
216 | ata_port_stop(ap); | |
217 | return rc; | |
218 | } | |
219 | ||
220 | ||
221 | static void pdc_port_stop(struct ata_port *ap) | |
222 | { | |
223 | struct device *dev = ap->host_set->dev; | |
224 | struct pdc_port_priv *pp = ap->private_data; | |
225 | ||
226 | ap->private_data = NULL; | |
227 | dma_free_coherent(dev, 128, pp->pkt, pp->pkt_dma); | |
228 | kfree(pp); | |
229 | ata_port_stop(ap); | |
230 | } | |
231 | ||
232 | ||
233 | static void pdc_reset_port(struct ata_port *ap) | |
234 | { | |
235 | void *mmio = (void *) ap->ioaddr.cmd_addr + PDC_CTLSTAT; | |
236 | unsigned int i; | |
237 | u32 tmp; | |
238 | ||
239 | for (i = 11; i > 0; i--) { | |
240 | tmp = readl(mmio); | |
241 | if (tmp & PDC_RESET) | |
242 | break; | |
243 | ||
244 | udelay(100); | |
245 | ||
246 | tmp |= PDC_RESET; | |
247 | writel(tmp, mmio); | |
248 | } | |
249 | ||
250 | tmp &= ~PDC_RESET; | |
251 | writel(tmp, mmio); | |
252 | readl(mmio); /* flush */ | |
253 | } | |
254 | ||
255 | static void pdc_phy_reset(struct ata_port *ap) | |
256 | { | |
257 | pdc_reset_port(ap); | |
258 | sata_phy_reset(ap); | |
259 | } | |
260 | ||
261 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg) | |
262 | { | |
263 | if (sc_reg > SCR_CONTROL) | |
264 | return 0xffffffffU; | |
265 | return readl((void *) ap->ioaddr.scr_addr + (sc_reg * 4)); | |
266 | } | |
267 | ||
268 | ||
269 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, | |
270 | u32 val) | |
271 | { | |
272 | if (sc_reg > SCR_CONTROL) | |
273 | return; | |
274 | writel(val, (void *) ap->ioaddr.scr_addr + (sc_reg * 4)); | |
275 | } | |
276 | ||
277 | static void pdc_qc_prep(struct ata_queued_cmd *qc) | |
278 | { | |
279 | struct pdc_port_priv *pp = qc->ap->private_data; | |
280 | unsigned int i; | |
281 | ||
282 | VPRINTK("ENTER\n"); | |
283 | ||
284 | switch (qc->tf.protocol) { | |
285 | case ATA_PROT_DMA: | |
286 | ata_qc_prep(qc); | |
287 | /* fall through */ | |
288 | ||
289 | case ATA_PROT_NODATA: | |
290 | i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma, | |
291 | qc->dev->devno, pp->pkt); | |
292 | ||
293 | if (qc->tf.flags & ATA_TFLAG_LBA48) | |
294 | i = pdc_prep_lba48(&qc->tf, pp->pkt, i); | |
295 | else | |
296 | i = pdc_prep_lba28(&qc->tf, pp->pkt, i); | |
297 | ||
298 | pdc_pkt_footer(&qc->tf, pp->pkt, i); | |
299 | break; | |
300 | ||
301 | default: | |
302 | break; | |
303 | } | |
304 | } | |
305 | ||
306 | static void pdc_eng_timeout(struct ata_port *ap) | |
307 | { | |
308 | u8 drv_stat; | |
309 | struct ata_queued_cmd *qc; | |
310 | ||
311 | DPRINTK("ENTER\n"); | |
312 | ||
313 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
314 | if (!qc) { | |
315 | printk(KERN_ERR "ata%u: BUG: timeout without command\n", | |
316 | ap->id); | |
317 | goto out; | |
318 | } | |
319 | ||
320 | /* hack alert! We cannot use the supplied completion | |
321 | * function from inside the ->eh_strategy_handler() thread. | |
322 | * libata is the only user of ->eh_strategy_handler() in | |
323 | * any kernel, so the default scsi_done() assumes it is | |
324 | * not being called from the SCSI EH. | |
325 | */ | |
326 | qc->scsidone = scsi_finish_command; | |
327 | ||
328 | switch (qc->tf.protocol) { | |
329 | case ATA_PROT_DMA: | |
330 | case ATA_PROT_NODATA: | |
331 | printk(KERN_ERR "ata%u: command timeout\n", ap->id); | |
332 | ata_qc_complete(qc, ata_wait_idle(ap) | ATA_ERR); | |
333 | break; | |
334 | ||
335 | default: | |
336 | drv_stat = ata_busy_wait(ap, ATA_BUSY | ATA_DRQ, 1000); | |
337 | ||
338 | printk(KERN_ERR "ata%u: unknown timeout, cmd 0x%x stat 0x%x\n", | |
339 | ap->id, qc->tf.command, drv_stat); | |
340 | ||
341 | ata_qc_complete(qc, drv_stat); | |
342 | break; | |
343 | } | |
344 | ||
345 | out: | |
346 | DPRINTK("EXIT\n"); | |
347 | } | |
348 | ||
349 | static inline unsigned int pdc_host_intr( struct ata_port *ap, | |
350 | struct ata_queued_cmd *qc) | |
351 | { | |
352 | u8 status; | |
353 | unsigned int handled = 0, have_err = 0; | |
354 | u32 tmp; | |
355 | void *mmio = (void *) ap->ioaddr.cmd_addr + PDC_GLOBAL_CTL; | |
356 | ||
357 | tmp = readl(mmio); | |
358 | if (tmp & PDC_ERR_MASK) { | |
359 | have_err = 1; | |
360 | pdc_reset_port(ap); | |
361 | } | |
362 | ||
363 | switch (qc->tf.protocol) { | |
364 | case ATA_PROT_DMA: | |
365 | case ATA_PROT_NODATA: | |
366 | status = ata_wait_idle(ap); | |
367 | if (have_err) | |
368 | status |= ATA_ERR; | |
369 | ata_qc_complete(qc, status); | |
370 | handled = 1; | |
371 | break; | |
372 | ||
373 | default: | |
374 | ap->stats.idle_irq++; | |
375 | break; | |
376 | } | |
377 | ||
378 | return handled; | |
379 | } | |
380 | ||
381 | static void pdc_irq_clear(struct ata_port *ap) | |
382 | { | |
383 | struct ata_host_set *host_set = ap->host_set; | |
384 | void *mmio = host_set->mmio_base; | |
385 | ||
386 | readl(mmio + PDC_INT_SEQMASK); | |
387 | } | |
388 | ||
389 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance, struct pt_regs *regs) | |
390 | { | |
391 | struct ata_host_set *host_set = dev_instance; | |
392 | struct ata_port *ap; | |
393 | u32 mask = 0; | |
394 | unsigned int i, tmp; | |
395 | unsigned int handled = 0; | |
396 | void *mmio_base; | |
397 | ||
398 | VPRINTK("ENTER\n"); | |
399 | ||
400 | if (!host_set || !host_set->mmio_base) { | |
401 | VPRINTK("QUICK EXIT\n"); | |
402 | return IRQ_NONE; | |
403 | } | |
404 | ||
405 | mmio_base = host_set->mmio_base; | |
406 | ||
407 | /* reading should also clear interrupts */ | |
408 | mask = readl(mmio_base + PDC_INT_SEQMASK); | |
409 | ||
410 | if (mask == 0xffffffff) { | |
411 | VPRINTK("QUICK EXIT 2\n"); | |
412 | return IRQ_NONE; | |
413 | } | |
414 | mask &= 0xffff; /* only 16 tags possible */ | |
415 | if (!mask) { | |
416 | VPRINTK("QUICK EXIT 3\n"); | |
417 | return IRQ_NONE; | |
418 | } | |
419 | ||
420 | spin_lock(&host_set->lock); | |
421 | ||
422 | writel(mask, mmio_base + PDC_INT_SEQMASK); | |
423 | ||
424 | for (i = 0; i < host_set->n_ports; i++) { | |
425 | VPRINTK("port %u\n", i); | |
426 | ap = host_set->ports[i]; | |
427 | tmp = mask & (1 << (i + 1)); | |
428 | if (tmp && ap && (!(ap->flags & ATA_FLAG_PORT_DISABLED))) { | |
429 | struct ata_queued_cmd *qc; | |
430 | ||
431 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
432 | if (qc && (!(qc->tf.ctl & ATA_NIEN))) | |
433 | handled += pdc_host_intr(ap, qc); | |
434 | } | |
435 | } | |
436 | ||
437 | spin_unlock(&host_set->lock); | |
438 | ||
439 | VPRINTK("EXIT\n"); | |
440 | ||
441 | return IRQ_RETVAL(handled); | |
442 | } | |
443 | ||
444 | static inline void pdc_packet_start(struct ata_queued_cmd *qc) | |
445 | { | |
446 | struct ata_port *ap = qc->ap; | |
447 | struct pdc_port_priv *pp = ap->private_data; | |
448 | unsigned int port_no = ap->port_no; | |
449 | u8 seq = (u8) (port_no + 1); | |
450 | ||
451 | VPRINTK("ENTER, ap %p\n", ap); | |
452 | ||
453 | writel(0x00000001, ap->host_set->mmio_base + (seq * 4)); | |
454 | readl(ap->host_set->mmio_base + (seq * 4)); /* flush */ | |
455 | ||
456 | pp->pkt[2] = seq; | |
457 | wmb(); /* flush PRD, pkt writes */ | |
458 | writel(pp->pkt_dma, (void *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); | |
459 | readl((void *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */ | |
460 | } | |
461 | ||
462 | static int pdc_qc_issue_prot(struct ata_queued_cmd *qc) | |
463 | { | |
464 | switch (qc->tf.protocol) { | |
465 | case ATA_PROT_DMA: | |
466 | case ATA_PROT_NODATA: | |
467 | pdc_packet_start(qc); | |
468 | return 0; | |
469 | ||
470 | case ATA_PROT_ATAPI_DMA: | |
471 | BUG(); | |
472 | break; | |
473 | ||
474 | default: | |
475 | break; | |
476 | } | |
477 | ||
478 | return ata_qc_issue_prot(qc); | |
479 | } | |
480 | ||
481 | static void pdc_tf_load_mmio(struct ata_port *ap, struct ata_taskfile *tf) | |
482 | { | |
483 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
484 | tf->protocol == ATA_PROT_NODATA); | |
485 | ata_tf_load(ap, tf); | |
486 | } | |
487 | ||
488 | ||
489 | static void pdc_exec_command_mmio(struct ata_port *ap, struct ata_taskfile *tf) | |
490 | { | |
491 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
492 | tf->protocol == ATA_PROT_NODATA); | |
493 | ata_exec_command(ap, tf); | |
494 | } | |
495 | ||
496 | ||
497 | static void pdc_ata_setup_port(struct ata_ioports *port, unsigned long base) | |
498 | { | |
499 | port->cmd_addr = base; | |
500 | port->data_addr = base; | |
501 | port->feature_addr = | |
502 | port->error_addr = base + 0x4; | |
503 | port->nsect_addr = base + 0x8; | |
504 | port->lbal_addr = base + 0xc; | |
505 | port->lbam_addr = base + 0x10; | |
506 | port->lbah_addr = base + 0x14; | |
507 | port->device_addr = base + 0x18; | |
508 | port->command_addr = | |
509 | port->status_addr = base + 0x1c; | |
510 | port->altstatus_addr = | |
511 | port->ctl_addr = base + 0x38; | |
512 | } | |
513 | ||
514 | ||
515 | static void pdc_host_init(unsigned int chip_id, struct ata_probe_ent *pe) | |
516 | { | |
517 | void *mmio = pe->mmio_base; | |
518 | u32 tmp; | |
519 | ||
520 | /* | |
521 | * Except for the hotplug stuff, this is voodoo from the | |
522 | * Promise driver. Label this entire section | |
523 | * "TODO: figure out why we do this" | |
524 | */ | |
525 | ||
526 | /* change FIFO_SHD to 8 dwords, enable BMR_BURST */ | |
527 | tmp = readl(mmio + PDC_FLASH_CTL); | |
528 | tmp |= 0x12000; /* bit 16 (fifo 8 dw) and 13 (bmr burst?) */ | |
529 | writel(tmp, mmio + PDC_FLASH_CTL); | |
530 | ||
531 | /* clear plug/unplug flags for all ports */ | |
532 | tmp = readl(mmio + PDC_SATA_PLUG_CSR); | |
533 | writel(tmp | 0xff, mmio + PDC_SATA_PLUG_CSR); | |
534 | ||
535 | /* mask plug/unplug ints */ | |
536 | tmp = readl(mmio + PDC_SATA_PLUG_CSR); | |
537 | writel(tmp | 0xff0000, mmio + PDC_SATA_PLUG_CSR); | |
538 | ||
539 | /* reduce TBG clock to 133 Mhz. */ | |
540 | tmp = readl(mmio + PDC_TBG_MODE); | |
541 | tmp &= ~0x30000; /* clear bit 17, 16*/ | |
542 | tmp |= 0x10000; /* set bit 17:16 = 0:1 */ | |
543 | writel(tmp, mmio + PDC_TBG_MODE); | |
544 | ||
545 | readl(mmio + PDC_TBG_MODE); /* flush */ | |
546 | msleep(10); | |
547 | ||
548 | /* adjust slew rate control register. */ | |
549 | tmp = readl(mmio + PDC_SLEW_CTL); | |
550 | tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */ | |
551 | tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */ | |
552 | writel(tmp, mmio + PDC_SLEW_CTL); | |
553 | } | |
554 | ||
555 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent) | |
556 | { | |
557 | static int printed_version; | |
558 | struct ata_probe_ent *probe_ent = NULL; | |
559 | unsigned long base; | |
560 | void *mmio_base; | |
561 | unsigned int board_idx = (unsigned int) ent->driver_data; | |
562 | int pci_dev_busy = 0; | |
563 | int rc; | |
564 | ||
565 | if (!printed_version++) | |
566 | printk(KERN_DEBUG DRV_NAME " version " DRV_VERSION "\n"); | |
567 | ||
568 | /* | |
569 | * If this driver happens to only be useful on Apple's K2, then | |
570 | * we should check that here as it has a normal Serverworks ID | |
571 | */ | |
572 | rc = pci_enable_device(pdev); | |
573 | if (rc) | |
574 | return rc; | |
575 | ||
576 | rc = pci_request_regions(pdev, DRV_NAME); | |
577 | if (rc) { | |
578 | pci_dev_busy = 1; | |
579 | goto err_out; | |
580 | } | |
581 | ||
582 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
583 | if (rc) | |
584 | goto err_out_regions; | |
585 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
586 | if (rc) | |
587 | goto err_out_regions; | |
588 | ||
589 | probe_ent = kmalloc(sizeof(*probe_ent), GFP_KERNEL); | |
590 | if (probe_ent == NULL) { | |
591 | rc = -ENOMEM; | |
592 | goto err_out_regions; | |
593 | } | |
594 | ||
595 | memset(probe_ent, 0, sizeof(*probe_ent)); | |
596 | probe_ent->dev = pci_dev_to_dev(pdev); | |
597 | INIT_LIST_HEAD(&probe_ent->node); | |
598 | ||
599 | mmio_base = ioremap(pci_resource_start(pdev, 3), | |
600 | pci_resource_len(pdev, 3)); | |
601 | if (mmio_base == NULL) { | |
602 | rc = -ENOMEM; | |
603 | goto err_out_free_ent; | |
604 | } | |
605 | base = (unsigned long) mmio_base; | |
606 | ||
607 | probe_ent->sht = pdc_port_info[board_idx].sht; | |
608 | probe_ent->host_flags = pdc_port_info[board_idx].host_flags; | |
609 | probe_ent->pio_mask = pdc_port_info[board_idx].pio_mask; | |
610 | probe_ent->mwdma_mask = pdc_port_info[board_idx].mwdma_mask; | |
611 | probe_ent->udma_mask = pdc_port_info[board_idx].udma_mask; | |
612 | probe_ent->port_ops = pdc_port_info[board_idx].port_ops; | |
613 | ||
614 | probe_ent->irq = pdev->irq; | |
615 | probe_ent->irq_flags = SA_SHIRQ; | |
616 | probe_ent->mmio_base = mmio_base; | |
617 | ||
618 | pdc_ata_setup_port(&probe_ent->port[0], base + 0x200); | |
619 | pdc_ata_setup_port(&probe_ent->port[1], base + 0x280); | |
620 | ||
621 | probe_ent->port[0].scr_addr = base + 0x400; | |
622 | probe_ent->port[1].scr_addr = base + 0x500; | |
623 | ||
624 | /* notice 4-port boards */ | |
625 | switch (board_idx) { | |
626 | case board_20319: | |
627 | probe_ent->n_ports = 4; | |
628 | ||
629 | pdc_ata_setup_port(&probe_ent->port[2], base + 0x300); | |
630 | pdc_ata_setup_port(&probe_ent->port[3], base + 0x380); | |
631 | ||
632 | probe_ent->port[2].scr_addr = base + 0x600; | |
633 | probe_ent->port[3].scr_addr = base + 0x700; | |
634 | break; | |
635 | case board_2037x: | |
636 | probe_ent->n_ports = 2; | |
637 | break; | |
638 | default: | |
639 | BUG(); | |
640 | break; | |
641 | } | |
642 | ||
643 | pci_set_master(pdev); | |
644 | ||
645 | /* initialize adapter */ | |
646 | pdc_host_init(board_idx, probe_ent); | |
647 | ||
648 | /* FIXME: check ata_device_add return value */ | |
649 | ata_device_add(probe_ent); | |
650 | kfree(probe_ent); | |
651 | ||
652 | return 0; | |
653 | ||
654 | err_out_free_ent: | |
655 | kfree(probe_ent); | |
656 | err_out_regions: | |
657 | pci_release_regions(pdev); | |
658 | err_out: | |
659 | if (!pci_dev_busy) | |
660 | pci_disable_device(pdev); | |
661 | return rc; | |
662 | } | |
663 | ||
664 | ||
665 | static int __init pdc_ata_init(void) | |
666 | { | |
667 | return pci_module_init(&pdc_ata_pci_driver); | |
668 | } | |
669 | ||
670 | ||
671 | static void __exit pdc_ata_exit(void) | |
672 | { | |
673 | pci_unregister_driver(&pdc_ata_pci_driver); | |
674 | } | |
675 | ||
676 | ||
677 | MODULE_AUTHOR("Jeff Garzik"); | |
678 | MODULE_DESCRIPTION("Promise SATA TX2/TX4 low-level driver"); | |
679 | MODULE_LICENSE("GPL"); | |
680 | MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl); | |
681 | MODULE_VERSION(DRV_VERSION); | |
682 | ||
683 | module_init(pdc_ata_init); | |
684 | module_exit(pdc_ata_exit); |