]>
Commit | Line | Data |
---|---|---|
8ae12a0d DB |
1 | # |
2 | # SPI driver configuration | |
3 | # | |
4 | # NOTE: the reason this doesn't show SPI slave support is mostly that | |
5 | # nobody's needed a slave side API yet. The master-role API is not | |
6 | # fully appropriate there, so it'd need some thought to do well. | |
7 | # | |
79d8c7a8 | 8 | menuconfig SPI |
8ae12a0d | 9 | bool "SPI support" |
79d8c7a8 | 10 | depends on HAS_IOMEM |
8ae12a0d DB |
11 | help |
12 | The "Serial Peripheral Interface" is a low level synchronous | |
13 | protocol. Chips that support SPI can have data transfer rates | |
14 | up to several tens of Mbit/sec. Chips are addressed with a | |
15 | controller and a chipselect. Most SPI slaves don't support | |
16 | dynamic device discovery; some are even write-only or read-only. | |
17 | ||
3cb2fccc | 18 | SPI is widely used by microcontrollers to talk with sensors, |
8ae12a0d DB |
19 | eeprom and flash memory, codecs and various other controller |
20 | chips, analog to digital (and d-to-a) converters, and more. | |
21 | MMC and SD cards can be accessed using SPI protocol; and for | |
22 | DataFlash cards used in MMC sockets, SPI must always be used. | |
23 | ||
24 | SPI is one of a family of similar protocols using a four wire | |
25 | interface (select, clock, data in, data out) including Microwire | |
26 | (half duplex), SSP, SSI, and PSP. This driver framework should | |
27 | work with most such devices and controllers. | |
28 | ||
79d8c7a8 AG |
29 | if SPI |
30 | ||
8ae12a0d DB |
31 | config SPI_DEBUG |
32 | boolean "Debug support for SPI drivers" | |
79d8c7a8 | 33 | depends on DEBUG_KERNEL |
8ae12a0d DB |
34 | help |
35 | Say "yes" to enable debug messaging (like dev_dbg and pr_debug), | |
36 | sysfs, and debugfs support in SPI controller and protocol drivers. | |
37 | ||
38 | # | |
39 | # MASTER side ... talking to discrete SPI slave chips including microcontrollers | |
40 | # | |
41 | ||
42 | config SPI_MASTER | |
43 | # boolean "SPI Master Support" | |
44 | boolean | |
45 | default SPI | |
46 | help | |
47 | If your system has an master-capable SPI controller (which | |
48 | provides the clock and chipselect), you can enable that | |
49 | controller and the protocol drivers for the SPI slave chips | |
50 | that are connected. | |
51 | ||
6291fe2a RD |
52 | if SPI_MASTER |
53 | ||
8ae12a0d | 54 | comment "SPI Master Controller Drivers" |
8ae12a0d | 55 | |
0b782531 TC |
56 | config SPI_ALTERA |
57 | tristate "Altera SPI Controller" | |
58 | select SPI_BITBANG | |
59 | help | |
60 | This is the driver for the Altera SPI Controller. | |
61 | ||
8efaef4d GJ |
62 | config SPI_ATH79 |
63 | tristate "Atheros AR71XX/AR724X/AR913X SPI controller driver" | |
64 | depends on ATH79 && GENERIC_GPIO | |
65 | select SPI_BITBANG | |
66 | help | |
67 | This enables support for the SPI controller present on the | |
68 | Atheros AR71XX/AR724X/AR913X SoCs. | |
69 | ||
754ce4f2 HS |
70 | config SPI_ATMEL |
71 | tristate "Atmel SPI Controller" | |
6291fe2a | 72 | depends on (ARCH_AT91 || AVR32) |
754ce4f2 HS |
73 | help |
74 | This selects a driver for the Atmel SPI Controller, present on | |
75 | many AT32 (AVR32) and AT91 (ARM) chips. | |
76 | ||
f8043872 CB |
77 | config SPI_BCM2835 |
78 | tristate "BCM2835 SPI controller" | |
79 | depends on ARCH_BCM2835 | |
80 | help | |
81 | This selects a driver for the Broadcom BCM2835 SPI master. | |
82 | ||
83 | The BCM2835 contains two types of SPI master controller; the | |
84 | "universal SPI master", and the regular SPI controller. This driver | |
85 | is for the regular SPI controller. Slave mode operation is not also | |
86 | not supported. | |
87 | ||
22ac3e82 | 88 | config SPI_BFIN5XX |
a5f6abd4 | 89 | tristate "SPI controller driver for ADI Blackfin5xx" |
6291fe2a | 90 | depends on BLACKFIN |
a5f6abd4 WB |
91 | help |
92 | This is the SPI controller master driver for Blackfin 5xx processor. | |
93 | ||
9c3e7375 CC |
94 | config SPI_BFIN_SPORT |
95 | tristate "SPI bus via Blackfin SPORT" | |
96 | depends on BLACKFIN | |
97 | help | |
98 | Enable support for a SPI bus via the Blackfin SPORT peripheral. | |
99 | ||
63bd2359 | 100 | config SPI_AU1550 |
809f36c6 | 101 | tristate "Au1550/Au1200/Au1300 SPI Controller" |
6d1f56aa | 102 | depends on MIPS_ALCHEMY |
63bd2359 JN |
103 | select SPI_BITBANG |
104 | help | |
105 | If you say yes to this option, support will be included for the | |
809f36c6 | 106 | PSC SPI controller found on Au1550, Au1200 and Au1300 series. |
63bd2359 | 107 | |
b42dfed8 FF |
108 | config SPI_BCM63XX |
109 | tristate "Broadcom BCM63xx SPI controller" | |
110 | depends on BCM63XX | |
111 | help | |
112 | Enable support for the SPI controller on the Broadcom BCM63xx SoCs. | |
113 | ||
9904f22a | 114 | config SPI_BITBANG |
d29389de | 115 | tristate "Utilities for Bitbanging SPI masters" |
9904f22a DB |
116 | help |
117 | With a few GPIO pins, your system can bitbang the SPI protocol. | |
118 | Select this to get SPI support through I/O pins (GPIO, parallel | |
119 | port, etc). Or, some systems' SPI master controller drivers use | |
120 | this code to manage the per-word or per-transfer accesses to the | |
121 | hardware shift registers. | |
122 | ||
123 | This is library code, and is automatically selected by drivers that | |
124 | need it. You only need to select this explicitly to support driver | |
125 | modules that aren't part of this kernel tree. | |
8ae12a0d | 126 | |
7111763d DB |
127 | config SPI_BUTTERFLY |
128 | tristate "Parallel port adapter for AVR Butterfly (DEVELOPMENT)" | |
6291fe2a | 129 | depends on PARPORT |
7111763d DB |
130 | select SPI_BITBANG |
131 | help | |
132 | This uses a custom parallel port cable to connect to an AVR | |
133 | Butterfly <http://www.atmel.com/products/avr/butterfly>, an | |
134 | inexpensive battery powered microcontroller evaluation board. | |
135 | This same cable can be used to flash new firmware. | |
136 | ||
161b96c3 AS |
137 | config SPI_CLPS711X |
138 | tristate "CLPS711X host SPI controller" | |
139 | depends on ARCH_CLPS711X | |
140 | help | |
141 | This enables dedicated general purpose SPI/Microwire1-compatible | |
142 | master mode interface (SSI1) for CLPS711X-based CPUs. | |
143 | ||
34b8c661 SK |
144 | config SPI_COLDFIRE_QSPI |
145 | tristate "Freescale Coldfire QSPI controller" | |
bce4d12b | 146 | depends on (M520x || M523x || M5249 || M525x || M527x || M528x || M532x) |
34b8c661 SK |
147 | help |
148 | This enables support for the Coldfire QSPI controller in master | |
149 | mode. | |
150 | ||
358934a6 | 151 | config SPI_DAVINCI |
23ce17ad | 152 | tristate "Texas Instruments DaVinci/DA8x/OMAP-L/AM1x SoC SPI controller" |
5e8afa34 | 153 | depends on ARCH_DAVINCI |
358934a6 | 154 | select SPI_BITBANG |
b5f14330 | 155 | select TI_EDMA |
358934a6 | 156 | help |
23ce17ad SN |
157 | SPI master controller for DaVinci/DA8x/OMAP-L/AM1x SPI modules. |
158 | ||
011f23a3 MW |
159 | config SPI_EP93XX |
160 | tristate "Cirrus Logic EP93xx SPI controller" | |
161 | depends on ARCH_EP93XX | |
162 | help | |
163 | This enables using the Cirrus EP93xx SPI controller in master | |
164 | mode. | |
165 | ||
6cd3c7e2 TL |
166 | config SPI_FALCON |
167 | tristate "Falcon SPI controller support" | |
168 | depends on SOC_FALCON | |
169 | help | |
170 | The external bus unit (EBU) found on the FALC-ON SoC has SPI | |
171 | emulation that is designed for serial flash access. This driver | |
172 | has only been tested with m25p80 type chips. The hardware has no | |
173 | support for other types of SPI peripherals. | |
174 | ||
d29389de DB |
175 | config SPI_GPIO |
176 | tristate "GPIO-based bitbanging SPI Master" | |
177 | depends on GENERIC_GPIO | |
178 | select SPI_BITBANG | |
179 | help | |
180 | This simple GPIO bitbanging SPI master uses the arch-neutral GPIO | |
181 | interface to manage MOSI, MISO, SCK, and chipselect signals. SPI | |
182 | slaves connected to a bus using this driver are configured as usual, | |
183 | except that the spi_board_info.controller_data holds the GPIO number | |
184 | for the chipselect used by this controller driver. | |
185 | ||
186 | Note that this driver often won't achieve even 1 Mbit/sec speeds, | |
187 | making it unusually slow for SPI. If your platform can inline | |
188 | GPIO operations, you should be able to leverage that for better | |
189 | speed with a custom version of this driver; see the source code. | |
190 | ||
b5f3294f SH |
191 | config SPI_IMX |
192 | tristate "Freescale i.MX SPI controllers" | |
193 | depends on ARCH_MXC | |
194 | select SPI_BITBANG | |
e89524d3 | 195 | default m if IMX_HAVE_PLATFORM_SPI_IMX |
b5f3294f SH |
196 | help |
197 | This enables using the Freescale i.MX SPI controllers in master | |
198 | mode. | |
199 | ||
78961a57 KB |
200 | config SPI_LM70_LLP |
201 | tristate "Parallel port adapter for LM70 eval board (DEVELOPMENT)" | |
6d1f56aa | 202 | depends on PARPORT |
78961a57 KB |
203 | select SPI_BITBANG |
204 | help | |
205 | This driver supports the NS LM70 LLP Evaluation Board, | |
206 | which interfaces to an LM70 temperature sensor using | |
207 | a parallel port. | |
208 | ||
42bbb709 GL |
209 | config SPI_MPC52xx |
210 | tristate "Freescale MPC52xx SPI (non-PSC) controller support" | |
7433f2b7 | 211 | depends on PPC_MPC52xx |
42bbb709 GL |
212 | help |
213 | This drivers supports the MPC52xx SPI controller in master SPI | |
214 | mode. | |
215 | ||
00b8fd23 DC |
216 | config SPI_MPC52xx_PSC |
217 | tristate "Freescale MPC52xx PSC SPI controller" | |
6d1f56aa | 218 | depends on PPC_MPC52xx |
00b8fd23 DC |
219 | help |
220 | This enables using the Freescale MPC52xx Programmable Serial | |
221 | Controller in master SPI mode. | |
222 | ||
6e27388f AG |
223 | config SPI_MPC512x_PSC |
224 | tristate "Freescale MPC512x PSC SPI controller" | |
5e8afa34 | 225 | depends on PPC_MPC512x |
6e27388f AG |
226 | help |
227 | This enables using the Freescale MPC5121 Programmable Serial | |
228 | Controller in SPI master mode. | |
229 | ||
b36ece83 MH |
230 | config SPI_FSL_LIB |
231 | tristate | |
232 | depends on FSL_SOC | |
233 | ||
3272029f | 234 | config SPI_FSL_SPI |
d9ddcec3 | 235 | bool "Freescale SPI controller" |
9e04b333 | 236 | depends on FSL_SOC |
b36ece83 | 237 | select SPI_FSL_LIB |
ccf06998 | 238 | help |
3272029f MH |
239 | This enables using the Freescale SPI controllers in master mode. |
240 | MPC83xx platform uses the controller in cpu mode or CPM/QE mode. | |
241 | MPC8569 uses the controller in QE mode, MPC8610 in cpu mode. | |
ccf06998 | 242 | |
8b60d6c2 | 243 | config SPI_FSL_ESPI |
d9ddcec3 | 244 | bool "Freescale eSPI controller" |
8b60d6c2 MH |
245 | depends on FSL_SOC |
246 | select SPI_FSL_LIB | |
247 | help | |
248 | This enables using the Freescale eSPI controllers in master mode. | |
249 | From MPC8536, 85xx platform uses the controller, and all P10xx, | |
250 | P20xx, P30xx,P40xx, P50xx uses this controller. | |
251 | ||
ce792580 TC |
252 | config SPI_OC_TINY |
253 | tristate "OpenCores tiny SPI" | |
254 | depends on GENERIC_GPIO | |
255 | select SPI_BITBANG | |
256 | help | |
257 | This is the driver for OpenCores tiny SPI master controller. | |
258 | ||
6b52c00f DD |
259 | config SPI_OCTEON |
260 | tristate "Cavium OCTEON SPI controller" | |
261 | depends on CPU_CAVIUM_OCTEON | |
262 | help | |
263 | SPI host driver for the hardware found on some Cavium OCTEON | |
264 | SOCs. | |
265 | ||
fdb3c18d DB |
266 | config SPI_OMAP_UWIRE |
267 | tristate "OMAP1 MicroWire" | |
6291fe2a | 268 | depends on ARCH_OMAP1 |
fdb3c18d DB |
269 | select SPI_BITBANG |
270 | help | |
271 | This hooks up to the MicroWire controller on OMAP1 chips. | |
272 | ||
ccdc7bf9 | 273 | config SPI_OMAP24XX |
8ebeb545 SR |
274 | tristate "McSPI driver for OMAP" |
275 | depends on ARCH_OMAP2PLUS | |
ccdc7bf9 | 276 | help |
8ebeb545 | 277 | SPI master controller for OMAP24XX and later Multichannel SPI |
ccdc7bf9 | 278 | (McSPI) modules. |
69c202af | 279 | |
35c9049b CM |
280 | config SPI_OMAP_100K |
281 | tristate "OMAP SPI 100K" | |
5e8afa34 | 282 | depends on ARCH_OMAP850 || ARCH_OMAP730 |
35c9049b CM |
283 | help |
284 | OMAP SPI 100K master controller for omap7xx boards. | |
285 | ||
60cadec9 | 286 | config SPI_ORION |
6d1f56aa KC |
287 | tristate "Orion SPI master" |
288 | depends on PLAT_ORION | |
60cadec9 SA |
289 | help |
290 | This enables using the SPI master controller on the Orion chips. | |
291 | ||
b43d65f7 | 292 | config SPI_PL022 |
7f9a4b97 LW |
293 | tristate "ARM AMBA PL022 SSP controller" |
294 | depends on ARM_AMBA | |
b43d65f7 | 295 | default y if MACH_U300 |
f33b29ee | 296 | default y if ARCH_REALVIEW |
297 | default y if INTEGRATOR_IMPD1 | |
298 | default y if ARCH_VERSATILE | |
b43d65f7 LW |
299 | help |
300 | This selects the ARM(R) AMBA(R) PrimeCell PL022 SSP | |
301 | controller. If you have an embedded system with an AMBA(R) | |
302 | bus and a PL022 controller, say Y or M here. | |
303 | ||
44dab88e SF |
304 | config SPI_PPC4xx |
305 | tristate "PPC4xx SPI Controller" | |
5e8afa34 | 306 | depends on PPC32 && 4xx |
44dab88e SF |
307 | select SPI_BITBANG |
308 | help | |
309 | This selects a driver for the PPC4xx SPI Controller. | |
310 | ||
cd7bed00 MW |
311 | config SPI_PXA2XX_PXADMA |
312 | bool "PXA2xx SSP legacy PXA DMA API support" | |
313 | depends on SPI_PXA2XX && ARCH_PXA | |
314 | help | |
5928808e MW |
315 | Enable PXA private legacy DMA API support. Note that this is |
316 | deprecated in favor of generic DMA engine API. | |
317 | ||
318 | config SPI_PXA2XX_DMA | |
319 | def_bool y | |
320 | depends on SPI_PXA2XX && !SPI_PXA2XX_PXADMA | |
cd7bed00 | 321 | |
e0c9905e SS |
322 | config SPI_PXA2XX |
323 | tristate "PXA2xx SSP SPI master" | |
a3496855 | 324 | depends on ARCH_PXA || PCI || ACPI |
d6ea3df0 | 325 | select PXA_SSP if ARCH_PXA |
e0c9905e | 326 | help |
d6ea3df0 SAS |
327 | This enables using a PXA2xx or Sodaville SSP port as a SPI master |
328 | controller. The driver can be configured to use any SSP port and | |
329 | additional documentation can be found a Documentation/spi/pxa2xx. | |
330 | ||
331 | config SPI_PXA2XX_PCI | |
2b49ebda | 332 | def_tristate SPI_PXA2XX && PCI |
e0c9905e | 333 | |
0b2182dd SY |
334 | config SPI_RSPI |
335 | tristate "Renesas RSPI controller" | |
336 | depends on SUPERH | |
337 | help | |
338 | SPI driver for Renesas RSPI blocks. | |
339 | ||
85abfaa7 DB |
340 | config SPI_S3C24XX |
341 | tristate "Samsung S3C24XX series SPI" | |
6d1f56aa | 342 | depends on ARCH_S3C24XX |
da0abc27 | 343 | select SPI_BITBANG |
85abfaa7 DB |
344 | help |
345 | SPI driver for Samsung S3C24XX series ARM SoCs | |
346 | ||
bec0806c BD |
347 | config SPI_S3C24XX_FIQ |
348 | bool "S3C24XX driver with FIQ pseudo-DMA" | |
349 | depends on SPI_S3C24XX | |
350 | select FIQ | |
351 | help | |
352 | Enable FIQ support for the S3C24XX SPI driver to provide pseudo | |
353 | DMA by using the fast-interrupt request framework, This allows | |
354 | the driver to get DMA-like performance when there are either | |
355 | no free DMA channels, or when doing transfers that required both | |
356 | TX and RX data paths. | |
357 | ||
230d42d4 JB |
358 | config SPI_S3C64XX |
359 | tristate "Samsung S3C64XX series type SPI" | |
c4bec603 | 360 | depends on (ARCH_S3C24XX || ARCH_S3C64XX || ARCH_S5P64X0 || ARCH_EXYNOS) |
5f35765d | 361 | select S3C64XX_DMA if ARCH_S3C64XX |
230d42d4 JB |
362 | help |
363 | SPI driver for Samsung S3C64XX and newer SoCs. | |
364 | ||
3ce8859e GR |
365 | config SPI_SC18IS602 |
366 | tristate "NXP SC18IS602/602B/603 I2C to SPI bridge" | |
367 | depends on I2C | |
368 | help | |
369 | SPI driver for NXP SC18IS602/602B/603 I2C to SPI bridge. | |
370 | ||
8051effc MD |
371 | config SPI_SH_MSIOF |
372 | tristate "SuperH MSIOF SPI controller" | |
746aeffd | 373 | depends on (SUPERH || ARCH_SHMOBILE) && HAVE_CLK |
8051effc MD |
374 | select SPI_BITBANG |
375 | help | |
746aeffd | 376 | SPI driver for SuperH and SH Mobile MSIOF blocks. |
8051effc | 377 | |
5c05dd07 YS |
378 | config SPI_SH |
379 | tristate "SuperH SPI controller" | |
380 | depends on SUPERH | |
381 | help | |
382 | SPI driver for SuperH SPI blocks. | |
383 | ||
37e46640 MD |
384 | config SPI_SH_SCI |
385 | tristate "SuperH SCI SPI controller" | |
6291fe2a | 386 | depends on SUPERH |
37e46640 MD |
387 | select SPI_BITBANG |
388 | help | |
389 | SPI driver for SuperH SCI blocks. | |
390 | ||
d1c8bbd7 KM |
391 | config SPI_SH_HSPI |
392 | tristate "SuperH HSPI controller" | |
393 | depends on ARCH_SHMOBILE | |
394 | help | |
395 | SPI driver for SuperH HSPI blocks. | |
396 | ||
1cc2df9d ZS |
397 | config SPI_SIRF |
398 | tristate "CSR SiRFprimaII SPI controller" | |
399 | depends on ARCH_PRIMA2 | |
400 | select SPI_BITBANG | |
401 | help | |
402 | SPI driver for CSR SiRFprimaII SoCs | |
403 | ||
646781d3 MV |
404 | config SPI_MXS |
405 | tristate "Freescale MXS SPI controller" | |
406 | depends on ARCH_MXS | |
407 | select STMP_DEVICE | |
408 | help | |
409 | SPI driver for Freescale MXS devices. | |
410 | ||
8528547b LD |
411 | config SPI_TEGRA20_SFLASH |
412 | tristate "Nvidia Tegra20 Serial flash Controller" | |
413 | depends on ARCH_TEGRA | |
414 | help | |
415 | SPI driver for Nvidia Tegra20 Serial flash Controller interface. | |
416 | The main usecase of this controller is to use spi flash as boot | |
417 | device. | |
418 | ||
dc4dc360 LD |
419 | config SPI_TEGRA20_SLINK |
420 | tristate "Nvidia Tegra20/Tegra30 SLINK Controller" | |
421 | depends on ARCH_TEGRA && TEGRA20_APB_DMA | |
422 | help | |
423 | SPI driver for Nvidia Tegra20/Tegra30 SLINK Controller interface. | |
424 | ||
a72aeefe CC |
425 | config SPI_TI_SSP |
426 | tristate "TI Sequencer Serial Port - SPI Support" | |
427 | depends on MFD_TI_SSP | |
428 | help | |
429 | This selects an SPI master implementation using a TI sequencer | |
430 | serial port. | |
431 | ||
e8b17b5b | 432 | config SPI_TOPCLIFF_PCH |
92b3a5c1 | 433 | tristate "Intel EG20T PCH/LAPIS Semicon IOH(ML7213/ML7223/ML7831) SPI" |
e8b17b5b MO |
434 | depends on PCI |
435 | help | |
cdbc8f04 GL |
436 | SPI driver for the Topcliff PCH (Platform Controller Hub) SPI bus |
437 | used in some x86 embedded processors. | |
e8b17b5b | 438 | |
92b3a5c1 TM |
439 | This driver also supports the ML7213/ML7223/ML7831, a companion chip |
440 | for the Atom E6xx series and compatible with the Intel EG20T PCH. | |
f016aeb6 | 441 | |
f2cac67d AN |
442 | config SPI_TXX9 |
443 | tristate "Toshiba TXx9 SPI controller" | |
6291fe2a | 444 | depends on GENERIC_GPIO && CPU_TX49XX |
f2cac67d AN |
445 | help |
446 | SPI driver for Toshiba TXx9 MIPS SoCs | |
447 | ||
b3165900 LPC |
448 | config SPI_XCOMM |
449 | tristate "Analog Devices AD-FMCOMMS1-EBZ SPI-I2C-bridge driver" | |
450 | depends on I2C | |
451 | help | |
452 | Support for the SPI-I2C bridge found on the Analog Devices | |
453 | AD-FMCOMMS1-EBZ board. | |
454 | ||
ae918c02 | 455 | config SPI_XILINX |
c9da2e12 | 456 | tristate "Xilinx SPI controller common module" |
6d1f56aa | 457 | depends on HAS_IOMEM |
ae918c02 AK |
458 | select SPI_BITBANG |
459 | help | |
460 | This exposes the SPI controller IP from the Xilinx EDK. | |
461 | ||
462 | See the "OPB Serial Peripheral Interface (SPI) (v1.00e)" | |
463 | Product Specification document (DS464) for hardware details. | |
464 | ||
c9da2e12 RR |
465 | Or for the DS570, see "XPS Serial Peripheral Interface (SPI) (v2.00b)" |
466 | ||
30eaed05 WZ |
467 | config SPI_NUC900 |
468 | tristate "Nuvoton NUC900 series SPI" | |
6d1f56aa | 469 | depends on ARCH_W90X900 |
30eaed05 WZ |
470 | select SPI_BITBANG |
471 | help | |
472 | SPI driver for Nuvoton NUC900 series ARM SoCs | |
473 | ||
8ae12a0d DB |
474 | # |
475 | # Add new SPI master controllers in alphabetical order above this line | |
476 | # | |
477 | ||
e24c7452 | 478 | config SPI_DESIGNWARE |
8ca8d15a | 479 | tristate "DesignWare SPI controller core support" |
e24c7452 FT |
480 | help |
481 | general driver for SPI controller core from DesignWare | |
482 | ||
483 | config SPI_DW_PCI | |
484 | tristate "PCI interface driver for DW SPI core" | |
485 | depends on SPI_DESIGNWARE && PCI | |
486 | ||
7063c0d9 FT |
487 | config SPI_DW_MID_DMA |
488 | bool "DMA support for DW SPI controller on Intel Moorestown platform" | |
489 | depends on SPI_DW_PCI && INTEL_MID_DMAC | |
490 | ||
f7b6fd6d JHD |
491 | config SPI_DW_MMIO |
492 | tristate "Memory-mapped io interface driver for DW SPI core" | |
212b3c8b | 493 | depends on SPI_DESIGNWARE && HAVE_CLK |
f7b6fd6d | 494 | |
8ae12a0d DB |
495 | # |
496 | # There are lots of SPI device types, with sensors and memory | |
497 | # being probably the most widely used ones. | |
498 | # | |
499 | comment "SPI Protocol Masters" | |
8ae12a0d | 500 | |
814a8d50 AP |
501 | config SPI_SPIDEV |
502 | tristate "User mode SPI device driver support" | |
814a8d50 AP |
503 | help |
504 | This supports user mode SPI protocol drivers. | |
505 | ||
506 | Note that this application programming interface is EXPERIMENTAL | |
507 | and hence SUBJECT TO CHANGE WITHOUT NOTICE while it stabilizes. | |
508 | ||
447aef1a BD |
509 | config SPI_TLE62X0 |
510 | tristate "Infineon TLE62X0 (for power switching)" | |
6291fe2a | 511 | depends on SYSFS |
447aef1a BD |
512 | help |
513 | SPI driver for Infineon TLE62X0 series line driver chips, | |
514 | such as the TLE6220, TLE6230 and TLE6240. This provides a | |
515 | sysfs interface, with each line presented as a kind of GPIO | |
516 | exposing both switch control and diagnostic feedback. | |
517 | ||
8ae12a0d DB |
518 | # |
519 | # Add new SPI protocol masters in alphabetical order above this line | |
520 | # | |
521 | ||
6291fe2a RD |
522 | endif # SPI_MASTER |
523 | ||
8ae12a0d DB |
524 | # (slave support would go here) |
525 | ||
79d8c7a8 | 526 | endif # SPI |