]>
Commit | Line | Data |
---|---|---|
8b60d6c2 MH |
1 | /* |
2 | * Freescale eSPI controller driver. | |
3 | * | |
4 | * Copyright 2010 Freescale Semiconductor, Inc. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License as published by the | |
8 | * Free Software Foundation; either version 2 of the License, or (at your | |
9 | * option) any later version. | |
10 | */ | |
8b60d6c2 | 11 | #include <linux/delay.h> |
a3108360 | 12 | #include <linux/err.h> |
8b60d6c2 | 13 | #include <linux/fsl_devices.h> |
a3108360 | 14 | #include <linux/interrupt.h> |
a3108360 | 15 | #include <linux/module.h> |
8b60d6c2 MH |
16 | #include <linux/mm.h> |
17 | #include <linux/of.h> | |
5af50730 RH |
18 | #include <linux/of_address.h> |
19 | #include <linux/of_irq.h> | |
8b60d6c2 | 20 | #include <linux/of_platform.h> |
a3108360 XL |
21 | #include <linux/platform_device.h> |
22 | #include <linux/spi/spi.h> | |
e9abb4db | 23 | #include <linux/pm_runtime.h> |
8b60d6c2 MH |
24 | #include <sysdev/fsl_soc.h> |
25 | ||
ca632f55 | 26 | #include "spi-fsl-lib.h" |
8b60d6c2 MH |
27 | |
28 | /* eSPI Controller registers */ | |
46afd38b HK |
29 | #define ESPI_SPMODE 0x00 /* eSPI mode register */ |
30 | #define ESPI_SPIE 0x04 /* eSPI event register */ | |
31 | #define ESPI_SPIM 0x08 /* eSPI mask register */ | |
32 | #define ESPI_SPCOM 0x0c /* eSPI command register */ | |
33 | #define ESPI_SPITF 0x10 /* eSPI transmit FIFO access register*/ | |
34 | #define ESPI_SPIRF 0x14 /* eSPI receive FIFO access register*/ | |
35 | #define ESPI_SPMODE0 0x20 /* eSPI cs0 mode register */ | |
36 | ||
37 | #define ESPI_SPMODEx(x) (ESPI_SPMODE0 + (x) * 4) | |
8b60d6c2 | 38 | |
8b60d6c2 | 39 | /* eSPI Controller mode register definitions */ |
81abc2ec HK |
40 | #define SPMODE_ENABLE BIT(31) |
41 | #define SPMODE_LOOP BIT(30) | |
8b60d6c2 MH |
42 | #define SPMODE_TXTHR(x) ((x) << 8) |
43 | #define SPMODE_RXTHR(x) ((x) << 0) | |
44 | ||
45 | /* eSPI Controller CS mode register definitions */ | |
81abc2ec HK |
46 | #define CSMODE_CI_INACTIVEHIGH BIT(31) |
47 | #define CSMODE_CP_BEGIN_EDGECLK BIT(30) | |
48 | #define CSMODE_REV BIT(29) | |
49 | #define CSMODE_DIV16 BIT(28) | |
8b60d6c2 | 50 | #define CSMODE_PM(x) ((x) << 24) |
81abc2ec | 51 | #define CSMODE_POL_1 BIT(20) |
8b60d6c2 MH |
52 | #define CSMODE_LEN(x) ((x) << 16) |
53 | #define CSMODE_BEF(x) ((x) << 12) | |
54 | #define CSMODE_AFT(x) ((x) << 8) | |
55 | #define CSMODE_CG(x) ((x) << 3) | |
56 | ||
54731265 HK |
57 | #define FSL_ESPI_FIFO_SIZE 32 |
58 | ||
8b60d6c2 MH |
59 | /* Default mode/csmode for eSPI controller */ |
60 | #define SPMODE_INIT_VAL (SPMODE_TXTHR(4) | SPMODE_RXTHR(3)) | |
61 | #define CSMODE_INIT_VAL (CSMODE_POL_1 | CSMODE_BEF(0) \ | |
62 | | CSMODE_AFT(0) | CSMODE_CG(1)) | |
63 | ||
64 | /* SPIE register values */ | |
8b60d6c2 MH |
65 | #define SPIE_RXCNT(reg) ((reg >> 24) & 0x3F) |
66 | #define SPIE_TXCNT(reg) ((reg >> 16) & 0x3F) | |
81abc2ec HK |
67 | #define SPIE_TXE BIT(15) /* TX FIFO empty */ |
68 | #define SPIE_DON BIT(14) /* TX done */ | |
69 | #define SPIE_RXT BIT(13) /* RX FIFO threshold */ | |
70 | #define SPIE_RXF BIT(12) /* RX FIFO full */ | |
71 | #define SPIE_TXT BIT(11) /* TX FIFO threshold*/ | |
72 | #define SPIE_RNE BIT(9) /* RX FIFO not empty */ | |
73 | #define SPIE_TNF BIT(8) /* TX FIFO not full */ | |
74 | ||
75 | /* SPIM register values */ | |
76 | #define SPIM_TXE BIT(15) /* TX FIFO empty */ | |
77 | #define SPIM_DON BIT(14) /* TX done */ | |
78 | #define SPIM_RXT BIT(13) /* RX FIFO threshold */ | |
79 | #define SPIM_RXF BIT(12) /* RX FIFO full */ | |
80 | #define SPIM_TXT BIT(11) /* TX FIFO threshold*/ | |
81 | #define SPIM_RNE BIT(9) /* RX FIFO not empty */ | |
82 | #define SPIM_TNF BIT(8) /* TX FIFO not full */ | |
8b60d6c2 MH |
83 | |
84 | /* SPCOM register values */ | |
85 | #define SPCOM_CS(x) ((x) << 30) | |
81abc2ec HK |
86 | #define SPCOM_DO BIT(28) /* Dual output */ |
87 | #define SPCOM_TO BIT(27) /* TX only */ | |
88 | #define SPCOM_RXSKIP(x) ((x) << 16) | |
8b60d6c2 | 89 | #define SPCOM_TRANLEN(x) ((x) << 0) |
81abc2ec | 90 | |
5cfa1e4e | 91 | #define SPCOM_TRANLEN_MAX 0x10000 /* Max transaction length */ |
8b60d6c2 | 92 | |
e9abb4db HK |
93 | #define AUTOSUSPEND_TIMEOUT 2000 |
94 | ||
46afd38b HK |
95 | static inline u32 fsl_espi_read_reg(struct mpc8xxx_spi *mspi, int offset) |
96 | { | |
97 | return ioread32be(mspi->reg_base + offset); | |
98 | } | |
99 | ||
100 | static inline u8 fsl_espi_read_reg8(struct mpc8xxx_spi *mspi, int offset) | |
101 | { | |
102 | return ioread8(mspi->reg_base + offset); | |
103 | } | |
104 | ||
105 | static inline void fsl_espi_write_reg(struct mpc8xxx_spi *mspi, int offset, | |
106 | u32 val) | |
107 | { | |
108 | iowrite32be(val, mspi->reg_base + offset); | |
109 | } | |
110 | ||
111 | static inline void fsl_espi_write_reg8(struct mpc8xxx_spi *mspi, int offset, | |
112 | u8 val) | |
113 | { | |
114 | iowrite8(val, mspi->reg_base + offset); | |
115 | } | |
116 | ||
923ab15e HK |
117 | static void fsl_espi_memcpy_swab(void *to, const void *from, |
118 | struct spi_message *m, | |
119 | struct spi_transfer *t) | |
120 | { | |
121 | unsigned int len = t->len; | |
122 | ||
123 | if (!(m->spi->mode & SPI_LSB_FIRST) || t->bits_per_word <= 8) { | |
124 | memcpy(to, from, len); | |
125 | return; | |
126 | } | |
127 | ||
128 | /* In case of LSB-first and bits_per_word > 8 byte-swap all words */ | |
129 | while (len) | |
130 | if (len >= 4) { | |
131 | *(u32 *)to = swahb32p(from); | |
132 | to += 4; | |
133 | from += 4; | |
134 | len -= 4; | |
135 | } else { | |
136 | *(u16 *)to = swab16p(from); | |
137 | to += 2; | |
138 | from += 2; | |
139 | len -= 2; | |
140 | } | |
141 | } | |
142 | ||
cce7e3a2 HK |
143 | static void fsl_espi_copy_to_buf(struct spi_message *m, |
144 | struct mpc8xxx_spi *mspi) | |
7c159aa8 | 145 | { |
7c159aa8 HK |
146 | struct spi_transfer *t; |
147 | u8 *buf = mspi->local_buf; | |
148 | ||
149 | list_for_each_entry(t, &m->transfers, transfer_list) { | |
cce7e3a2 | 150 | if (t->tx_buf) |
923ab15e | 151 | fsl_espi_memcpy_swab(buf, t->tx_buf, m, t); |
cce7e3a2 | 152 | else |
7c159aa8 | 153 | memset(buf, 0, t->len); |
7c159aa8 HK |
154 | buf += t->len; |
155 | } | |
cce7e3a2 HK |
156 | } |
157 | ||
158 | static void fsl_espi_copy_from_buf(struct spi_message *m, | |
159 | struct mpc8xxx_spi *mspi) | |
160 | { | |
161 | struct spi_transfer *t; | |
162 | u8 *buf = mspi->local_buf; | |
7c159aa8 | 163 | |
cce7e3a2 HK |
164 | list_for_each_entry(t, &m->transfers, transfer_list) { |
165 | if (t->rx_buf) | |
923ab15e | 166 | fsl_espi_memcpy_swab(t->rx_buf, buf, m, t); |
cce7e3a2 HK |
167 | buf += t->len; |
168 | } | |
7c159aa8 HK |
169 | } |
170 | ||
d3152cf1 HK |
171 | static int fsl_espi_check_message(struct spi_message *m) |
172 | { | |
173 | struct mpc8xxx_spi *mspi = spi_master_get_devdata(m->spi->master); | |
174 | struct spi_transfer *t, *first; | |
175 | ||
176 | if (m->frame_length > SPCOM_TRANLEN_MAX) { | |
177 | dev_err(mspi->dev, "message too long, size is %u bytes\n", | |
178 | m->frame_length); | |
179 | return -EMSGSIZE; | |
180 | } | |
181 | ||
182 | first = list_first_entry(&m->transfers, struct spi_transfer, | |
183 | transfer_list); | |
e4be7053 | 184 | |
d3152cf1 HK |
185 | list_for_each_entry(t, &m->transfers, transfer_list) { |
186 | if (first->bits_per_word != t->bits_per_word || | |
187 | first->speed_hz != t->speed_hz) { | |
188 | dev_err(mspi->dev, "bits_per_word/speed_hz should be the same for all transfers\n"); | |
189 | return -EINVAL; | |
190 | } | |
191 | } | |
192 | ||
e4be7053 HK |
193 | /* ESPI supports MSB-first transfers for word size 8 / 16 only */ |
194 | if (!(m->spi->mode & SPI_LSB_FIRST) && first->bits_per_word != 8 && | |
195 | first->bits_per_word != 16) { | |
196 | dev_err(mspi->dev, | |
197 | "MSB-first transfer not supported for wordsize %u\n", | |
198 | first->bits_per_word); | |
199 | return -EINVAL; | |
200 | } | |
201 | ||
d3152cf1 HK |
202 | return 0; |
203 | } | |
204 | ||
54731265 HK |
205 | static void fsl_espi_fill_tx_fifo(struct mpc8xxx_spi *mspi, u32 events) |
206 | { | |
207 | u32 tx_fifo_avail; | |
208 | ||
209 | /* if events is zero transfer has not started and tx fifo is empty */ | |
210 | tx_fifo_avail = events ? SPIE_TXCNT(events) : FSL_ESPI_FIFO_SIZE; | |
211 | ||
212 | while (tx_fifo_avail >= min(4U, mspi->tx_len) && mspi->tx_len) | |
213 | if (mspi->tx_len >= 4) { | |
214 | fsl_espi_write_reg(mspi, ESPI_SPITF, *(u32 *)mspi->tx); | |
215 | mspi->tx += 4; | |
216 | mspi->tx_len -= 4; | |
217 | tx_fifo_avail -= 4; | |
218 | } else { | |
219 | fsl_espi_write_reg8(mspi, ESPI_SPITF, *(u8 *)mspi->tx); | |
220 | mspi->tx += 1; | |
221 | mspi->tx_len -= 1; | |
222 | tx_fifo_avail -= 1; | |
223 | } | |
224 | } | |
225 | ||
ea616ee2 | 226 | static void fsl_espi_setup_transfer(struct spi_device *spi, |
8b60d6c2 MH |
227 | struct spi_transfer *t) |
228 | { | |
229 | struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master); | |
d198ebfb HK |
230 | int bits_per_word = t ? t->bits_per_word : spi->bits_per_word; |
231 | u32 hz = t ? t->speed_hz : spi->max_speed_hz; | |
8b60d6c2 | 232 | u8 pm; |
8b60d6c2 MH |
233 | struct spi_mpc8xxx_cs *cs = spi->controller_state; |
234 | ||
8b60d6c2 MH |
235 | /* mask out bits we are going to set */ |
236 | cs->hw_mode &= ~(CSMODE_LEN(0xF) | CSMODE_DIV16 | CSMODE_PM(0xF)); | |
237 | ||
a755af52 | 238 | cs->hw_mode |= CSMODE_LEN(bits_per_word - 1); |
8b60d6c2 MH |
239 | |
240 | if ((mpc8xxx_spi->spibrg / hz) > 64) { | |
241 | cs->hw_mode |= CSMODE_DIV16; | |
35faa55c | 242 | pm = DIV_ROUND_UP(mpc8xxx_spi->spibrg, hz * 16 * 4); |
8b60d6c2 | 243 | |
87bf5ab8 | 244 | WARN_ONCE(pm > 33, "%s: Requested speed is too low: %d Hz. " |
8b60d6c2 | 245 | "Will use %d Hz instead.\n", dev_name(&spi->dev), |
87bf5ab8 SAS |
246 | hz, mpc8xxx_spi->spibrg / (4 * 16 * (32 + 1))); |
247 | if (pm > 33) | |
248 | pm = 33; | |
8b60d6c2 | 249 | } else { |
35faa55c | 250 | pm = DIV_ROUND_UP(mpc8xxx_spi->spibrg, hz * 4); |
8b60d6c2 MH |
251 | } |
252 | if (pm) | |
253 | pm--; | |
87bf5ab8 SAS |
254 | if (pm < 2) |
255 | pm = 2; | |
8b60d6c2 MH |
256 | |
257 | cs->hw_mode |= CSMODE_PM(pm); | |
258 | ||
b3bec5f9 HK |
259 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODEx(spi->chip_select), |
260 | cs->hw_mode); | |
8b60d6c2 MH |
261 | } |
262 | ||
8b60d6c2 MH |
263 | static int fsl_espi_bufs(struct spi_device *spi, struct spi_transfer *t) |
264 | { | |
265 | struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master); | |
8b60d6c2 MH |
266 | int ret; |
267 | ||
f895e27f | 268 | mpc8xxx_spi->rx_len = t->len; |
54731265 | 269 | mpc8xxx_spi->tx_len = t->len; |
8b60d6c2 MH |
270 | |
271 | mpc8xxx_spi->tx = t->tx_buf; | |
272 | mpc8xxx_spi->rx = t->rx_buf; | |
273 | ||
16735d02 | 274 | reinit_completion(&mpc8xxx_spi->done); |
8b60d6c2 MH |
275 | |
276 | /* Set SPCOM[CS] and SPCOM[TRANLEN] field */ | |
46afd38b | 277 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPCOM, |
8b60d6c2 MH |
278 | (SPCOM_CS(spi->chip_select) | SPCOM_TRANLEN(t->len - 1))); |
279 | ||
5bcc6a2f | 280 | /* enable rx ints */ |
81abc2ec | 281 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIM, SPIM_RNE); |
5bcc6a2f | 282 | |
54731265 HK |
283 | /* Prevent filling the fifo from getting interrupted */ |
284 | spin_lock_irq(&mpc8xxx_spi->lock); | |
285 | fsl_espi_fill_tx_fifo(mpc8xxx_spi, 0); | |
286 | spin_unlock_irq(&mpc8xxx_spi->lock); | |
8b60d6c2 | 287 | |
aa70e567 NH |
288 | /* Won't hang up forever, SPI bus sometimes got lost interrupts... */ |
289 | ret = wait_for_completion_timeout(&mpc8xxx_spi->done, 2 * HZ); | |
290 | if (ret == 0) | |
291 | dev_err(mpc8xxx_spi->dev, | |
54731265 HK |
292 | "Transaction hanging up (left %u bytes)\n", |
293 | mpc8xxx_spi->tx_len); | |
8b60d6c2 MH |
294 | |
295 | /* disable rx ints */ | |
46afd38b | 296 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIM, 0); |
8b60d6c2 | 297 | |
54731265 | 298 | return mpc8xxx_spi->tx_len > 0 ? -EMSGSIZE : 0; |
8b60d6c2 MH |
299 | } |
300 | ||
38d003f1 | 301 | static int fsl_espi_trans(struct spi_message *m, struct spi_transfer *trans) |
8b60d6c2 | 302 | { |
38d003f1 | 303 | struct mpc8xxx_spi *mspi = spi_master_get_devdata(m->spi->master); |
8b60d6c2 | 304 | struct spi_device *spi = m->spi; |
38d003f1 | 305 | int ret; |
8b60d6c2 | 306 | |
38d003f1 | 307 | fsl_espi_copy_to_buf(m, mspi); |
faceef39 | 308 | fsl_espi_setup_transfer(spi, trans); |
8b60d6c2 | 309 | |
06af115d | 310 | ret = fsl_espi_bufs(spi, trans); |
8b60d6c2 | 311 | |
faceef39 HK |
312 | if (trans->delay_usecs) |
313 | udelay(trans->delay_usecs); | |
8b60d6c2 | 314 | |
8b60d6c2 | 315 | fsl_espi_setup_transfer(spi, NULL); |
e33a3ade | 316 | |
cce7e3a2 HK |
317 | if (!ret) |
318 | fsl_espi_copy_from_buf(m, mspi); | |
e33a3ade HK |
319 | |
320 | return ret; | |
8b60d6c2 MH |
321 | } |
322 | ||
c592becb HK |
323 | static int fsl_espi_do_one_msg(struct spi_master *master, |
324 | struct spi_message *m) | |
8b60d6c2 | 325 | { |
96361faf | 326 | struct mpc8xxx_spi *mspi = spi_master_get_devdata(m->spi->master); |
06af115d | 327 | unsigned int delay_usecs = 0; |
faceef39 | 328 | struct spi_transfer *t, trans = {}; |
e33a3ade | 329 | int ret; |
8b60d6c2 | 330 | |
d3152cf1 HK |
331 | ret = fsl_espi_check_message(m); |
332 | if (ret) | |
333 | goto out; | |
334 | ||
8b60d6c2 | 335 | list_for_each_entry(t, &m->transfers, transfer_list) { |
96361faf HK |
336 | if (t->delay_usecs > delay_usecs) |
337 | delay_usecs = t->delay_usecs; | |
8b60d6c2 MH |
338 | } |
339 | ||
96361faf HK |
340 | t = list_first_entry(&m->transfers, struct spi_transfer, |
341 | transfer_list); | |
342 | ||
06af115d | 343 | trans.len = m->frame_length; |
96361faf HK |
344 | trans.speed_hz = t->speed_hz; |
345 | trans.bits_per_word = t->bits_per_word; | |
346 | trans.delay_usecs = delay_usecs; | |
347 | trans.tx_buf = mspi->local_buf; | |
348 | trans.rx_buf = mspi->local_buf; | |
8b60d6c2 | 349 | |
06af115d HK |
350 | if (trans.len) |
351 | ret = fsl_espi_trans(m, &trans); | |
8b60d6c2 | 352 | |
faceef39 | 353 | m->actual_length = ret ? 0 : trans.len; |
d3152cf1 | 354 | out: |
0319d499 HK |
355 | if (m->status == -EINPROGRESS) |
356 | m->status = ret; | |
357 | ||
c592becb | 358 | spi_finalize_current_message(master); |
0319d499 HK |
359 | |
360 | return ret; | |
8b60d6c2 MH |
361 | } |
362 | ||
363 | static int fsl_espi_setup(struct spi_device *spi) | |
364 | { | |
365 | struct mpc8xxx_spi *mpc8xxx_spi; | |
8b60d6c2 | 366 | u32 loop_mode; |
d9f26748 | 367 | struct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi); |
8b60d6c2 MH |
368 | |
369 | if (!spi->max_speed_hz) | |
370 | return -EINVAL; | |
371 | ||
372 | if (!cs) { | |
d9f26748 | 373 | cs = kzalloc(sizeof(*cs), GFP_KERNEL); |
8b60d6c2 MH |
374 | if (!cs) |
375 | return -ENOMEM; | |
d9f26748 | 376 | spi_set_ctldata(spi, cs); |
8b60d6c2 MH |
377 | } |
378 | ||
379 | mpc8xxx_spi = spi_master_get_devdata(spi->master); | |
8b60d6c2 | 380 | |
e9abb4db HK |
381 | pm_runtime_get_sync(mpc8xxx_spi->dev); |
382 | ||
46afd38b HK |
383 | cs->hw_mode = fsl_espi_read_reg(mpc8xxx_spi, |
384 | ESPI_SPMODEx(spi->chip_select)); | |
8b60d6c2 MH |
385 | /* mask out bits we are going to set */ |
386 | cs->hw_mode &= ~(CSMODE_CP_BEGIN_EDGECLK | CSMODE_CI_INACTIVEHIGH | |
387 | | CSMODE_REV); | |
388 | ||
389 | if (spi->mode & SPI_CPHA) | |
390 | cs->hw_mode |= CSMODE_CP_BEGIN_EDGECLK; | |
391 | if (spi->mode & SPI_CPOL) | |
392 | cs->hw_mode |= CSMODE_CI_INACTIVEHIGH; | |
393 | if (!(spi->mode & SPI_LSB_FIRST)) | |
394 | cs->hw_mode |= CSMODE_REV; | |
395 | ||
396 | /* Handle the loop mode */ | |
46afd38b | 397 | loop_mode = fsl_espi_read_reg(mpc8xxx_spi, ESPI_SPMODE); |
8b60d6c2 MH |
398 | loop_mode &= ~SPMODE_LOOP; |
399 | if (spi->mode & SPI_LOOP) | |
400 | loop_mode |= SPMODE_LOOP; | |
46afd38b | 401 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, loop_mode); |
8b60d6c2 | 402 | |
ea616ee2 | 403 | fsl_espi_setup_transfer(spi, NULL); |
e9abb4db HK |
404 | |
405 | pm_runtime_mark_last_busy(mpc8xxx_spi->dev); | |
406 | pm_runtime_put_autosuspend(mpc8xxx_spi->dev); | |
407 | ||
8b60d6c2 MH |
408 | return 0; |
409 | } | |
410 | ||
d9f26748 AL |
411 | static void fsl_espi_cleanup(struct spi_device *spi) |
412 | { | |
413 | struct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi); | |
414 | ||
415 | kfree(cs); | |
416 | spi_set_ctldata(spi, NULL); | |
417 | } | |
418 | ||
10ed1e6d | 419 | static void fsl_espi_cpu_irq(struct mpc8xxx_spi *mspi, u32 events) |
8b60d6c2 | 420 | { |
8b60d6c2 | 421 | /* We need handle RX first */ |
81abc2ec | 422 | if (events & SPIE_RNE) { |
e6289d63 MH |
423 | u32 rx_data, tmp; |
424 | u8 rx_data_8; | |
6319a680 | 425 | int rx_nr_bytes = 4; |
a12ddd60 | 426 | int ret; |
8b60d6c2 MH |
427 | |
428 | /* Spin until RX is done */ | |
f895e27f | 429 | if (SPIE_RXCNT(events) < min(4U, mspi->rx_len)) { |
a12ddd60 NH |
430 | ret = spin_event_timeout( |
431 | !(SPIE_RXCNT(events = | |
46afd38b | 432 | fsl_espi_read_reg(mspi, ESPI_SPIE)) < |
f895e27f | 433 | min(4U, mspi->rx_len)), |
a12ddd60 NH |
434 | 10000, 0); /* 10 msec */ |
435 | if (!ret) | |
436 | dev_err(mspi->dev, | |
437 | "tired waiting for SPIE_RXCNT\n"); | |
8b60d6c2 | 438 | } |
8b60d6c2 | 439 | |
f895e27f | 440 | if (mspi->rx_len >= 4) { |
46afd38b | 441 | rx_data = fsl_espi_read_reg(mspi, ESPI_SPIRF); |
f895e27f | 442 | } else if (!mspi->rx_len) { |
6319a680 | 443 | dev_err(mspi->dev, |
81abc2ec | 444 | "unexpected RX(SPIE_RNE) interrupt occurred,\n" |
6319a680 | 445 | "(local rxlen %d bytes, reg rxlen %d bytes)\n", |
f895e27f | 446 | min(4U, mspi->rx_len), SPIE_RXCNT(events)); |
6319a680 | 447 | rx_nr_bytes = 0; |
e6289d63 | 448 | } else { |
f895e27f HK |
449 | rx_nr_bytes = mspi->rx_len; |
450 | tmp = mspi->rx_len; | |
e6289d63 MH |
451 | rx_data = 0; |
452 | while (tmp--) { | |
46afd38b HK |
453 | rx_data_8 = fsl_espi_read_reg8(mspi, |
454 | ESPI_SPIRF); | |
e6289d63 MH |
455 | rx_data |= (rx_data_8 << (tmp * 8)); |
456 | } | |
457 | ||
f895e27f | 458 | rx_data <<= (4 - mspi->rx_len) * 8; |
e6289d63 MH |
459 | } |
460 | ||
f895e27f | 461 | mspi->rx_len -= rx_nr_bytes; |
8b60d6c2 | 462 | |
f9ce28f9 | 463 | if (rx_nr_bytes && mspi->rx) { |
e3cd6cf4 | 464 | *(u32 *)mspi->rx = rx_data; |
923ab15e HK |
465 | mspi->rx += 4; |
466 | } | |
8b60d6c2 MH |
467 | } |
468 | ||
54731265 HK |
469 | if (mspi->tx_len) |
470 | fsl_espi_fill_tx_fifo(mspi, events); | |
8b60d6c2 | 471 | |
f895e27f | 472 | if (!mspi->tx_len && !mspi->rx_len) |
8b60d6c2 | 473 | complete(&mspi->done); |
8b60d6c2 MH |
474 | } |
475 | ||
476 | static irqreturn_t fsl_espi_irq(s32 irq, void *context_data) | |
477 | { | |
478 | struct mpc8xxx_spi *mspi = context_data; | |
8b60d6c2 MH |
479 | u32 events; |
480 | ||
54731265 HK |
481 | spin_lock(&mspi->lock); |
482 | ||
8b60d6c2 | 483 | /* Get interrupt events(tx/rx) */ |
46afd38b | 484 | events = fsl_espi_read_reg(mspi, ESPI_SPIE); |
54731265 HK |
485 | if (!events) { |
486 | spin_unlock_irq(&mspi->lock); | |
35f5d71e | 487 | return IRQ_NONE; |
54731265 | 488 | } |
8b60d6c2 MH |
489 | |
490 | dev_vdbg(mspi->dev, "%s: events %x\n", __func__, events); | |
491 | ||
492 | fsl_espi_cpu_irq(mspi, events); | |
493 | ||
35f5d71e | 494 | /* Clear the events */ |
46afd38b | 495 | fsl_espi_write_reg(mspi, ESPI_SPIE, events); |
35f5d71e | 496 | |
54731265 HK |
497 | spin_unlock(&mspi->lock); |
498 | ||
35f5d71e | 499 | return IRQ_HANDLED; |
8b60d6c2 MH |
500 | } |
501 | ||
e9abb4db HK |
502 | #ifdef CONFIG_PM |
503 | static int fsl_espi_runtime_suspend(struct device *dev) | |
75506d0e | 504 | { |
e9abb4db HK |
505 | struct spi_master *master = dev_get_drvdata(dev); |
506 | struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master); | |
75506d0e HK |
507 | u32 regval; |
508 | ||
46afd38b | 509 | regval = fsl_espi_read_reg(mpc8xxx_spi, ESPI_SPMODE); |
75506d0e | 510 | regval &= ~SPMODE_ENABLE; |
46afd38b | 511 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, regval); |
75506d0e HK |
512 | |
513 | return 0; | |
514 | } | |
515 | ||
e9abb4db | 516 | static int fsl_espi_runtime_resume(struct device *dev) |
75506d0e | 517 | { |
e9abb4db HK |
518 | struct spi_master *master = dev_get_drvdata(dev); |
519 | struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master); | |
75506d0e HK |
520 | u32 regval; |
521 | ||
46afd38b | 522 | regval = fsl_espi_read_reg(mpc8xxx_spi, ESPI_SPMODE); |
75506d0e | 523 | regval |= SPMODE_ENABLE; |
46afd38b | 524 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, regval); |
75506d0e HK |
525 | |
526 | return 0; | |
527 | } | |
e9abb4db | 528 | #endif |
75506d0e | 529 | |
02a595d5 | 530 | static size_t fsl_espi_max_message_size(struct spi_device *spi) |
b541eef1 MS |
531 | { |
532 | return SPCOM_TRANLEN_MAX; | |
533 | } | |
534 | ||
604042af HK |
535 | static int fsl_espi_probe(struct device *dev, struct resource *mem, |
536 | unsigned int irq) | |
8b60d6c2 | 537 | { |
8074cf06 | 538 | struct fsl_spi_platform_data *pdata = dev_get_platdata(dev); |
8b60d6c2 MH |
539 | struct spi_master *master; |
540 | struct mpc8xxx_spi *mpc8xxx_spi; | |
d0fb47a5 | 541 | struct device_node *nc; |
b497eb02 HK |
542 | u32 regval, csmode, cs, prop; |
543 | int ret; | |
8b60d6c2 MH |
544 | |
545 | master = spi_alloc_master(dev, sizeof(struct mpc8xxx_spi)); | |
604042af HK |
546 | if (!master) |
547 | return -ENOMEM; | |
8b60d6c2 MH |
548 | |
549 | dev_set_drvdata(dev, master); | |
550 | ||
c592becb | 551 | mpc8xxx_spi_probe(dev, mem, irq); |
8b60d6c2 | 552 | |
24778be2 | 553 | master->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 16); |
8b60d6c2 | 554 | master->setup = fsl_espi_setup; |
d9f26748 | 555 | master->cleanup = fsl_espi_cleanup; |
c592becb | 556 | master->transfer_one_message = fsl_espi_do_one_msg; |
e9abb4db | 557 | master->auto_runtime_pm = true; |
02a595d5 | 558 | master->max_message_size = fsl_espi_max_message_size; |
8b60d6c2 MH |
559 | |
560 | mpc8xxx_spi = spi_master_get_devdata(master); | |
54731265 | 561 | spin_lock_init(&mpc8xxx_spi->lock); |
8b60d6c2 | 562 | |
1423877b HK |
563 | mpc8xxx_spi->local_buf = |
564 | devm_kmalloc(dev, SPCOM_TRANLEN_MAX, GFP_KERNEL); | |
565 | if (!mpc8xxx_spi->local_buf) { | |
566 | ret = -ENOMEM; | |
567 | goto err_probe; | |
568 | } | |
569 | ||
4178b6b1 | 570 | mpc8xxx_spi->reg_base = devm_ioremap_resource(dev, mem); |
37c5db79 AL |
571 | if (IS_ERR(mpc8xxx_spi->reg_base)) { |
572 | ret = PTR_ERR(mpc8xxx_spi->reg_base); | |
8b60d6c2 MH |
573 | goto err_probe; |
574 | } | |
575 | ||
8b60d6c2 | 576 | /* Register for SPI Interrupt */ |
4178b6b1 | 577 | ret = devm_request_irq(dev, mpc8xxx_spi->irq, fsl_espi_irq, |
8b60d6c2 MH |
578 | 0, "fsl_espi", mpc8xxx_spi); |
579 | if (ret) | |
4178b6b1 | 580 | goto err_probe; |
8b60d6c2 MH |
581 | |
582 | if (mpc8xxx_spi->flags & SPI_QE_CPU_MODE) { | |
e9e128a6 HK |
583 | dev_err(dev, "SPI_QE_CPU_MODE is not supported on ESPI!\n"); |
584 | ret = -EINVAL; | |
585 | goto err_probe; | |
8b60d6c2 MH |
586 | } |
587 | ||
588 | /* SPI controller initializations */ | |
46afd38b HK |
589 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, 0); |
590 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIM, 0); | |
591 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPCOM, 0); | |
592 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIE, 0xffffffff); | |
8b60d6c2 MH |
593 | |
594 | /* Init eSPI CS mode register */ | |
d0fb47a5 JW |
595 | for_each_available_child_of_node(master->dev.of_node, nc) { |
596 | /* get chip select */ | |
b497eb02 HK |
597 | ret = of_property_read_u32(nc, "reg", &cs); |
598 | if (ret || cs >= pdata->max_chipselect) | |
d0fb47a5 JW |
599 | continue; |
600 | ||
601 | csmode = CSMODE_INIT_VAL; | |
b497eb02 | 602 | |
d0fb47a5 | 603 | /* check if CSBEF is set in device tree */ |
b497eb02 HK |
604 | ret = of_property_read_u32(nc, "fsl,csbef", &prop); |
605 | if (!ret) { | |
d0fb47a5 | 606 | csmode &= ~(CSMODE_BEF(0xf)); |
b497eb02 | 607 | csmode |= CSMODE_BEF(prop); |
d0fb47a5 | 608 | } |
b497eb02 | 609 | |
d0fb47a5 | 610 | /* check if CSAFT is set in device tree */ |
b497eb02 HK |
611 | ret = of_property_read_u32(nc, "fsl,csaft", &prop); |
612 | if (!ret) { | |
d0fb47a5 | 613 | csmode &= ~(CSMODE_AFT(0xf)); |
b497eb02 | 614 | csmode |= CSMODE_AFT(prop); |
d0fb47a5 | 615 | } |
d0fb47a5 | 616 | |
b497eb02 HK |
617 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODEx(cs), csmode); |
618 | ||
619 | dev_info(dev, "cs=%u, init_csmode=0x%x\n", cs, csmode); | |
d0fb47a5 | 620 | } |
8b60d6c2 MH |
621 | |
622 | /* Enable SPI interface */ | |
623 | regval = pdata->initial_spmode | SPMODE_INIT_VAL | SPMODE_ENABLE; | |
624 | ||
46afd38b | 625 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, regval); |
8b60d6c2 | 626 | |
e9abb4db HK |
627 | pm_runtime_set_autosuspend_delay(dev, AUTOSUSPEND_TIMEOUT); |
628 | pm_runtime_use_autosuspend(dev); | |
629 | pm_runtime_set_active(dev); | |
630 | pm_runtime_enable(dev); | |
631 | pm_runtime_get_sync(dev); | |
632 | ||
4178b6b1 | 633 | ret = devm_spi_register_master(dev, master); |
8b60d6c2 | 634 | if (ret < 0) |
e9abb4db | 635 | goto err_pm; |
8b60d6c2 | 636 | |
46afd38b HK |
637 | dev_info(dev, "at 0x%p (irq = %d)\n", mpc8xxx_spi->reg_base, |
638 | mpc8xxx_spi->irq); | |
8b60d6c2 | 639 | |
e9abb4db HK |
640 | pm_runtime_mark_last_busy(dev); |
641 | pm_runtime_put_autosuspend(dev); | |
642 | ||
604042af | 643 | return 0; |
8b60d6c2 | 644 | |
e9abb4db HK |
645 | err_pm: |
646 | pm_runtime_put_noidle(dev); | |
647 | pm_runtime_disable(dev); | |
648 | pm_runtime_set_suspended(dev); | |
8b60d6c2 MH |
649 | err_probe: |
650 | spi_master_put(master); | |
604042af | 651 | return ret; |
8b60d6c2 MH |
652 | } |
653 | ||
654 | static int of_fsl_espi_get_chipselects(struct device *dev) | |
655 | { | |
656 | struct device_node *np = dev->of_node; | |
8074cf06 | 657 | struct fsl_spi_platform_data *pdata = dev_get_platdata(dev); |
b497eb02 HK |
658 | u32 num_cs; |
659 | int ret; | |
8b60d6c2 | 660 | |
b497eb02 HK |
661 | ret = of_property_read_u32(np, "fsl,espi-num-chipselects", &num_cs); |
662 | if (ret) { | |
8b60d6c2 MH |
663 | dev_err(dev, "No 'fsl,espi-num-chipselects' property\n"); |
664 | return -EINVAL; | |
665 | } | |
666 | ||
b497eb02 | 667 | pdata->max_chipselect = num_cs; |
8b60d6c2 MH |
668 | pdata->cs_control = NULL; |
669 | ||
670 | return 0; | |
671 | } | |
672 | ||
fd4a319b | 673 | static int of_fsl_espi_probe(struct platform_device *ofdev) |
8b60d6c2 MH |
674 | { |
675 | struct device *dev = &ofdev->dev; | |
676 | struct device_node *np = ofdev->dev.of_node; | |
8b60d6c2 | 677 | struct resource mem; |
f7578496 | 678 | unsigned int irq; |
acf69219 | 679 | int ret; |
8b60d6c2 | 680 | |
18d306d1 | 681 | ret = of_mpc8xxx_spi_probe(ofdev); |
8b60d6c2 MH |
682 | if (ret) |
683 | return ret; | |
684 | ||
685 | ret = of_fsl_espi_get_chipselects(dev); | |
686 | if (ret) | |
acf69219 | 687 | return ret; |
8b60d6c2 MH |
688 | |
689 | ret = of_address_to_resource(np, 0, &mem); | |
690 | if (ret) | |
acf69219 | 691 | return ret; |
8b60d6c2 | 692 | |
f7578496 | 693 | irq = irq_of_parse_and_map(np, 0); |
acf69219 HK |
694 | if (!irq) |
695 | return -EINVAL; | |
8b60d6c2 | 696 | |
604042af | 697 | return fsl_espi_probe(dev, &mem, irq); |
8b60d6c2 MH |
698 | } |
699 | ||
e9abb4db HK |
700 | static int of_fsl_espi_remove(struct platform_device *dev) |
701 | { | |
702 | pm_runtime_disable(&dev->dev); | |
703 | ||
704 | return 0; | |
705 | } | |
706 | ||
714bb654 HZ |
707 | #ifdef CONFIG_PM_SLEEP |
708 | static int of_fsl_espi_suspend(struct device *dev) | |
709 | { | |
710 | struct spi_master *master = dev_get_drvdata(dev); | |
714bb654 HZ |
711 | int ret; |
712 | ||
714bb654 HZ |
713 | ret = spi_master_suspend(master); |
714 | if (ret) { | |
715 | dev_warn(dev, "cannot suspend master\n"); | |
716 | return ret; | |
717 | } | |
718 | ||
e9abb4db HK |
719 | ret = pm_runtime_force_suspend(dev); |
720 | if (ret < 0) | |
721 | return ret; | |
722 | ||
723 | return 0; | |
714bb654 HZ |
724 | } |
725 | ||
726 | static int of_fsl_espi_resume(struct device *dev) | |
727 | { | |
728 | struct fsl_spi_platform_data *pdata = dev_get_platdata(dev); | |
729 | struct spi_master *master = dev_get_drvdata(dev); | |
730 | struct mpc8xxx_spi *mpc8xxx_spi; | |
714bb654 | 731 | u32 regval; |
e9abb4db | 732 | int i, ret; |
714bb654 HZ |
733 | |
734 | mpc8xxx_spi = spi_master_get_devdata(master); | |
714bb654 HZ |
735 | |
736 | /* SPI controller initializations */ | |
46afd38b HK |
737 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, 0); |
738 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIM, 0); | |
739 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPCOM, 0); | |
740 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPIE, 0xffffffff); | |
714bb654 HZ |
741 | |
742 | /* Init eSPI CS mode register */ | |
743 | for (i = 0; i < pdata->max_chipselect; i++) | |
46afd38b HK |
744 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODEx(i), |
745 | CSMODE_INIT_VAL); | |
714bb654 HZ |
746 | |
747 | /* Enable SPI interface */ | |
748 | regval = pdata->initial_spmode | SPMODE_INIT_VAL | SPMODE_ENABLE; | |
749 | ||
46afd38b | 750 | fsl_espi_write_reg(mpc8xxx_spi, ESPI_SPMODE, regval); |
714bb654 | 751 | |
e9abb4db HK |
752 | ret = pm_runtime_force_resume(dev); |
753 | if (ret < 0) | |
754 | return ret; | |
755 | ||
714bb654 HZ |
756 | return spi_master_resume(master); |
757 | } | |
758 | #endif /* CONFIG_PM_SLEEP */ | |
759 | ||
760 | static const struct dev_pm_ops espi_pm = { | |
e9abb4db HK |
761 | SET_RUNTIME_PM_OPS(fsl_espi_runtime_suspend, |
762 | fsl_espi_runtime_resume, NULL) | |
714bb654 HZ |
763 | SET_SYSTEM_SLEEP_PM_OPS(of_fsl_espi_suspend, of_fsl_espi_resume) |
764 | }; | |
765 | ||
8b60d6c2 MH |
766 | static const struct of_device_id of_fsl_espi_match[] = { |
767 | { .compatible = "fsl,mpc8536-espi" }, | |
768 | {} | |
769 | }; | |
770 | MODULE_DEVICE_TABLE(of, of_fsl_espi_match); | |
771 | ||
18d306d1 | 772 | static struct platform_driver fsl_espi_driver = { |
8b60d6c2 MH |
773 | .driver = { |
774 | .name = "fsl_espi", | |
8b60d6c2 | 775 | .of_match_table = of_fsl_espi_match, |
714bb654 | 776 | .pm = &espi_pm, |
8b60d6c2 MH |
777 | }, |
778 | .probe = of_fsl_espi_probe, | |
e9abb4db | 779 | .remove = of_fsl_espi_remove, |
8b60d6c2 | 780 | }; |
940ab889 | 781 | module_platform_driver(fsl_espi_driver); |
8b60d6c2 MH |
782 | |
783 | MODULE_AUTHOR("Mingkai Hu"); | |
784 | MODULE_DESCRIPTION("Enhanced Freescale SPI Driver"); | |
785 | MODULE_LICENSE("GPL"); |