]>
Commit | Line | Data |
---|---|---|
0b2182dd SY |
1 | /* |
2 | * SH RSPI driver | |
3 | * | |
93722206 | 4 | * Copyright (C) 2012, 2013 Renesas Solutions Corp. |
880c6d11 | 5 | * Copyright (C) 2014 Glider bvba |
0b2182dd SY |
6 | * |
7 | * Based on spi-sh.c: | |
8 | * Copyright (C) 2011 Renesas Solutions Corp. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License as published by | |
12 | * the Free Software Foundation; version 2 of the License. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
22 | * | |
23 | */ | |
24 | ||
25 | #include <linux/module.h> | |
26 | #include <linux/kernel.h> | |
27 | #include <linux/sched.h> | |
28 | #include <linux/errno.h> | |
0b2182dd SY |
29 | #include <linux/interrupt.h> |
30 | #include <linux/platform_device.h> | |
31 | #include <linux/io.h> | |
32 | #include <linux/clk.h> | |
a3633fe7 SY |
33 | #include <linux/dmaengine.h> |
34 | #include <linux/dma-mapping.h> | |
426ef76d | 35 | #include <linux/of_device.h> |
490c9774 | 36 | #include <linux/pm_runtime.h> |
a3633fe7 | 37 | #include <linux/sh_dma.h> |
0b2182dd | 38 | #include <linux/spi/spi.h> |
a3633fe7 | 39 | #include <linux/spi/rspi.h> |
0b2182dd | 40 | |
6ab4865b GU |
41 | #define RSPI_SPCR 0x00 /* Control Register */ |
42 | #define RSPI_SSLP 0x01 /* Slave Select Polarity Register */ | |
43 | #define RSPI_SPPCR 0x02 /* Pin Control Register */ | |
44 | #define RSPI_SPSR 0x03 /* Status Register */ | |
45 | #define RSPI_SPDR 0x04 /* Data Register */ | |
46 | #define RSPI_SPSCR 0x08 /* Sequence Control Register */ | |
47 | #define RSPI_SPSSR 0x09 /* Sequence Status Register */ | |
48 | #define RSPI_SPBR 0x0a /* Bit Rate Register */ | |
49 | #define RSPI_SPDCR 0x0b /* Data Control Register */ | |
50 | #define RSPI_SPCKD 0x0c /* Clock Delay Register */ | |
51 | #define RSPI_SSLND 0x0d /* Slave Select Negation Delay Register */ | |
52 | #define RSPI_SPND 0x0e /* Next-Access Delay Register */ | |
862d357f | 53 | #define RSPI_SPCR2 0x0f /* Control Register 2 (SH only) */ |
6ab4865b GU |
54 | #define RSPI_SPCMD0 0x10 /* Command Register 0 */ |
55 | #define RSPI_SPCMD1 0x12 /* Command Register 1 */ | |
56 | #define RSPI_SPCMD2 0x14 /* Command Register 2 */ | |
57 | #define RSPI_SPCMD3 0x16 /* Command Register 3 */ | |
58 | #define RSPI_SPCMD4 0x18 /* Command Register 4 */ | |
59 | #define RSPI_SPCMD5 0x1a /* Command Register 5 */ | |
60 | #define RSPI_SPCMD6 0x1c /* Command Register 6 */ | |
61 | #define RSPI_SPCMD7 0x1e /* Command Register 7 */ | |
880c6d11 GU |
62 | #define RSPI_SPCMD(i) (RSPI_SPCMD0 + (i) * 2) |
63 | #define RSPI_NUM_SPCMD 8 | |
64 | #define RSPI_RZ_NUM_SPCMD 4 | |
65 | #define QSPI_NUM_SPCMD 4 | |
862d357f GU |
66 | |
67 | /* RSPI on RZ only */ | |
6ab4865b GU |
68 | #define RSPI_SPBFCR 0x20 /* Buffer Control Register */ |
69 | #define RSPI_SPBFDR 0x22 /* Buffer Data Count Setting Register */ | |
0b2182dd | 70 | |
862d357f | 71 | /* QSPI only */ |
fbe5072b GU |
72 | #define QSPI_SPBFCR 0x18 /* Buffer Control Register */ |
73 | #define QSPI_SPBDCR 0x1a /* Buffer Data Count Register */ | |
74 | #define QSPI_SPBMUL0 0x1c /* Transfer Data Length Multiplier Setting Register 0 */ | |
75 | #define QSPI_SPBMUL1 0x20 /* Transfer Data Length Multiplier Setting Register 1 */ | |
76 | #define QSPI_SPBMUL2 0x24 /* Transfer Data Length Multiplier Setting Register 2 */ | |
77 | #define QSPI_SPBMUL3 0x28 /* Transfer Data Length Multiplier Setting Register 3 */ | |
880c6d11 | 78 | #define QSPI_SPBMUL(i) (QSPI_SPBMUL0 + (i) * 4) |
5ce0ba88 | 79 | |
6ab4865b GU |
80 | /* SPCR - Control Register */ |
81 | #define SPCR_SPRIE 0x80 /* Receive Interrupt Enable */ | |
82 | #define SPCR_SPE 0x40 /* Function Enable */ | |
83 | #define SPCR_SPTIE 0x20 /* Transmit Interrupt Enable */ | |
84 | #define SPCR_SPEIE 0x10 /* Error Interrupt Enable */ | |
85 | #define SPCR_MSTR 0x08 /* Master/Slave Mode Select */ | |
86 | #define SPCR_MODFEN 0x04 /* Mode Fault Error Detection Enable */ | |
87 | /* RSPI on SH only */ | |
88 | #define SPCR_TXMD 0x02 /* TX Only Mode (vs. Full Duplex) */ | |
89 | #define SPCR_SPMS 0x01 /* 3-wire Mode (vs. 4-wire) */ | |
fbe5072b GU |
90 | /* QSPI on R-Car M2 only */ |
91 | #define SPCR_WSWAP 0x02 /* Word Swap of read-data for DMAC */ | |
92 | #define SPCR_BSWAP 0x01 /* Byte Swap of read-data for DMAC */ | |
6ab4865b GU |
93 | |
94 | /* SSLP - Slave Select Polarity Register */ | |
95 | #define SSLP_SSL1P 0x02 /* SSL1 Signal Polarity Setting */ | |
96 | #define SSLP_SSL0P 0x01 /* SSL0 Signal Polarity Setting */ | |
97 | ||
98 | /* SPPCR - Pin Control Register */ | |
99 | #define SPPCR_MOIFE 0x20 /* MOSI Idle Value Fixing Enable */ | |
100 | #define SPPCR_MOIFV 0x10 /* MOSI Idle Fixed Value */ | |
0b2182dd | 101 | #define SPPCR_SPOM 0x04 |
6ab4865b GU |
102 | #define SPPCR_SPLP2 0x02 /* Loopback Mode 2 (non-inverting) */ |
103 | #define SPPCR_SPLP 0x01 /* Loopback Mode (inverting) */ | |
104 | ||
fbe5072b GU |
105 | #define SPPCR_IO3FV 0x04 /* Single-/Dual-SPI Mode IO3 Output Fixed Value */ |
106 | #define SPPCR_IO2FV 0x04 /* Single-/Dual-SPI Mode IO2 Output Fixed Value */ | |
107 | ||
6ab4865b GU |
108 | /* SPSR - Status Register */ |
109 | #define SPSR_SPRF 0x80 /* Receive Buffer Full Flag */ | |
110 | #define SPSR_TEND 0x40 /* Transmit End */ | |
111 | #define SPSR_SPTEF 0x20 /* Transmit Buffer Empty Flag */ | |
112 | #define SPSR_PERF 0x08 /* Parity Error Flag */ | |
113 | #define SPSR_MODF 0x04 /* Mode Fault Error Flag */ | |
114 | #define SPSR_IDLNF 0x02 /* RSPI Idle Flag */ | |
862d357f | 115 | #define SPSR_OVRF 0x01 /* Overrun Error Flag (RSPI only) */ |
6ab4865b GU |
116 | |
117 | /* SPSCR - Sequence Control Register */ | |
118 | #define SPSCR_SPSLN_MASK 0x07 /* Sequence Length Specification */ | |
119 | ||
120 | /* SPSSR - Sequence Status Register */ | |
121 | #define SPSSR_SPECM_MASK 0x70 /* Command Error Mask */ | |
122 | #define SPSSR_SPCP_MASK 0x07 /* Command Pointer Mask */ | |
123 | ||
124 | /* SPDCR - Data Control Register */ | |
125 | #define SPDCR_TXDMY 0x80 /* Dummy Data Transmission Enable */ | |
126 | #define SPDCR_SPLW1 0x40 /* Access Width Specification (RZ) */ | |
127 | #define SPDCR_SPLW0 0x20 /* Access Width Specification (RZ) */ | |
128 | #define SPDCR_SPLLWORD (SPDCR_SPLW1 | SPDCR_SPLW0) | |
129 | #define SPDCR_SPLWORD SPDCR_SPLW1 | |
130 | #define SPDCR_SPLBYTE SPDCR_SPLW0 | |
131 | #define SPDCR_SPLW 0x20 /* Access Width Specification (SH) */ | |
862d357f | 132 | #define SPDCR_SPRDTD 0x10 /* Receive Transmit Data Select (SH) */ |
0b2182dd SY |
133 | #define SPDCR_SLSEL1 0x08 |
134 | #define SPDCR_SLSEL0 0x04 | |
862d357f | 135 | #define SPDCR_SLSEL_MASK 0x0c /* SSL1 Output Select (SH) */ |
0b2182dd SY |
136 | #define SPDCR_SPFC1 0x02 |
137 | #define SPDCR_SPFC0 0x01 | |
862d357f | 138 | #define SPDCR_SPFC_MASK 0x03 /* Frame Count Setting (1-4) (SH) */ |
0b2182dd | 139 | |
6ab4865b GU |
140 | /* SPCKD - Clock Delay Register */ |
141 | #define SPCKD_SCKDL_MASK 0x07 /* Clock Delay Setting (1-8) */ | |
0b2182dd | 142 | |
6ab4865b GU |
143 | /* SSLND - Slave Select Negation Delay Register */ |
144 | #define SSLND_SLNDL_MASK 0x07 /* SSL Negation Delay Setting (1-8) */ | |
0b2182dd | 145 | |
6ab4865b GU |
146 | /* SPND - Next-Access Delay Register */ |
147 | #define SPND_SPNDL_MASK 0x07 /* Next-Access Delay Setting (1-8) */ | |
0b2182dd | 148 | |
6ab4865b GU |
149 | /* SPCR2 - Control Register 2 */ |
150 | #define SPCR2_PTE 0x08 /* Parity Self-Test Enable */ | |
151 | #define SPCR2_SPIE 0x04 /* Idle Interrupt Enable */ | |
152 | #define SPCR2_SPOE 0x02 /* Odd Parity Enable (vs. Even) */ | |
153 | #define SPCR2_SPPE 0x01 /* Parity Enable */ | |
0b2182dd | 154 | |
6ab4865b GU |
155 | /* SPCMDn - Command Registers */ |
156 | #define SPCMD_SCKDEN 0x8000 /* Clock Delay Setting Enable */ | |
157 | #define SPCMD_SLNDEN 0x4000 /* SSL Negation Delay Setting Enable */ | |
158 | #define SPCMD_SPNDEN 0x2000 /* Next-Access Delay Enable */ | |
159 | #define SPCMD_LSBF 0x1000 /* LSB First */ | |
160 | #define SPCMD_SPB_MASK 0x0f00 /* Data Length Setting */ | |
0b2182dd | 161 | #define SPCMD_SPB_8_TO_16(bit) (((bit - 1) << 8) & SPCMD_SPB_MASK) |
880c6d11 | 162 | #define SPCMD_SPB_8BIT 0x0000 /* QSPI only */ |
5ce0ba88 | 163 | #define SPCMD_SPB_16BIT 0x0100 |
0b2182dd SY |
164 | #define SPCMD_SPB_20BIT 0x0000 |
165 | #define SPCMD_SPB_24BIT 0x0100 | |
166 | #define SPCMD_SPB_32BIT 0x0200 | |
6ab4865b | 167 | #define SPCMD_SSLKP 0x0080 /* SSL Signal Level Keeping */ |
fbe5072b GU |
168 | #define SPCMD_SPIMOD_MASK 0x0060 /* SPI Operating Mode (QSPI only) */ |
169 | #define SPCMD_SPIMOD1 0x0040 | |
170 | #define SPCMD_SPIMOD0 0x0020 | |
171 | #define SPCMD_SPIMOD_SINGLE 0 | |
172 | #define SPCMD_SPIMOD_DUAL SPCMD_SPIMOD0 | |
173 | #define SPCMD_SPIMOD_QUAD SPCMD_SPIMOD1 | |
174 | #define SPCMD_SPRW 0x0010 /* SPI Read/Write Access (Dual/Quad) */ | |
6ab4865b GU |
175 | #define SPCMD_SSLA_MASK 0x0030 /* SSL Assert Signal Setting (RSPI) */ |
176 | #define SPCMD_BRDV_MASK 0x000c /* Bit Rate Division Setting */ | |
177 | #define SPCMD_CPOL 0x0002 /* Clock Polarity Setting */ | |
178 | #define SPCMD_CPHA 0x0001 /* Clock Phase Setting */ | |
179 | ||
180 | /* SPBFCR - Buffer Control Register */ | |
862d357f GU |
181 | #define SPBFCR_TXRST 0x80 /* Transmit Buffer Data Reset */ |
182 | #define SPBFCR_RXRST 0x40 /* Receive Buffer Data Reset */ | |
6ab4865b GU |
183 | #define SPBFCR_TXTRG_MASK 0x30 /* Transmit Buffer Data Triggering Number */ |
184 | #define SPBFCR_RXTRG_MASK 0x07 /* Receive Buffer Data Triggering Number */ | |
5ce0ba88 | 185 | |
0b2182dd SY |
186 | struct rspi_data { |
187 | void __iomem *addr; | |
188 | u32 max_speed_hz; | |
189 | struct spi_master *master; | |
0b2182dd | 190 | wait_queue_head_t wait; |
0b2182dd | 191 | struct clk *clk; |
348e5153 | 192 | u16 spcmd; |
06a7a3cf GU |
193 | u8 spsr; |
194 | u8 sppcr; | |
93722206 | 195 | int rx_irq, tx_irq; |
5ce0ba88 | 196 | const struct spi_ops *ops; |
a3633fe7 | 197 | |
a3633fe7 | 198 | unsigned dma_callbacked:1; |
74da7686 | 199 | unsigned byte_access:1; |
0b2182dd SY |
200 | }; |
201 | ||
baf588f4 | 202 | static void rspi_write8(const struct rspi_data *rspi, u8 data, u16 offset) |
0b2182dd SY |
203 | { |
204 | iowrite8(data, rspi->addr + offset); | |
205 | } | |
206 | ||
baf588f4 | 207 | static void rspi_write16(const struct rspi_data *rspi, u16 data, u16 offset) |
0b2182dd SY |
208 | { |
209 | iowrite16(data, rspi->addr + offset); | |
210 | } | |
211 | ||
baf588f4 | 212 | static void rspi_write32(const struct rspi_data *rspi, u32 data, u16 offset) |
5ce0ba88 HCM |
213 | { |
214 | iowrite32(data, rspi->addr + offset); | |
215 | } | |
216 | ||
baf588f4 | 217 | static u8 rspi_read8(const struct rspi_data *rspi, u16 offset) |
0b2182dd SY |
218 | { |
219 | return ioread8(rspi->addr + offset); | |
220 | } | |
221 | ||
baf588f4 | 222 | static u16 rspi_read16(const struct rspi_data *rspi, u16 offset) |
0b2182dd SY |
223 | { |
224 | return ioread16(rspi->addr + offset); | |
225 | } | |
226 | ||
74da7686 GU |
227 | static void rspi_write_data(const struct rspi_data *rspi, u16 data) |
228 | { | |
229 | if (rspi->byte_access) | |
230 | rspi_write8(rspi, data, RSPI_SPDR); | |
231 | else /* 16 bit */ | |
232 | rspi_write16(rspi, data, RSPI_SPDR); | |
233 | } | |
234 | ||
235 | static u16 rspi_read_data(const struct rspi_data *rspi) | |
236 | { | |
237 | if (rspi->byte_access) | |
238 | return rspi_read8(rspi, RSPI_SPDR); | |
239 | else /* 16 bit */ | |
240 | return rspi_read16(rspi, RSPI_SPDR); | |
241 | } | |
242 | ||
5ce0ba88 HCM |
243 | /* optional functions */ |
244 | struct spi_ops { | |
74da7686 | 245 | int (*set_config_register)(struct rspi_data *rspi, int access_size); |
eb557f75 GU |
246 | int (*transfer_one)(struct spi_master *master, struct spi_device *spi, |
247 | struct spi_transfer *xfer); | |
880c6d11 | 248 | u16 mode_bits; |
b42e0359 | 249 | u16 flags; |
2f777ec9 | 250 | u16 fifo_size; |
5ce0ba88 HCM |
251 | }; |
252 | ||
253 | /* | |
862d357f | 254 | * functions for RSPI on legacy SH |
5ce0ba88 | 255 | */ |
74da7686 | 256 | static int rspi_set_config_register(struct rspi_data *rspi, int access_size) |
0b2182dd | 257 | { |
5ce0ba88 HCM |
258 | int spbr; |
259 | ||
06a7a3cf GU |
260 | /* Sets output mode, MOSI signal, and (optionally) loopback */ |
261 | rspi_write8(rspi, rspi->sppcr, RSPI_SPPCR); | |
0b2182dd | 262 | |
5ce0ba88 | 263 | /* Sets transfer bit rate */ |
3beb61db GU |
264 | spbr = DIV_ROUND_UP(clk_get_rate(rspi->clk), |
265 | 2 * rspi->max_speed_hz) - 1; | |
5ce0ba88 HCM |
266 | rspi_write8(rspi, clamp(spbr, 0, 255), RSPI_SPBR); |
267 | ||
74da7686 GU |
268 | /* Disable dummy transmission, set 16-bit word access, 1 frame */ |
269 | rspi_write8(rspi, 0, RSPI_SPDCR); | |
270 | rspi->byte_access = 0; | |
0b2182dd | 271 | |
5ce0ba88 HCM |
272 | /* Sets RSPCK, SSL, next-access delay value */ |
273 | rspi_write8(rspi, 0x00, RSPI_SPCKD); | |
274 | rspi_write8(rspi, 0x00, RSPI_SSLND); | |
275 | rspi_write8(rspi, 0x00, RSPI_SPND); | |
276 | ||
277 | /* Sets parity, interrupt mask */ | |
278 | rspi_write8(rspi, 0x00, RSPI_SPCR2); | |
279 | ||
280 | /* Sets SPCMD */ | |
880c6d11 GU |
281 | rspi->spcmd |= SPCMD_SPB_8_TO_16(access_size); |
282 | rspi_write16(rspi, rspi->spcmd, RSPI_SPCMD0); | |
5ce0ba88 HCM |
283 | |
284 | /* Sets RSPI mode */ | |
285 | rspi_write8(rspi, SPCR_MSTR, RSPI_SPCR); | |
286 | ||
287 | return 0; | |
0b2182dd SY |
288 | } |
289 | ||
862d357f GU |
290 | /* |
291 | * functions for RSPI on RZ | |
292 | */ | |
293 | static int rspi_rz_set_config_register(struct rspi_data *rspi, int access_size) | |
294 | { | |
295 | int spbr; | |
296 | ||
06a7a3cf GU |
297 | /* Sets output mode, MOSI signal, and (optionally) loopback */ |
298 | rspi_write8(rspi, rspi->sppcr, RSPI_SPPCR); | |
862d357f GU |
299 | |
300 | /* Sets transfer bit rate */ | |
3beb61db GU |
301 | spbr = DIV_ROUND_UP(clk_get_rate(rspi->clk), |
302 | 2 * rspi->max_speed_hz) - 1; | |
862d357f GU |
303 | rspi_write8(rspi, clamp(spbr, 0, 255), RSPI_SPBR); |
304 | ||
305 | /* Disable dummy transmission, set byte access */ | |
306 | rspi_write8(rspi, SPDCR_SPLBYTE, RSPI_SPDCR); | |
307 | rspi->byte_access = 1; | |
308 | ||
309 | /* Sets RSPCK, SSL, next-access delay value */ | |
310 | rspi_write8(rspi, 0x00, RSPI_SPCKD); | |
311 | rspi_write8(rspi, 0x00, RSPI_SSLND); | |
312 | rspi_write8(rspi, 0x00, RSPI_SPND); | |
313 | ||
314 | /* Sets SPCMD */ | |
315 | rspi->spcmd |= SPCMD_SPB_8_TO_16(access_size); | |
316 | rspi_write16(rspi, rspi->spcmd, RSPI_SPCMD0); | |
317 | ||
318 | /* Sets RSPI mode */ | |
319 | rspi_write8(rspi, SPCR_MSTR, RSPI_SPCR); | |
320 | ||
321 | return 0; | |
322 | } | |
323 | ||
5ce0ba88 HCM |
324 | /* |
325 | * functions for QSPI | |
326 | */ | |
74da7686 | 327 | static int qspi_set_config_register(struct rspi_data *rspi, int access_size) |
5ce0ba88 | 328 | { |
5ce0ba88 HCM |
329 | int spbr; |
330 | ||
06a7a3cf GU |
331 | /* Sets output mode, MOSI signal, and (optionally) loopback */ |
332 | rspi_write8(rspi, rspi->sppcr, RSPI_SPPCR); | |
5ce0ba88 HCM |
333 | |
334 | /* Sets transfer bit rate */ | |
3beb61db | 335 | spbr = DIV_ROUND_UP(clk_get_rate(rspi->clk), 2 * rspi->max_speed_hz); |
5ce0ba88 HCM |
336 | rspi_write8(rspi, clamp(spbr, 0, 255), RSPI_SPBR); |
337 | ||
74da7686 GU |
338 | /* Disable dummy transmission, set byte access */ |
339 | rspi_write8(rspi, 0, RSPI_SPDCR); | |
340 | rspi->byte_access = 1; | |
5ce0ba88 HCM |
341 | |
342 | /* Sets RSPCK, SSL, next-access delay value */ | |
343 | rspi_write8(rspi, 0x00, RSPI_SPCKD); | |
344 | rspi_write8(rspi, 0x00, RSPI_SSLND); | |
345 | rspi_write8(rspi, 0x00, RSPI_SPND); | |
346 | ||
347 | /* Data Length Setting */ | |
348 | if (access_size == 8) | |
880c6d11 | 349 | rspi->spcmd |= SPCMD_SPB_8BIT; |
5ce0ba88 | 350 | else if (access_size == 16) |
880c6d11 | 351 | rspi->spcmd |= SPCMD_SPB_16BIT; |
8e1c8096 | 352 | else |
880c6d11 | 353 | rspi->spcmd |= SPCMD_SPB_32BIT; |
5ce0ba88 | 354 | |
880c6d11 | 355 | rspi->spcmd |= SPCMD_SCKDEN | SPCMD_SLNDEN | SPCMD_SPNDEN; |
5ce0ba88 HCM |
356 | |
357 | /* Resets transfer data length */ | |
358 | rspi_write32(rspi, 0, QSPI_SPBMUL0); | |
359 | ||
360 | /* Resets transmit and receive buffer */ | |
361 | rspi_write8(rspi, SPBFCR_TXRST | SPBFCR_RXRST, QSPI_SPBFCR); | |
362 | /* Sets buffer to allow normal operation */ | |
363 | rspi_write8(rspi, 0x00, QSPI_SPBFCR); | |
364 | ||
365 | /* Sets SPCMD */ | |
880c6d11 | 366 | rspi_write16(rspi, rspi->spcmd, RSPI_SPCMD0); |
5ce0ba88 | 367 | |
880c6d11 | 368 | /* Enables SPI function in master mode */ |
5ce0ba88 HCM |
369 | rspi_write8(rspi, SPCR_SPE | SPCR_MSTR, RSPI_SPCR); |
370 | ||
371 | return 0; | |
372 | } | |
373 | ||
374 | #define set_config_register(spi, n) spi->ops->set_config_register(spi, n) | |
375 | ||
baf588f4 | 376 | static void rspi_enable_irq(const struct rspi_data *rspi, u8 enable) |
0b2182dd SY |
377 | { |
378 | rspi_write8(rspi, rspi_read8(rspi, RSPI_SPCR) | enable, RSPI_SPCR); | |
379 | } | |
380 | ||
baf588f4 | 381 | static void rspi_disable_irq(const struct rspi_data *rspi, u8 disable) |
0b2182dd SY |
382 | { |
383 | rspi_write8(rspi, rspi_read8(rspi, RSPI_SPCR) & ~disable, RSPI_SPCR); | |
384 | } | |
385 | ||
386 | static int rspi_wait_for_interrupt(struct rspi_data *rspi, u8 wait_mask, | |
387 | u8 enable_bit) | |
388 | { | |
389 | int ret; | |
390 | ||
391 | rspi->spsr = rspi_read8(rspi, RSPI_SPSR); | |
5dd1ad23 GU |
392 | if (rspi->spsr & wait_mask) |
393 | return 0; | |
394 | ||
0b2182dd SY |
395 | rspi_enable_irq(rspi, enable_bit); |
396 | ret = wait_event_timeout(rspi->wait, rspi->spsr & wait_mask, HZ); | |
397 | if (ret == 0 && !(rspi->spsr & wait_mask)) | |
398 | return -ETIMEDOUT; | |
399 | ||
400 | return 0; | |
401 | } | |
402 | ||
5f684c34 GU |
403 | static inline int rspi_wait_for_tx_empty(struct rspi_data *rspi) |
404 | { | |
405 | return rspi_wait_for_interrupt(rspi, SPSR_SPTEF, SPCR_SPTIE); | |
406 | } | |
407 | ||
408 | static inline int rspi_wait_for_rx_full(struct rspi_data *rspi) | |
409 | { | |
410 | return rspi_wait_for_interrupt(rspi, SPSR_SPRF, SPCR_SPRIE); | |
411 | } | |
412 | ||
35301c99 GU |
413 | static int rspi_data_out(struct rspi_data *rspi, u8 data) |
414 | { | |
5f684c34 GU |
415 | int error = rspi_wait_for_tx_empty(rspi); |
416 | if (error < 0) { | |
35301c99 | 417 | dev_err(&rspi->master->dev, "transmit timeout\n"); |
5f684c34 | 418 | return error; |
35301c99 GU |
419 | } |
420 | rspi_write_data(rspi, data); | |
421 | return 0; | |
422 | } | |
423 | ||
424 | static int rspi_data_in(struct rspi_data *rspi) | |
425 | { | |
5f684c34 | 426 | int error; |
35301c99 GU |
427 | u8 data; |
428 | ||
5f684c34 GU |
429 | error = rspi_wait_for_rx_full(rspi); |
430 | if (error < 0) { | |
35301c99 | 431 | dev_err(&rspi->master->dev, "receive timeout\n"); |
5f684c34 | 432 | return error; |
35301c99 GU |
433 | } |
434 | data = rspi_read_data(rspi); | |
435 | return data; | |
436 | } | |
437 | ||
6837b8e9 GU |
438 | static int rspi_pio_transfer(struct rspi_data *rspi, const u8 *tx, u8 *rx, |
439 | unsigned int n) | |
35301c99 | 440 | { |
6837b8e9 GU |
441 | while (n-- > 0) { |
442 | if (tx) { | |
443 | int ret = rspi_data_out(rspi, *tx++); | |
444 | if (ret < 0) | |
445 | return ret; | |
446 | } | |
447 | if (rx) { | |
448 | int ret = rspi_data_in(rspi); | |
449 | if (ret < 0) | |
450 | return ret; | |
451 | *rx++ = ret; | |
452 | } | |
453 | } | |
35301c99 | 454 | |
6837b8e9 | 455 | return 0; |
35301c99 GU |
456 | } |
457 | ||
a3633fe7 SY |
458 | static void rspi_dma_complete(void *arg) |
459 | { | |
460 | struct rspi_data *rspi = arg; | |
461 | ||
462 | rspi->dma_callbacked = 1; | |
463 | wake_up_interruptible(&rspi->wait); | |
464 | } | |
465 | ||
c52fb6d6 GU |
466 | static int rspi_dma_transfer(struct rspi_data *rspi, struct sg_table *tx, |
467 | struct sg_table *rx) | |
a3633fe7 | 468 | { |
c52fb6d6 GU |
469 | struct dma_async_tx_descriptor *desc_tx = NULL, *desc_rx = NULL; |
470 | u8 irq_mask = 0; | |
471 | unsigned int other_irq = 0; | |
472 | dma_cookie_t cookie; | |
2f777ec9 | 473 | int ret; |
a3633fe7 | 474 | |
3819bc87 | 475 | /* First prepare and submit the DMA request(s), as this may fail */ |
c52fb6d6 GU |
476 | if (rx) { |
477 | desc_rx = dmaengine_prep_slave_sg(rspi->master->dma_rx, | |
478 | rx->sgl, rx->nents, DMA_FROM_DEVICE, | |
479 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
3819bc87 GU |
480 | if (!desc_rx) { |
481 | ret = -EAGAIN; | |
482 | goto no_dma_rx; | |
483 | } | |
484 | ||
485 | desc_rx->callback = rspi_dma_complete; | |
486 | desc_rx->callback_param = rspi; | |
487 | cookie = dmaengine_submit(desc_rx); | |
488 | if (dma_submit_error(cookie)) { | |
489 | ret = cookie; | |
490 | goto no_dma_rx; | |
491 | } | |
c52fb6d6 GU |
492 | |
493 | irq_mask |= SPCR_SPRIE; | |
494 | } | |
a3633fe7 | 495 | |
3819bc87 GU |
496 | if (tx) { |
497 | desc_tx = dmaengine_prep_slave_sg(rspi->master->dma_tx, | |
498 | tx->sgl, tx->nents, DMA_TO_DEVICE, | |
499 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
500 | if (!desc_tx) { | |
501 | ret = -EAGAIN; | |
502 | goto no_dma_tx; | |
503 | } | |
504 | ||
505 | if (rx) { | |
506 | /* No callback */ | |
507 | desc_tx->callback = NULL; | |
508 | } else { | |
509 | desc_tx->callback = rspi_dma_complete; | |
510 | desc_tx->callback_param = rspi; | |
511 | } | |
512 | cookie = dmaengine_submit(desc_tx); | |
513 | if (dma_submit_error(cookie)) { | |
514 | ret = cookie; | |
515 | goto no_dma_tx; | |
516 | } | |
517 | ||
518 | irq_mask |= SPCR_SPTIE; | |
519 | } | |
520 | ||
a3633fe7 | 521 | /* |
c52fb6d6 | 522 | * DMAC needs SPxIE, but if SPxIE is set, the IRQ routine will be |
a3633fe7 SY |
523 | * called. So, this driver disables the IRQ while DMA transfer. |
524 | */ | |
c52fb6d6 GU |
525 | if (tx) |
526 | disable_irq(other_irq = rspi->tx_irq); | |
527 | if (rx && rspi->rx_irq != other_irq) | |
528 | disable_irq(rspi->rx_irq); | |
a3633fe7 | 529 | |
c52fb6d6 | 530 | rspi_enable_irq(rspi, irq_mask); |
a3633fe7 SY |
531 | rspi->dma_callbacked = 0; |
532 | ||
3819bc87 GU |
533 | /* Now start DMA */ |
534 | if (rx) | |
c52fb6d6 | 535 | dma_async_issue_pending(rspi->master->dma_rx); |
3819bc87 | 536 | if (tx) |
c52fb6d6 | 537 | dma_async_issue_pending(rspi->master->dma_tx); |
a3633fe7 SY |
538 | |
539 | ret = wait_event_interruptible_timeout(rspi->wait, | |
540 | rspi->dma_callbacked, HZ); | |
541 | if (ret > 0 && rspi->dma_callbacked) | |
542 | ret = 0; | |
3819bc87 GU |
543 | else if (!ret) { |
544 | dev_err(&rspi->master->dev, "DMA timeout\n"); | |
a3633fe7 | 545 | ret = -ETIMEDOUT; |
3819bc87 GU |
546 | if (tx) |
547 | dmaengine_terminate_all(rspi->master->dma_tx); | |
548 | if (rx) | |
549 | dmaengine_terminate_all(rspi->master->dma_rx); | |
550 | } | |
a3633fe7 | 551 | |
c52fb6d6 GU |
552 | rspi_disable_irq(rspi, irq_mask); |
553 | ||
554 | if (tx) | |
555 | enable_irq(rspi->tx_irq); | |
556 | if (rx && rspi->rx_irq != other_irq) | |
557 | enable_irq(rspi->rx_irq); | |
558 | ||
a3633fe7 | 559 | return ret; |
85912a88 | 560 | |
3819bc87 GU |
561 | no_dma_tx: |
562 | if (rx) | |
563 | dmaengine_terminate_all(rspi->master->dma_rx); | |
564 | no_dma_rx: | |
565 | if (ret == -EAGAIN) { | |
566 | pr_warn_once("%s %s: DMA not available, falling back to PIO\n", | |
567 | dev_driver_string(&rspi->master->dev), | |
568 | dev_name(&rspi->master->dev)); | |
569 | } | |
570 | return ret; | |
a3633fe7 SY |
571 | } |
572 | ||
baf588f4 | 573 | static void rspi_receive_init(const struct rspi_data *rspi) |
0b2182dd | 574 | { |
97b95c11 | 575 | u8 spsr; |
0b2182dd SY |
576 | |
577 | spsr = rspi_read8(rspi, RSPI_SPSR); | |
578 | if (spsr & SPSR_SPRF) | |
74da7686 | 579 | rspi_read_data(rspi); /* dummy read */ |
0b2182dd SY |
580 | if (spsr & SPSR_OVRF) |
581 | rspi_write8(rspi, rspi_read8(rspi, RSPI_SPSR) & ~SPSR_OVRF, | |
df900e67 | 582 | RSPI_SPSR); |
a3633fe7 SY |
583 | } |
584 | ||
862d357f GU |
585 | static void rspi_rz_receive_init(const struct rspi_data *rspi) |
586 | { | |
587 | rspi_receive_init(rspi); | |
588 | rspi_write8(rspi, SPBFCR_TXRST | SPBFCR_RXRST, RSPI_SPBFCR); | |
589 | rspi_write8(rspi, 0, RSPI_SPBFCR); | |
590 | } | |
591 | ||
baf588f4 | 592 | static void qspi_receive_init(const struct rspi_data *rspi) |
cb52c673 | 593 | { |
97b95c11 | 594 | u8 spsr; |
cb52c673 HCM |
595 | |
596 | spsr = rspi_read8(rspi, RSPI_SPSR); | |
597 | if (spsr & SPSR_SPRF) | |
74da7686 | 598 | rspi_read_data(rspi); /* dummy read */ |
cb52c673 | 599 | rspi_write8(rspi, SPBFCR_TXRST | SPBFCR_RXRST, QSPI_SPBFCR); |
340a15e6 | 600 | rspi_write8(rspi, 0, QSPI_SPBFCR); |
cb52c673 HCM |
601 | } |
602 | ||
2f777ec9 GU |
603 | static bool __rspi_can_dma(const struct rspi_data *rspi, |
604 | const struct spi_transfer *xfer) | |
a3633fe7 | 605 | { |
2f777ec9 GU |
606 | return xfer->len > rspi->ops->fifo_size; |
607 | } | |
a3633fe7 | 608 | |
2f777ec9 GU |
609 | static bool rspi_can_dma(struct spi_master *master, struct spi_device *spi, |
610 | struct spi_transfer *xfer) | |
611 | { | |
612 | struct rspi_data *rspi = spi_master_get_devdata(master); | |
613 | ||
614 | return __rspi_can_dma(rspi, xfer); | |
a3633fe7 SY |
615 | } |
616 | ||
8b983e90 GU |
617 | static int rspi_common_transfer(struct rspi_data *rspi, |
618 | struct spi_transfer *xfer) | |
619 | { | |
620 | int ret; | |
621 | ||
622 | if (rspi->master->can_dma && __rspi_can_dma(rspi, xfer)) { | |
623 | /* rx_buf can be NULL on RSPI on SH in TX-only Mode */ | |
85912a88 GU |
624 | ret = rspi_dma_transfer(rspi, &xfer->tx_sg, |
625 | xfer->rx_buf ? &xfer->rx_sg : NULL); | |
626 | if (ret != -EAGAIN) | |
627 | return ret; | |
8b983e90 GU |
628 | } |
629 | ||
630 | ret = rspi_pio_transfer(rspi, xfer->tx_buf, xfer->rx_buf, xfer->len); | |
631 | if (ret < 0) | |
632 | return ret; | |
633 | ||
634 | /* Wait for the last transmission */ | |
635 | rspi_wait_for_tx_empty(rspi); | |
636 | ||
637 | return 0; | |
638 | } | |
639 | ||
8393fa78 GU |
640 | static int rspi_transfer_one(struct spi_master *master, struct spi_device *spi, |
641 | struct spi_transfer *xfer) | |
8449fd76 | 642 | { |
8393fa78 | 643 | struct rspi_data *rspi = spi_master_get_devdata(master); |
b42e0359 | 644 | u8 spcr; |
8449fd76 | 645 | |
8449fd76 | 646 | spcr = rspi_read8(rspi, RSPI_SPCR); |
6837b8e9 | 647 | if (xfer->rx_buf) { |
32c64261 | 648 | rspi_receive_init(rspi); |
8449fd76 | 649 | spcr &= ~SPCR_TXMD; |
32c64261 | 650 | } else { |
8449fd76 | 651 | spcr |= SPCR_TXMD; |
32c64261 | 652 | } |
8449fd76 GU |
653 | rspi_write8(rspi, spcr, RSPI_SPCR); |
654 | ||
8b983e90 | 655 | return rspi_common_transfer(rspi, xfer); |
8449fd76 GU |
656 | } |
657 | ||
03e627c5 GU |
658 | static int rspi_rz_transfer_one(struct spi_master *master, |
659 | struct spi_device *spi, | |
660 | struct spi_transfer *xfer) | |
862d357f | 661 | { |
03e627c5 | 662 | struct rspi_data *rspi = spi_master_get_devdata(master); |
862d357f GU |
663 | |
664 | rspi_rz_receive_init(rspi); | |
665 | ||
8b983e90 | 666 | return rspi_common_transfer(rspi, xfer); |
862d357f GU |
667 | } |
668 | ||
340a15e6 GU |
669 | static int qspi_transfer_out_in(struct rspi_data *rspi, |
670 | struct spi_transfer *xfer) | |
eb557f75 | 671 | { |
340a15e6 GU |
672 | qspi_receive_init(rspi); |
673 | ||
8b983e90 | 674 | return rspi_common_transfer(rspi, xfer); |
340a15e6 GU |
675 | } |
676 | ||
880c6d11 GU |
677 | static int qspi_transfer_out(struct rspi_data *rspi, struct spi_transfer *xfer) |
678 | { | |
880c6d11 GU |
679 | int ret; |
680 | ||
85912a88 GU |
681 | if (rspi->master->can_dma && __rspi_can_dma(rspi, xfer)) { |
682 | ret = rspi_dma_transfer(rspi, &xfer->tx_sg, NULL); | |
683 | if (ret != -EAGAIN) | |
684 | return ret; | |
685 | } | |
4f12b5e5 | 686 | |
6837b8e9 GU |
687 | ret = rspi_pio_transfer(rspi, xfer->tx_buf, NULL, xfer->len); |
688 | if (ret < 0) | |
689 | return ret; | |
880c6d11 GU |
690 | |
691 | /* Wait for the last transmission */ | |
5f684c34 | 692 | rspi_wait_for_tx_empty(rspi); |
880c6d11 GU |
693 | |
694 | return 0; | |
695 | } | |
696 | ||
697 | static int qspi_transfer_in(struct rspi_data *rspi, struct spi_transfer *xfer) | |
698 | { | |
85912a88 GU |
699 | if (rspi->master->can_dma && __rspi_can_dma(rspi, xfer)) { |
700 | int ret = rspi_dma_transfer(rspi, NULL, &xfer->rx_sg); | |
701 | if (ret != -EAGAIN) | |
702 | return ret; | |
703 | } | |
4f12b5e5 | 704 | |
6837b8e9 | 705 | return rspi_pio_transfer(rspi, NULL, xfer->rx_buf, xfer->len); |
880c6d11 GU |
706 | } |
707 | ||
340a15e6 GU |
708 | static int qspi_transfer_one(struct spi_master *master, struct spi_device *spi, |
709 | struct spi_transfer *xfer) | |
710 | { | |
711 | struct rspi_data *rspi = spi_master_get_devdata(master); | |
712 | ||
ba824d49 GU |
713 | if (spi->mode & SPI_LOOP) { |
714 | return qspi_transfer_out_in(rspi, xfer); | |
b42e0359 | 715 | } else if (xfer->tx_nbits > SPI_NBITS_SINGLE) { |
880c6d11 GU |
716 | /* Quad or Dual SPI Write */ |
717 | return qspi_transfer_out(rspi, xfer); | |
b42e0359 | 718 | } else if (xfer->rx_nbits > SPI_NBITS_SINGLE) { |
880c6d11 GU |
719 | /* Quad or Dual SPI Read */ |
720 | return qspi_transfer_in(rspi, xfer); | |
721 | } else { | |
722 | /* Single SPI Transfer */ | |
723 | return qspi_transfer_out_in(rspi, xfer); | |
724 | } | |
0b2182dd SY |
725 | } |
726 | ||
727 | static int rspi_setup(struct spi_device *spi) | |
728 | { | |
729 | struct rspi_data *rspi = spi_master_get_devdata(spi->master); | |
730 | ||
0b2182dd SY |
731 | rspi->max_speed_hz = spi->max_speed_hz; |
732 | ||
348e5153 GU |
733 | rspi->spcmd = SPCMD_SSLKP; |
734 | if (spi->mode & SPI_CPOL) | |
735 | rspi->spcmd |= SPCMD_CPOL; | |
736 | if (spi->mode & SPI_CPHA) | |
737 | rspi->spcmd |= SPCMD_CPHA; | |
738 | ||
06a7a3cf GU |
739 | /* CMOS output mode and MOSI signal from previous transfer */ |
740 | rspi->sppcr = 0; | |
741 | if (spi->mode & SPI_LOOP) | |
742 | rspi->sppcr |= SPPCR_SPLP; | |
743 | ||
5ce0ba88 | 744 | set_config_register(rspi, 8); |
0b2182dd SY |
745 | |
746 | return 0; | |
747 | } | |
748 | ||
880c6d11 GU |
749 | static u16 qspi_transfer_mode(const struct spi_transfer *xfer) |
750 | { | |
751 | if (xfer->tx_buf) | |
752 | switch (xfer->tx_nbits) { | |
753 | case SPI_NBITS_QUAD: | |
754 | return SPCMD_SPIMOD_QUAD; | |
755 | case SPI_NBITS_DUAL: | |
756 | return SPCMD_SPIMOD_DUAL; | |
757 | default: | |
758 | return 0; | |
759 | } | |
760 | if (xfer->rx_buf) | |
761 | switch (xfer->rx_nbits) { | |
762 | case SPI_NBITS_QUAD: | |
763 | return SPCMD_SPIMOD_QUAD | SPCMD_SPRW; | |
764 | case SPI_NBITS_DUAL: | |
765 | return SPCMD_SPIMOD_DUAL | SPCMD_SPRW; | |
766 | default: | |
767 | return 0; | |
768 | } | |
769 | ||
770 | return 0; | |
771 | } | |
772 | ||
773 | static int qspi_setup_sequencer(struct rspi_data *rspi, | |
774 | const struct spi_message *msg) | |
775 | { | |
776 | const struct spi_transfer *xfer; | |
777 | unsigned int i = 0, len = 0; | |
778 | u16 current_mode = 0xffff, mode; | |
779 | ||
780 | list_for_each_entry(xfer, &msg->transfers, transfer_list) { | |
781 | mode = qspi_transfer_mode(xfer); | |
782 | if (mode == current_mode) { | |
783 | len += xfer->len; | |
784 | continue; | |
785 | } | |
786 | ||
787 | /* Transfer mode change */ | |
788 | if (i) { | |
789 | /* Set transfer data length of previous transfer */ | |
790 | rspi_write32(rspi, len, QSPI_SPBMUL(i - 1)); | |
791 | } | |
792 | ||
793 | if (i >= QSPI_NUM_SPCMD) { | |
794 | dev_err(&msg->spi->dev, | |
795 | "Too many different transfer modes"); | |
796 | return -EINVAL; | |
797 | } | |
798 | ||
799 | /* Program transfer mode for this transfer */ | |
800 | rspi_write16(rspi, rspi->spcmd | mode, RSPI_SPCMD(i)); | |
801 | current_mode = mode; | |
802 | len = xfer->len; | |
803 | i++; | |
804 | } | |
805 | if (i) { | |
806 | /* Set final transfer data length and sequence length */ | |
807 | rspi_write32(rspi, len, QSPI_SPBMUL(i - 1)); | |
808 | rspi_write8(rspi, i - 1, RSPI_SPSCR); | |
809 | } | |
810 | ||
811 | return 0; | |
812 | } | |
813 | ||
79d23495 | 814 | static int rspi_prepare_message(struct spi_master *master, |
880c6d11 | 815 | struct spi_message *msg) |
79d23495 GU |
816 | { |
817 | struct rspi_data *rspi = spi_master_get_devdata(master); | |
880c6d11 | 818 | int ret; |
0b2182dd | 819 | |
880c6d11 GU |
820 | if (msg->spi->mode & |
821 | (SPI_TX_DUAL | SPI_TX_QUAD | SPI_RX_DUAL | SPI_RX_QUAD)) { | |
822 | /* Setup sequencer for messages with multiple transfer modes */ | |
823 | ret = qspi_setup_sequencer(rspi, msg); | |
824 | if (ret < 0) | |
825 | return ret; | |
826 | } | |
827 | ||
828 | /* Enable SPI function in master mode */ | |
79d23495 | 829 | rspi_write8(rspi, rspi_read8(rspi, RSPI_SPCR) | SPCR_SPE, RSPI_SPCR); |
0b2182dd SY |
830 | return 0; |
831 | } | |
832 | ||
79d23495 | 833 | static int rspi_unprepare_message(struct spi_master *master, |
880c6d11 | 834 | struct spi_message *msg) |
0b2182dd | 835 | { |
79d23495 GU |
836 | struct rspi_data *rspi = spi_master_get_devdata(master); |
837 | ||
880c6d11 | 838 | /* Disable SPI function */ |
79d23495 | 839 | rspi_write8(rspi, rspi_read8(rspi, RSPI_SPCR) & ~SPCR_SPE, RSPI_SPCR); |
880c6d11 GU |
840 | |
841 | /* Reset sequencer for Single SPI Transfers */ | |
842 | rspi_write16(rspi, rspi->spcmd, RSPI_SPCMD0); | |
843 | rspi_write8(rspi, 0, RSPI_SPSCR); | |
79d23495 | 844 | return 0; |
0b2182dd SY |
845 | } |
846 | ||
93722206 | 847 | static irqreturn_t rspi_irq_mux(int irq, void *_sr) |
0b2182dd | 848 | { |
c132f094 | 849 | struct rspi_data *rspi = _sr; |
97b95c11 | 850 | u8 spsr; |
0b2182dd | 851 | irqreturn_t ret = IRQ_NONE; |
97b95c11 | 852 | u8 disable_irq = 0; |
0b2182dd SY |
853 | |
854 | rspi->spsr = spsr = rspi_read8(rspi, RSPI_SPSR); | |
855 | if (spsr & SPSR_SPRF) | |
856 | disable_irq |= SPCR_SPRIE; | |
857 | if (spsr & SPSR_SPTEF) | |
858 | disable_irq |= SPCR_SPTIE; | |
859 | ||
860 | if (disable_irq) { | |
861 | ret = IRQ_HANDLED; | |
862 | rspi_disable_irq(rspi, disable_irq); | |
863 | wake_up(&rspi->wait); | |
864 | } | |
865 | ||
866 | return ret; | |
867 | } | |
868 | ||
93722206 GU |
869 | static irqreturn_t rspi_irq_rx(int irq, void *_sr) |
870 | { | |
871 | struct rspi_data *rspi = _sr; | |
872 | u8 spsr; | |
873 | ||
874 | rspi->spsr = spsr = rspi_read8(rspi, RSPI_SPSR); | |
875 | if (spsr & SPSR_SPRF) { | |
876 | rspi_disable_irq(rspi, SPCR_SPRIE); | |
877 | wake_up(&rspi->wait); | |
878 | return IRQ_HANDLED; | |
879 | } | |
880 | ||
881 | return 0; | |
882 | } | |
883 | ||
884 | static irqreturn_t rspi_irq_tx(int irq, void *_sr) | |
885 | { | |
886 | struct rspi_data *rspi = _sr; | |
887 | u8 spsr; | |
888 | ||
889 | rspi->spsr = spsr = rspi_read8(rspi, RSPI_SPSR); | |
890 | if (spsr & SPSR_SPTEF) { | |
891 | rspi_disable_irq(rspi, SPCR_SPTIE); | |
892 | wake_up(&rspi->wait); | |
893 | return IRQ_HANDLED; | |
894 | } | |
895 | ||
896 | return 0; | |
897 | } | |
898 | ||
65bf2205 GU |
899 | static struct dma_chan *rspi_request_dma_chan(struct device *dev, |
900 | enum dma_transfer_direction dir, | |
901 | unsigned int id, | |
902 | dma_addr_t port_addr) | |
a3633fe7 | 903 | { |
a3633fe7 | 904 | dma_cap_mask_t mask; |
65bf2205 | 905 | struct dma_chan *chan; |
0243c536 SY |
906 | struct dma_slave_config cfg; |
907 | int ret; | |
a3633fe7 | 908 | |
65bf2205 GU |
909 | dma_cap_zero(mask); |
910 | dma_cap_set(DMA_SLAVE, mask); | |
911 | ||
912 | chan = dma_request_channel(mask, shdma_chan_filter, | |
913 | (void *)(unsigned long)id); | |
914 | if (!chan) { | |
915 | dev_warn(dev, "dma_request_channel failed\n"); | |
916 | return NULL; | |
917 | } | |
918 | ||
919 | memset(&cfg, 0, sizeof(cfg)); | |
920 | cfg.slave_id = id; | |
921 | cfg.direction = dir; | |
a30b95a7 | 922 | if (dir == DMA_MEM_TO_DEV) { |
65bf2205 | 923 | cfg.dst_addr = port_addr; |
a30b95a7 GU |
924 | cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE; |
925 | } else { | |
65bf2205 | 926 | cfg.src_addr = port_addr; |
a30b95a7 GU |
927 | cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE; |
928 | } | |
65bf2205 GU |
929 | |
930 | ret = dmaengine_slave_config(chan, &cfg); | |
931 | if (ret) { | |
932 | dev_warn(dev, "dmaengine_slave_config failed %d\n", ret); | |
933 | dma_release_channel(chan); | |
934 | return NULL; | |
935 | } | |
936 | ||
937 | return chan; | |
938 | } | |
939 | ||
2f777ec9 | 940 | static int rspi_request_dma(struct device *dev, struct spi_master *master, |
fcdc49ae | 941 | const struct resource *res) |
65bf2205 | 942 | { |
fcdc49ae | 943 | const struct rspi_plat_data *rspi_pd = dev_get_platdata(dev); |
65bf2205 | 944 | |
5f338d0c | 945 | if (!rspi_pd || !rspi_pd->dma_rx_id || !rspi_pd->dma_tx_id) |
0243c536 | 946 | return 0; /* The driver assumes no error. */ |
a3633fe7 | 947 | |
2f777ec9 GU |
948 | master->dma_rx = rspi_request_dma_chan(dev, DMA_DEV_TO_MEM, |
949 | rspi_pd->dma_rx_id, | |
950 | res->start + RSPI_SPDR); | |
951 | if (!master->dma_rx) | |
5f338d0c GU |
952 | return -ENODEV; |
953 | ||
2f777ec9 GU |
954 | master->dma_tx = rspi_request_dma_chan(dev, DMA_MEM_TO_DEV, |
955 | rspi_pd->dma_tx_id, | |
956 | res->start + RSPI_SPDR); | |
957 | if (!master->dma_tx) { | |
958 | dma_release_channel(master->dma_rx); | |
959 | master->dma_rx = NULL; | |
5f338d0c | 960 | return -ENODEV; |
a3633fe7 | 961 | } |
0243c536 | 962 | |
2f777ec9 | 963 | master->can_dma = rspi_can_dma; |
5f338d0c | 964 | dev_info(dev, "DMA available"); |
0243c536 | 965 | return 0; |
a3633fe7 SY |
966 | } |
967 | ||
afcc98de | 968 | static void rspi_release_dma(struct spi_master *master) |
a3633fe7 | 969 | { |
afcc98de GU |
970 | if (master->dma_tx) |
971 | dma_release_channel(master->dma_tx); | |
972 | if (master->dma_rx) | |
973 | dma_release_channel(master->dma_rx); | |
a3633fe7 SY |
974 | } |
975 | ||
fd4a319b | 976 | static int rspi_remove(struct platform_device *pdev) |
0b2182dd | 977 | { |
5ffbe2d9 | 978 | struct rspi_data *rspi = platform_get_drvdata(pdev); |
0b2182dd | 979 | |
afcc98de | 980 | rspi_release_dma(rspi->master); |
490c9774 | 981 | pm_runtime_disable(&pdev->dev); |
0b2182dd SY |
982 | |
983 | return 0; | |
984 | } | |
985 | ||
426ef76d | 986 | static const struct spi_ops rspi_ops = { |
b42e0359 GU |
987 | .set_config_register = rspi_set_config_register, |
988 | .transfer_one = rspi_transfer_one, | |
989 | .mode_bits = SPI_CPHA | SPI_CPOL | SPI_LOOP, | |
990 | .flags = SPI_MASTER_MUST_TX, | |
2f777ec9 | 991 | .fifo_size = 8, |
426ef76d GU |
992 | }; |
993 | ||
994 | static const struct spi_ops rspi_rz_ops = { | |
b42e0359 GU |
995 | .set_config_register = rspi_rz_set_config_register, |
996 | .transfer_one = rspi_rz_transfer_one, | |
997 | .mode_bits = SPI_CPHA | SPI_CPOL | SPI_LOOP, | |
998 | .flags = SPI_MASTER_MUST_RX | SPI_MASTER_MUST_TX, | |
2f777ec9 | 999 | .fifo_size = 8, /* 8 for TX, 32 for RX */ |
426ef76d GU |
1000 | }; |
1001 | ||
1002 | static const struct spi_ops qspi_ops = { | |
b42e0359 GU |
1003 | .set_config_register = qspi_set_config_register, |
1004 | .transfer_one = qspi_transfer_one, | |
1005 | .mode_bits = SPI_CPHA | SPI_CPOL | SPI_LOOP | | |
1006 | SPI_TX_DUAL | SPI_TX_QUAD | | |
1007 | SPI_RX_DUAL | SPI_RX_QUAD, | |
1008 | .flags = SPI_MASTER_MUST_RX | SPI_MASTER_MUST_TX, | |
2f777ec9 | 1009 | .fifo_size = 32, |
426ef76d GU |
1010 | }; |
1011 | ||
1012 | #ifdef CONFIG_OF | |
1013 | static const struct of_device_id rspi_of_match[] = { | |
1014 | /* RSPI on legacy SH */ | |
1015 | { .compatible = "renesas,rspi", .data = &rspi_ops }, | |
1016 | /* RSPI on RZ/A1H */ | |
1017 | { .compatible = "renesas,rspi-rz", .data = &rspi_rz_ops }, | |
1018 | /* QSPI on R-Car Gen2 */ | |
1019 | { .compatible = "renesas,qspi", .data = &qspi_ops }, | |
1020 | { /* sentinel */ } | |
1021 | }; | |
1022 | ||
1023 | MODULE_DEVICE_TABLE(of, rspi_of_match); | |
1024 | ||
1025 | static int rspi_parse_dt(struct device *dev, struct spi_master *master) | |
1026 | { | |
1027 | u32 num_cs; | |
1028 | int error; | |
1029 | ||
1030 | /* Parse DT properties */ | |
1031 | error = of_property_read_u32(dev->of_node, "num-cs", &num_cs); | |
1032 | if (error) { | |
1033 | dev_err(dev, "of_property_read_u32 num-cs failed %d\n", error); | |
1034 | return error; | |
1035 | } | |
1036 | ||
1037 | master->num_chipselect = num_cs; | |
1038 | return 0; | |
1039 | } | |
1040 | #else | |
64b67def | 1041 | #define rspi_of_match NULL |
426ef76d GU |
1042 | static inline int rspi_parse_dt(struct device *dev, struct spi_master *master) |
1043 | { | |
1044 | return -EINVAL; | |
1045 | } | |
1046 | #endif /* CONFIG_OF */ | |
1047 | ||
93722206 GU |
1048 | static int rspi_request_irq(struct device *dev, unsigned int irq, |
1049 | irq_handler_t handler, const char *suffix, | |
1050 | void *dev_id) | |
1051 | { | |
43937455 GU |
1052 | const char *name = devm_kasprintf(dev, GFP_KERNEL, "%s:%s", |
1053 | dev_name(dev), suffix); | |
93722206 GU |
1054 | if (!name) |
1055 | return -ENOMEM; | |
43937455 | 1056 | |
93722206 GU |
1057 | return devm_request_irq(dev, irq, handler, 0, name, dev_id); |
1058 | } | |
1059 | ||
fd4a319b | 1060 | static int rspi_probe(struct platform_device *pdev) |
0b2182dd SY |
1061 | { |
1062 | struct resource *res; | |
1063 | struct spi_master *master; | |
1064 | struct rspi_data *rspi; | |
93722206 | 1065 | int ret; |
426ef76d GU |
1066 | const struct of_device_id *of_id; |
1067 | const struct rspi_plat_data *rspi_pd; | |
5ce0ba88 | 1068 | const struct spi_ops *ops; |
0b2182dd | 1069 | |
0b2182dd SY |
1070 | master = spi_alloc_master(&pdev->dev, sizeof(struct rspi_data)); |
1071 | if (master == NULL) { | |
1072 | dev_err(&pdev->dev, "spi_alloc_master error.\n"); | |
1073 | return -ENOMEM; | |
1074 | } | |
1075 | ||
426ef76d GU |
1076 | of_id = of_match_device(rspi_of_match, &pdev->dev); |
1077 | if (of_id) { | |
1078 | ops = of_id->data; | |
1079 | ret = rspi_parse_dt(&pdev->dev, master); | |
1080 | if (ret) | |
1081 | goto error1; | |
1082 | } else { | |
1083 | ops = (struct spi_ops *)pdev->id_entry->driver_data; | |
1084 | rspi_pd = dev_get_platdata(&pdev->dev); | |
1085 | if (rspi_pd && rspi_pd->num_chipselect) | |
1086 | master->num_chipselect = rspi_pd->num_chipselect; | |
1087 | else | |
1088 | master->num_chipselect = 2; /* default */ | |
d64b4726 | 1089 | } |
426ef76d GU |
1090 | |
1091 | /* ops parameter check */ | |
1092 | if (!ops->set_config_register) { | |
1093 | dev_err(&pdev->dev, "there is no set_config_register\n"); | |
1094 | ret = -ENODEV; | |
1095 | goto error1; | |
1096 | } | |
1097 | ||
0b2182dd | 1098 | rspi = spi_master_get_devdata(master); |
24b5a82c | 1099 | platform_set_drvdata(pdev, rspi); |
5ce0ba88 | 1100 | rspi->ops = ops; |
0b2182dd | 1101 | rspi->master = master; |
5d79e9ac LP |
1102 | |
1103 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1104 | rspi->addr = devm_ioremap_resource(&pdev->dev, res); | |
1105 | if (IS_ERR(rspi->addr)) { | |
1106 | ret = PTR_ERR(rspi->addr); | |
0b2182dd SY |
1107 | goto error1; |
1108 | } | |
1109 | ||
29f397b7 | 1110 | rspi->clk = devm_clk_get(&pdev->dev, NULL); |
0b2182dd SY |
1111 | if (IS_ERR(rspi->clk)) { |
1112 | dev_err(&pdev->dev, "cannot get clock\n"); | |
1113 | ret = PTR_ERR(rspi->clk); | |
5d79e9ac | 1114 | goto error1; |
0b2182dd | 1115 | } |
17fe0d9a | 1116 | |
490c9774 | 1117 | pm_runtime_enable(&pdev->dev); |
0b2182dd | 1118 | |
0b2182dd SY |
1119 | init_waitqueue_head(&rspi->wait); |
1120 | ||
0b2182dd SY |
1121 | master->bus_num = pdev->id; |
1122 | master->setup = rspi_setup; | |
490c9774 | 1123 | master->auto_runtime_pm = true; |
eb557f75 | 1124 | master->transfer_one = ops->transfer_one; |
79d23495 GU |
1125 | master->prepare_message = rspi_prepare_message; |
1126 | master->unprepare_message = rspi_unprepare_message; | |
880c6d11 | 1127 | master->mode_bits = ops->mode_bits; |
b42e0359 | 1128 | master->flags = ops->flags; |
426ef76d | 1129 | master->dev.of_node = pdev->dev.of_node; |
0b2182dd | 1130 | |
93722206 GU |
1131 | ret = platform_get_irq_byname(pdev, "rx"); |
1132 | if (ret < 0) { | |
1133 | ret = platform_get_irq_byname(pdev, "mux"); | |
1134 | if (ret < 0) | |
1135 | ret = platform_get_irq(pdev, 0); | |
1136 | if (ret >= 0) | |
1137 | rspi->rx_irq = rspi->tx_irq = ret; | |
1138 | } else { | |
1139 | rspi->rx_irq = ret; | |
1140 | ret = platform_get_irq_byname(pdev, "tx"); | |
1141 | if (ret >= 0) | |
1142 | rspi->tx_irq = ret; | |
1143 | } | |
1144 | if (ret < 0) { | |
1145 | dev_err(&pdev->dev, "platform_get_irq error\n"); | |
1146 | goto error2; | |
1147 | } | |
1148 | ||
1149 | if (rspi->rx_irq == rspi->tx_irq) { | |
1150 | /* Single multiplexed interrupt */ | |
1151 | ret = rspi_request_irq(&pdev->dev, rspi->rx_irq, rspi_irq_mux, | |
1152 | "mux", rspi); | |
1153 | } else { | |
1154 | /* Multi-interrupt mode, only SPRI and SPTI are used */ | |
1155 | ret = rspi_request_irq(&pdev->dev, rspi->rx_irq, rspi_irq_rx, | |
1156 | "rx", rspi); | |
1157 | if (!ret) | |
1158 | ret = rspi_request_irq(&pdev->dev, rspi->tx_irq, | |
1159 | rspi_irq_tx, "tx", rspi); | |
1160 | } | |
0b2182dd SY |
1161 | if (ret < 0) { |
1162 | dev_err(&pdev->dev, "request_irq error\n"); | |
fcb4ed74 | 1163 | goto error2; |
0b2182dd SY |
1164 | } |
1165 | ||
2f777ec9 | 1166 | ret = rspi_request_dma(&pdev->dev, master, res); |
27e105a6 GU |
1167 | if (ret < 0) |
1168 | dev_warn(&pdev->dev, "DMA not available, using PIO\n"); | |
a3633fe7 | 1169 | |
9e03d05e | 1170 | ret = devm_spi_register_master(&pdev->dev, master); |
0b2182dd SY |
1171 | if (ret < 0) { |
1172 | dev_err(&pdev->dev, "spi_register_master error.\n"); | |
fcb4ed74 | 1173 | goto error3; |
0b2182dd SY |
1174 | } |
1175 | ||
1176 | dev_info(&pdev->dev, "probed\n"); | |
1177 | ||
1178 | return 0; | |
1179 | ||
fcb4ed74 | 1180 | error3: |
afcc98de | 1181 | rspi_release_dma(master); |
fcb4ed74 | 1182 | error2: |
490c9774 | 1183 | pm_runtime_disable(&pdev->dev); |
0b2182dd SY |
1184 | error1: |
1185 | spi_master_put(master); | |
1186 | ||
1187 | return ret; | |
1188 | } | |
1189 | ||
5ce0ba88 HCM |
1190 | static struct platform_device_id spi_driver_ids[] = { |
1191 | { "rspi", (kernel_ulong_t)&rspi_ops }, | |
862d357f | 1192 | { "rspi-rz", (kernel_ulong_t)&rspi_rz_ops }, |
5ce0ba88 HCM |
1193 | { "qspi", (kernel_ulong_t)&qspi_ops }, |
1194 | {}, | |
1195 | }; | |
1196 | ||
1197 | MODULE_DEVICE_TABLE(platform, spi_driver_ids); | |
1198 | ||
0b2182dd SY |
1199 | static struct platform_driver rspi_driver = { |
1200 | .probe = rspi_probe, | |
fd4a319b | 1201 | .remove = rspi_remove, |
5ce0ba88 | 1202 | .id_table = spi_driver_ids, |
0b2182dd | 1203 | .driver = { |
5ce0ba88 | 1204 | .name = "renesas_spi", |
0b2182dd | 1205 | .owner = THIS_MODULE, |
426ef76d | 1206 | .of_match_table = of_match_ptr(rspi_of_match), |
0b2182dd SY |
1207 | }, |
1208 | }; | |
1209 | module_platform_driver(rspi_driver); | |
1210 | ||
1211 | MODULE_DESCRIPTION("Renesas RSPI bus driver"); | |
1212 | MODULE_LICENSE("GPL v2"); | |
1213 | MODULE_AUTHOR("Yoshihiro Shimoda"); | |
1214 | MODULE_ALIAS("platform:rspi"); |