]>
Commit | Line | Data |
---|---|---|
ca632f55 | 1 | /* |
230d42d4 JB |
2 | * Copyright (C) 2009 Samsung Electronics Ltd. |
3 | * Jaswinder Singh <jassi.brar@samsung.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; either version 2 of the License, or | |
8 | * (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
18 | */ | |
19 | ||
20 | #include <linux/init.h> | |
21 | #include <linux/module.h> | |
22 | #include <linux/workqueue.h> | |
c2573128 | 23 | #include <linux/interrupt.h> |
230d42d4 JB |
24 | #include <linux/delay.h> |
25 | #include <linux/clk.h> | |
26 | #include <linux/dma-mapping.h> | |
78843727 | 27 | #include <linux/dmaengine.h> |
230d42d4 | 28 | #include <linux/platform_device.h> |
b97b6621 | 29 | #include <linux/pm_runtime.h> |
230d42d4 | 30 | #include <linux/spi/spi.h> |
1c20c200 | 31 | #include <linux/gpio.h> |
2b908075 TA |
32 | #include <linux/of.h> |
33 | #include <linux/of_gpio.h> | |
230d42d4 | 34 | |
436d42c6 | 35 | #include <linux/platform_data/spi-s3c64xx.h> |
230d42d4 | 36 | |
563b444e | 37 | #ifdef CONFIG_S3C_DMA |
78843727 AB |
38 | #include <mach/dma.h> |
39 | #endif | |
40 | ||
a5238e36 | 41 | #define MAX_SPI_PORTS 3 |
7e995556 | 42 | #define S3C64XX_SPI_QUIRK_POLL (1 << 0) |
a5238e36 | 43 | |
230d42d4 JB |
44 | /* Registers and bit-fields */ |
45 | ||
46 | #define S3C64XX_SPI_CH_CFG 0x00 | |
47 | #define S3C64XX_SPI_CLK_CFG 0x04 | |
48 | #define S3C64XX_SPI_MODE_CFG 0x08 | |
49 | #define S3C64XX_SPI_SLAVE_SEL 0x0C | |
50 | #define S3C64XX_SPI_INT_EN 0x10 | |
51 | #define S3C64XX_SPI_STATUS 0x14 | |
52 | #define S3C64XX_SPI_TX_DATA 0x18 | |
53 | #define S3C64XX_SPI_RX_DATA 0x1C | |
54 | #define S3C64XX_SPI_PACKET_CNT 0x20 | |
55 | #define S3C64XX_SPI_PENDING_CLR 0x24 | |
56 | #define S3C64XX_SPI_SWAP_CFG 0x28 | |
57 | #define S3C64XX_SPI_FB_CLK 0x2C | |
58 | ||
59 | #define S3C64XX_SPI_CH_HS_EN (1<<6) /* High Speed Enable */ | |
60 | #define S3C64XX_SPI_CH_SW_RST (1<<5) | |
61 | #define S3C64XX_SPI_CH_SLAVE (1<<4) | |
62 | #define S3C64XX_SPI_CPOL_L (1<<3) | |
63 | #define S3C64XX_SPI_CPHA_B (1<<2) | |
64 | #define S3C64XX_SPI_CH_RXCH_ON (1<<1) | |
65 | #define S3C64XX_SPI_CH_TXCH_ON (1<<0) | |
66 | ||
67 | #define S3C64XX_SPI_CLKSEL_SRCMSK (3<<9) | |
68 | #define S3C64XX_SPI_CLKSEL_SRCSHFT 9 | |
69 | #define S3C64XX_SPI_ENCLK_ENABLE (1<<8) | |
75bf3361 | 70 | #define S3C64XX_SPI_PSR_MASK 0xff |
230d42d4 JB |
71 | |
72 | #define S3C64XX_SPI_MODE_CH_TSZ_BYTE (0<<29) | |
73 | #define S3C64XX_SPI_MODE_CH_TSZ_HALFWORD (1<<29) | |
74 | #define S3C64XX_SPI_MODE_CH_TSZ_WORD (2<<29) | |
75 | #define S3C64XX_SPI_MODE_CH_TSZ_MASK (3<<29) | |
76 | #define S3C64XX_SPI_MODE_BUS_TSZ_BYTE (0<<17) | |
77 | #define S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD (1<<17) | |
78 | #define S3C64XX_SPI_MODE_BUS_TSZ_WORD (2<<17) | |
79 | #define S3C64XX_SPI_MODE_BUS_TSZ_MASK (3<<17) | |
80 | #define S3C64XX_SPI_MODE_RXDMA_ON (1<<2) | |
81 | #define S3C64XX_SPI_MODE_TXDMA_ON (1<<1) | |
82 | #define S3C64XX_SPI_MODE_4BURST (1<<0) | |
83 | ||
84 | #define S3C64XX_SPI_SLAVE_AUTO (1<<1) | |
85 | #define S3C64XX_SPI_SLAVE_SIG_INACT (1<<0) | |
86 | ||
230d42d4 JB |
87 | #define S3C64XX_SPI_INT_TRAILING_EN (1<<6) |
88 | #define S3C64XX_SPI_INT_RX_OVERRUN_EN (1<<5) | |
89 | #define S3C64XX_SPI_INT_RX_UNDERRUN_EN (1<<4) | |
90 | #define S3C64XX_SPI_INT_TX_OVERRUN_EN (1<<3) | |
91 | #define S3C64XX_SPI_INT_TX_UNDERRUN_EN (1<<2) | |
92 | #define S3C64XX_SPI_INT_RX_FIFORDY_EN (1<<1) | |
93 | #define S3C64XX_SPI_INT_TX_FIFORDY_EN (1<<0) | |
94 | ||
95 | #define S3C64XX_SPI_ST_RX_OVERRUN_ERR (1<<5) | |
96 | #define S3C64XX_SPI_ST_RX_UNDERRUN_ERR (1<<4) | |
97 | #define S3C64XX_SPI_ST_TX_OVERRUN_ERR (1<<3) | |
98 | #define S3C64XX_SPI_ST_TX_UNDERRUN_ERR (1<<2) | |
99 | #define S3C64XX_SPI_ST_RX_FIFORDY (1<<1) | |
100 | #define S3C64XX_SPI_ST_TX_FIFORDY (1<<0) | |
101 | ||
102 | #define S3C64XX_SPI_PACKET_CNT_EN (1<<16) | |
103 | ||
104 | #define S3C64XX_SPI_PND_TX_UNDERRUN_CLR (1<<4) | |
105 | #define S3C64XX_SPI_PND_TX_OVERRUN_CLR (1<<3) | |
106 | #define S3C64XX_SPI_PND_RX_UNDERRUN_CLR (1<<2) | |
107 | #define S3C64XX_SPI_PND_RX_OVERRUN_CLR (1<<1) | |
108 | #define S3C64XX_SPI_PND_TRAILING_CLR (1<<0) | |
109 | ||
110 | #define S3C64XX_SPI_SWAP_RX_HALF_WORD (1<<7) | |
111 | #define S3C64XX_SPI_SWAP_RX_BYTE (1<<6) | |
112 | #define S3C64XX_SPI_SWAP_RX_BIT (1<<5) | |
113 | #define S3C64XX_SPI_SWAP_RX_EN (1<<4) | |
114 | #define S3C64XX_SPI_SWAP_TX_HALF_WORD (1<<3) | |
115 | #define S3C64XX_SPI_SWAP_TX_BYTE (1<<2) | |
116 | #define S3C64XX_SPI_SWAP_TX_BIT (1<<1) | |
117 | #define S3C64XX_SPI_SWAP_TX_EN (1<<0) | |
118 | ||
119 | #define S3C64XX_SPI_FBCLK_MSK (3<<0) | |
120 | ||
a5238e36 TA |
121 | #define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id]) |
122 | #define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \ | |
123 | (1 << (i)->port_conf->tx_st_done)) ? 1 : 0) | |
124 | #define TX_FIFO_LVL(v, i) (((v) >> 6) & FIFO_LVL_MASK(i)) | |
125 | #define RX_FIFO_LVL(v, i) (((v) >> (i)->port_conf->rx_lvl_offset) & \ | |
126 | FIFO_LVL_MASK(i)) | |
230d42d4 JB |
127 | |
128 | #define S3C64XX_SPI_MAX_TRAILCNT 0x3ff | |
129 | #define S3C64XX_SPI_TRAILCNT_OFF 19 | |
130 | ||
131 | #define S3C64XX_SPI_TRAILCNT S3C64XX_SPI_MAX_TRAILCNT | |
132 | ||
133 | #define msecs_to_loops(t) (loops_per_jiffy / 1000 * HZ * t) | |
7e995556 | 134 | #define is_polling(x) (x->port_conf->quirks & S3C64XX_SPI_QUIRK_POLL) |
230d42d4 | 135 | |
230d42d4 JB |
136 | #define RXBUSY (1<<2) |
137 | #define TXBUSY (1<<3) | |
138 | ||
82ab8cd7 | 139 | struct s3c64xx_spi_dma_data { |
78843727 | 140 | struct dma_chan *ch; |
c10356b9 | 141 | enum dma_transfer_direction direction; |
78843727 | 142 | unsigned int dmach; |
82ab8cd7 BK |
143 | }; |
144 | ||
a5238e36 TA |
145 | /** |
146 | * struct s3c64xx_spi_info - SPI Controller hardware info | |
147 | * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS register. | |
148 | * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter. | |
149 | * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter. | |
150 | * @high_speed: True, if the controller supports HIGH_SPEED_EN bit. | |
151 | * @clk_from_cmu: True, if the controller does not include a clock mux and | |
152 | * prescaler unit. | |
153 | * | |
154 | * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but | |
155 | * differ in some aspects such as the size of the fifo and spi bus clock | |
156 | * setup. Such differences are specified to the driver using this structure | |
157 | * which is provided as driver data to the driver. | |
158 | */ | |
159 | struct s3c64xx_spi_port_config { | |
160 | int fifo_lvl_mask[MAX_SPI_PORTS]; | |
161 | int rx_lvl_offset; | |
162 | int tx_st_done; | |
7e995556 | 163 | int quirks; |
a5238e36 TA |
164 | bool high_speed; |
165 | bool clk_from_cmu; | |
166 | }; | |
167 | ||
230d42d4 JB |
168 | /** |
169 | * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver. | |
170 | * @clk: Pointer to the spi clock. | |
b0d5d6e5 | 171 | * @src_clk: Pointer to the clock used to generate SPI signals. |
230d42d4 | 172 | * @master: Pointer to the SPI Protocol master. |
230d42d4 JB |
173 | * @cntrlr_info: Platform specific data for the controller this driver manages. |
174 | * @tgl_spi: Pointer to the last CS left untoggled by the cs_change hint. | |
230d42d4 JB |
175 | * @lock: Controller specific lock. |
176 | * @state: Set of FLAGS to indicate status. | |
177 | * @rx_dmach: Controller's DMA channel for Rx. | |
178 | * @tx_dmach: Controller's DMA channel for Tx. | |
179 | * @sfr_start: BUS address of SPI controller regs. | |
180 | * @regs: Pointer to ioremap'ed controller registers. | |
c2573128 | 181 | * @irq: interrupt |
230d42d4 JB |
182 | * @xfer_completion: To indicate completion of xfer task. |
183 | * @cur_mode: Stores the active configuration of the controller. | |
184 | * @cur_bpw: Stores the active bits per word settings. | |
185 | * @cur_speed: Stores the active xfer clock speed. | |
186 | */ | |
187 | struct s3c64xx_spi_driver_data { | |
188 | void __iomem *regs; | |
189 | struct clk *clk; | |
b0d5d6e5 | 190 | struct clk *src_clk; |
230d42d4 JB |
191 | struct platform_device *pdev; |
192 | struct spi_master *master; | |
ad7de729 | 193 | struct s3c64xx_spi_info *cntrlr_info; |
230d42d4 | 194 | struct spi_device *tgl_spi; |
230d42d4 | 195 | spinlock_t lock; |
230d42d4 JB |
196 | unsigned long sfr_start; |
197 | struct completion xfer_completion; | |
198 | unsigned state; | |
199 | unsigned cur_mode, cur_bpw; | |
200 | unsigned cur_speed; | |
82ab8cd7 BK |
201 | struct s3c64xx_spi_dma_data rx_dma; |
202 | struct s3c64xx_spi_dma_data tx_dma; | |
563b444e | 203 | #ifdef CONFIG_S3C_DMA |
39d3e807 | 204 | struct samsung_dma_ops *ops; |
78843727 | 205 | #endif |
a5238e36 TA |
206 | struct s3c64xx_spi_port_config *port_conf; |
207 | unsigned int port_id; | |
3146beec | 208 | bool cs_gpio; |
230d42d4 JB |
209 | }; |
210 | ||
230d42d4 JB |
211 | static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) |
212 | { | |
230d42d4 JB |
213 | void __iomem *regs = sdd->regs; |
214 | unsigned long loops; | |
215 | u32 val; | |
216 | ||
217 | writel(0, regs + S3C64XX_SPI_PACKET_CNT); | |
218 | ||
7d859ff4 KK |
219 | val = readl(regs + S3C64XX_SPI_CH_CFG); |
220 | val &= ~(S3C64XX_SPI_CH_RXCH_ON | S3C64XX_SPI_CH_TXCH_ON); | |
221 | writel(val, regs + S3C64XX_SPI_CH_CFG); | |
222 | ||
230d42d4 JB |
223 | val = readl(regs + S3C64XX_SPI_CH_CFG); |
224 | val |= S3C64XX_SPI_CH_SW_RST; | |
225 | val &= ~S3C64XX_SPI_CH_HS_EN; | |
226 | writel(val, regs + S3C64XX_SPI_CH_CFG); | |
227 | ||
228 | /* Flush TxFIFO*/ | |
229 | loops = msecs_to_loops(1); | |
230 | do { | |
231 | val = readl(regs + S3C64XX_SPI_STATUS); | |
a5238e36 | 232 | } while (TX_FIFO_LVL(val, sdd) && loops--); |
230d42d4 | 233 | |
be7852a8 MB |
234 | if (loops == 0) |
235 | dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n"); | |
236 | ||
230d42d4 JB |
237 | /* Flush RxFIFO*/ |
238 | loops = msecs_to_loops(1); | |
239 | do { | |
240 | val = readl(regs + S3C64XX_SPI_STATUS); | |
a5238e36 | 241 | if (RX_FIFO_LVL(val, sdd)) |
230d42d4 JB |
242 | readl(regs + S3C64XX_SPI_RX_DATA); |
243 | else | |
244 | break; | |
245 | } while (loops--); | |
246 | ||
be7852a8 MB |
247 | if (loops == 0) |
248 | dev_warn(&sdd->pdev->dev, "Timed out flushing RX FIFO\n"); | |
249 | ||
230d42d4 JB |
250 | val = readl(regs + S3C64XX_SPI_CH_CFG); |
251 | val &= ~S3C64XX_SPI_CH_SW_RST; | |
252 | writel(val, regs + S3C64XX_SPI_CH_CFG); | |
253 | ||
254 | val = readl(regs + S3C64XX_SPI_MODE_CFG); | |
255 | val &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON); | |
256 | writel(val, regs + S3C64XX_SPI_MODE_CFG); | |
230d42d4 JB |
257 | } |
258 | ||
82ab8cd7 | 259 | static void s3c64xx_spi_dmacb(void *data) |
39d3e807 | 260 | { |
82ab8cd7 BK |
261 | struct s3c64xx_spi_driver_data *sdd; |
262 | struct s3c64xx_spi_dma_data *dma = data; | |
39d3e807 BK |
263 | unsigned long flags; |
264 | ||
054ebcc4 | 265 | if (dma->direction == DMA_DEV_TO_MEM) |
82ab8cd7 BK |
266 | sdd = container_of(data, |
267 | struct s3c64xx_spi_driver_data, rx_dma); | |
268 | else | |
269 | sdd = container_of(data, | |
270 | struct s3c64xx_spi_driver_data, tx_dma); | |
271 | ||
39d3e807 BK |
272 | spin_lock_irqsave(&sdd->lock, flags); |
273 | ||
054ebcc4 | 274 | if (dma->direction == DMA_DEV_TO_MEM) { |
82ab8cd7 BK |
275 | sdd->state &= ~RXBUSY; |
276 | if (!(sdd->state & TXBUSY)) | |
277 | complete(&sdd->xfer_completion); | |
278 | } else { | |
279 | sdd->state &= ~TXBUSY; | |
280 | if (!(sdd->state & RXBUSY)) | |
281 | complete(&sdd->xfer_completion); | |
282 | } | |
39d3e807 BK |
283 | |
284 | spin_unlock_irqrestore(&sdd->lock, flags); | |
285 | } | |
286 | ||
563b444e | 287 | #ifdef CONFIG_S3C_DMA |
78843727 AB |
288 | /* FIXME: remove this section once arch/arm/mach-s3c64xx uses dmaengine */ |
289 | ||
290 | static struct s3c2410_dma_client s3c64xx_spi_dma_client = { | |
291 | .name = "samsung-spi-dma", | |
292 | }; | |
293 | ||
82ab8cd7 BK |
294 | static void prepare_dma(struct s3c64xx_spi_dma_data *dma, |
295 | unsigned len, dma_addr_t buf) | |
39d3e807 | 296 | { |
82ab8cd7 | 297 | struct s3c64xx_spi_driver_data *sdd; |
4969c32b BK |
298 | struct samsung_dma_prep info; |
299 | struct samsung_dma_config config; | |
39d3e807 | 300 | |
4969c32b | 301 | if (dma->direction == DMA_DEV_TO_MEM) { |
82ab8cd7 BK |
302 | sdd = container_of((void *)dma, |
303 | struct s3c64xx_spi_driver_data, rx_dma); | |
4969c32b BK |
304 | config.direction = sdd->rx_dma.direction; |
305 | config.fifo = sdd->sfr_start + S3C64XX_SPI_RX_DATA; | |
306 | config.width = sdd->cur_bpw / 8; | |
78843727 | 307 | sdd->ops->config((enum dma_ch)sdd->rx_dma.ch, &config); |
4969c32b | 308 | } else { |
82ab8cd7 BK |
309 | sdd = container_of((void *)dma, |
310 | struct s3c64xx_spi_driver_data, tx_dma); | |
4969c32b BK |
311 | config.direction = sdd->tx_dma.direction; |
312 | config.fifo = sdd->sfr_start + S3C64XX_SPI_TX_DATA; | |
313 | config.width = sdd->cur_bpw / 8; | |
78843727 | 314 | sdd->ops->config((enum dma_ch)sdd->tx_dma.ch, &config); |
4969c32b | 315 | } |
39d3e807 | 316 | |
82ab8cd7 BK |
317 | info.cap = DMA_SLAVE; |
318 | info.len = len; | |
319 | info.fp = s3c64xx_spi_dmacb; | |
320 | info.fp_param = dma; | |
321 | info.direction = dma->direction; | |
322 | info.buf = buf; | |
323 | ||
78843727 AB |
324 | sdd->ops->prepare((enum dma_ch)dma->ch, &info); |
325 | sdd->ops->trigger((enum dma_ch)dma->ch); | |
82ab8cd7 | 326 | } |
39d3e807 | 327 | |
82ab8cd7 BK |
328 | static int acquire_dma(struct s3c64xx_spi_driver_data *sdd) |
329 | { | |
4969c32b | 330 | struct samsung_dma_req req; |
b5be04d3 | 331 | struct device *dev = &sdd->pdev->dev; |
82ab8cd7 BK |
332 | |
333 | sdd->ops = samsung_dma_get_ops(); | |
334 | ||
4969c32b BK |
335 | req.cap = DMA_SLAVE; |
336 | req.client = &s3c64xx_spi_dma_client; | |
337 | ||
b998aca8 JH |
338 | sdd->rx_dma.ch = (struct dma_chan *)(unsigned long)sdd->ops->request( |
339 | sdd->rx_dma.dmach, &req, dev, "rx"); | |
340 | sdd->tx_dma.ch = (struct dma_chan *)(unsigned long)sdd->ops->request( | |
341 | sdd->tx_dma.dmach, &req, dev, "tx"); | |
82ab8cd7 BK |
342 | |
343 | return 1; | |
39d3e807 BK |
344 | } |
345 | ||
78843727 AB |
346 | static int s3c64xx_spi_prepare_transfer(struct spi_master *spi) |
347 | { | |
348 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi); | |
349 | ||
7e995556 G |
350 | /* |
351 | * If DMA resource was not available during | |
352 | * probe, no need to continue with dma requests | |
353 | * else Acquire DMA channels | |
354 | */ | |
355 | while (!is_polling(sdd) && !acquire_dma(sdd)) | |
78843727 AB |
356 | usleep_range(10000, 11000); |
357 | ||
78843727 AB |
358 | return 0; |
359 | } | |
360 | ||
361 | static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi) | |
362 | { | |
363 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi); | |
364 | ||
365 | /* Free DMA channels */ | |
7e995556 G |
366 | if (!is_polling(sdd)) { |
367 | sdd->ops->release((enum dma_ch)sdd->rx_dma.ch, | |
368 | &s3c64xx_spi_dma_client); | |
369 | sdd->ops->release((enum dma_ch)sdd->tx_dma.ch, | |
370 | &s3c64xx_spi_dma_client); | |
371 | } | |
78843727 AB |
372 | |
373 | return 0; | |
374 | } | |
375 | ||
376 | static void s3c64xx_spi_dma_stop(struct s3c64xx_spi_driver_data *sdd, | |
377 | struct s3c64xx_spi_dma_data *dma) | |
378 | { | |
379 | sdd->ops->stop((enum dma_ch)dma->ch); | |
380 | } | |
381 | #else | |
382 | ||
383 | static void prepare_dma(struct s3c64xx_spi_dma_data *dma, | |
384 | unsigned len, dma_addr_t buf) | |
385 | { | |
386 | struct s3c64xx_spi_driver_data *sdd; | |
387 | struct dma_slave_config config; | |
78843727 AB |
388 | struct dma_async_tx_descriptor *desc; |
389 | ||
b1a8e78d TF |
390 | memset(&config, 0, sizeof(config)); |
391 | ||
78843727 AB |
392 | if (dma->direction == DMA_DEV_TO_MEM) { |
393 | sdd = container_of((void *)dma, | |
394 | struct s3c64xx_spi_driver_data, rx_dma); | |
395 | config.direction = dma->direction; | |
396 | config.src_addr = sdd->sfr_start + S3C64XX_SPI_RX_DATA; | |
397 | config.src_addr_width = sdd->cur_bpw / 8; | |
398 | config.src_maxburst = 1; | |
399 | dmaengine_slave_config(dma->ch, &config); | |
400 | } else { | |
401 | sdd = container_of((void *)dma, | |
402 | struct s3c64xx_spi_driver_data, tx_dma); | |
403 | config.direction = dma->direction; | |
404 | config.dst_addr = sdd->sfr_start + S3C64XX_SPI_TX_DATA; | |
405 | config.dst_addr_width = sdd->cur_bpw / 8; | |
406 | config.dst_maxburst = 1; | |
407 | dmaengine_slave_config(dma->ch, &config); | |
408 | } | |
409 | ||
90438c4b TF |
410 | desc = dmaengine_prep_slave_single(dma->ch, buf, len, |
411 | dma->direction, DMA_PREP_INTERRUPT); | |
78843727 AB |
412 | |
413 | desc->callback = s3c64xx_spi_dmacb; | |
414 | desc->callback_param = dma; | |
415 | ||
416 | dmaengine_submit(desc); | |
417 | dma_async_issue_pending(dma->ch); | |
418 | } | |
419 | ||
420 | static int s3c64xx_spi_prepare_transfer(struct spi_master *spi) | |
421 | { | |
422 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi); | |
423 | dma_filter_fn filter = sdd->cntrlr_info->filter; | |
424 | struct device *dev = &sdd->pdev->dev; | |
425 | dma_cap_mask_t mask; | |
fb9d044e | 426 | int ret; |
78843727 | 427 | |
c12f9643 MB |
428 | if (!is_polling(sdd)) { |
429 | dma_cap_zero(mask); | |
430 | dma_cap_set(DMA_SLAVE, mask); | |
431 | ||
432 | /* Acquire DMA channels */ | |
433 | sdd->rx_dma.ch = dma_request_slave_channel_compat(mask, filter, | |
434 | (void *)sdd->rx_dma.dmach, dev, "rx"); | |
435 | if (!sdd->rx_dma.ch) { | |
436 | dev_err(dev, "Failed to get RX DMA channel\n"); | |
437 | ret = -EBUSY; | |
438 | goto out; | |
439 | } | |
fb9d044e | 440 | |
c12f9643 MB |
441 | sdd->tx_dma.ch = dma_request_slave_channel_compat(mask, filter, |
442 | (void *)sdd->tx_dma.dmach, dev, "tx"); | |
443 | if (!sdd->tx_dma.ch) { | |
444 | dev_err(dev, "Failed to get TX DMA channel\n"); | |
445 | ret = -EBUSY; | |
446 | goto out_rx; | |
447 | } | |
fb9d044e MB |
448 | } |
449 | ||
450 | ret = pm_runtime_get_sync(&sdd->pdev->dev); | |
6c6cf64b | 451 | if (ret < 0) { |
fb9d044e MB |
452 | dev_err(dev, "Failed to enable device: %d\n", ret); |
453 | goto out_tx; | |
454 | } | |
78843727 AB |
455 | |
456 | return 0; | |
fb9d044e MB |
457 | |
458 | out_tx: | |
459 | dma_release_channel(sdd->tx_dma.ch); | |
460 | out_rx: | |
461 | dma_release_channel(sdd->rx_dma.ch); | |
462 | out: | |
463 | return ret; | |
78843727 AB |
464 | } |
465 | ||
466 | static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi) | |
467 | { | |
468 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(spi); | |
469 | ||
470 | /* Free DMA channels */ | |
7e995556 G |
471 | if (!is_polling(sdd)) { |
472 | dma_release_channel(sdd->rx_dma.ch); | |
473 | dma_release_channel(sdd->tx_dma.ch); | |
474 | } | |
78843727 AB |
475 | |
476 | pm_runtime_put(&sdd->pdev->dev); | |
477 | return 0; | |
478 | } | |
479 | ||
480 | static void s3c64xx_spi_dma_stop(struct s3c64xx_spi_driver_data *sdd, | |
481 | struct s3c64xx_spi_dma_data *dma) | |
482 | { | |
483 | dmaengine_terminate_all(dma->ch); | |
484 | } | |
485 | #endif | |
486 | ||
230d42d4 JB |
487 | static void enable_datapath(struct s3c64xx_spi_driver_data *sdd, |
488 | struct spi_device *spi, | |
489 | struct spi_transfer *xfer, int dma_mode) | |
490 | { | |
230d42d4 JB |
491 | void __iomem *regs = sdd->regs; |
492 | u32 modecfg, chcfg; | |
493 | ||
494 | modecfg = readl(regs + S3C64XX_SPI_MODE_CFG); | |
495 | modecfg &= ~(S3C64XX_SPI_MODE_TXDMA_ON | S3C64XX_SPI_MODE_RXDMA_ON); | |
496 | ||
497 | chcfg = readl(regs + S3C64XX_SPI_CH_CFG); | |
498 | chcfg &= ~S3C64XX_SPI_CH_TXCH_ON; | |
499 | ||
500 | if (dma_mode) { | |
501 | chcfg &= ~S3C64XX_SPI_CH_RXCH_ON; | |
502 | } else { | |
503 | /* Always shift in data in FIFO, even if xfer is Tx only, | |
504 | * this helps setting PCKT_CNT value for generating clocks | |
505 | * as exactly needed. | |
506 | */ | |
507 | chcfg |= S3C64XX_SPI_CH_RXCH_ON; | |
508 | writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff) | |
509 | | S3C64XX_SPI_PACKET_CNT_EN, | |
510 | regs + S3C64XX_SPI_PACKET_CNT); | |
511 | } | |
512 | ||
513 | if (xfer->tx_buf != NULL) { | |
514 | sdd->state |= TXBUSY; | |
515 | chcfg |= S3C64XX_SPI_CH_TXCH_ON; | |
516 | if (dma_mode) { | |
517 | modecfg |= S3C64XX_SPI_MODE_TXDMA_ON; | |
82ab8cd7 | 518 | prepare_dma(&sdd->tx_dma, xfer->len, xfer->tx_dma); |
230d42d4 | 519 | } else { |
0c92ecf1 JB |
520 | switch (sdd->cur_bpw) { |
521 | case 32: | |
522 | iowrite32_rep(regs + S3C64XX_SPI_TX_DATA, | |
523 | xfer->tx_buf, xfer->len / 4); | |
524 | break; | |
525 | case 16: | |
526 | iowrite16_rep(regs + S3C64XX_SPI_TX_DATA, | |
527 | xfer->tx_buf, xfer->len / 2); | |
528 | break; | |
529 | default: | |
530 | iowrite8_rep(regs + S3C64XX_SPI_TX_DATA, | |
531 | xfer->tx_buf, xfer->len); | |
532 | break; | |
533 | } | |
230d42d4 JB |
534 | } |
535 | } | |
536 | ||
537 | if (xfer->rx_buf != NULL) { | |
538 | sdd->state |= RXBUSY; | |
539 | ||
a5238e36 | 540 | if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL |
230d42d4 JB |
541 | && !(sdd->cur_mode & SPI_CPHA)) |
542 | chcfg |= S3C64XX_SPI_CH_HS_EN; | |
543 | ||
544 | if (dma_mode) { | |
545 | modecfg |= S3C64XX_SPI_MODE_RXDMA_ON; | |
546 | chcfg |= S3C64XX_SPI_CH_RXCH_ON; | |
547 | writel(((xfer->len * 8 / sdd->cur_bpw) & 0xffff) | |
548 | | S3C64XX_SPI_PACKET_CNT_EN, | |
549 | regs + S3C64XX_SPI_PACKET_CNT); | |
82ab8cd7 | 550 | prepare_dma(&sdd->rx_dma, xfer->len, xfer->rx_dma); |
230d42d4 JB |
551 | } |
552 | } | |
553 | ||
554 | writel(modecfg, regs + S3C64XX_SPI_MODE_CFG); | |
555 | writel(chcfg, regs + S3C64XX_SPI_CH_CFG); | |
556 | } | |
557 | ||
558 | static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd, | |
559 | struct spi_device *spi) | |
560 | { | |
561 | struct s3c64xx_spi_csinfo *cs; | |
562 | ||
563 | if (sdd->tgl_spi != NULL) { /* If last device toggled after mssg */ | |
564 | if (sdd->tgl_spi != spi) { /* if last mssg on diff device */ | |
565 | /* Deselect the last toggled device */ | |
566 | cs = sdd->tgl_spi->controller_data; | |
3146beec G |
567 | if (sdd->cs_gpio) |
568 | gpio_set_value(cs->line, | |
569 | spi->mode & SPI_CS_HIGH ? 0 : 1); | |
230d42d4 JB |
570 | } |
571 | sdd->tgl_spi = NULL; | |
572 | } | |
573 | ||
574 | cs = spi->controller_data; | |
3146beec G |
575 | if (sdd->cs_gpio) |
576 | gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0); | |
7e995556 G |
577 | |
578 | /* Start the signals */ | |
579 | writel(0, sdd->regs + S3C64XX_SPI_SLAVE_SEL); | |
580 | } | |
581 | ||
79617073 | 582 | static u32 s3c64xx_spi_wait_for_timeout(struct s3c64xx_spi_driver_data *sdd, |
7e995556 G |
583 | int timeout_ms) |
584 | { | |
585 | void __iomem *regs = sdd->regs; | |
586 | unsigned long val = 1; | |
587 | u32 status; | |
588 | ||
589 | /* max fifo depth available */ | |
590 | u32 max_fifo = (FIFO_LVL_MASK(sdd) >> 1) + 1; | |
591 | ||
592 | if (timeout_ms) | |
593 | val = msecs_to_loops(timeout_ms); | |
594 | ||
595 | do { | |
596 | status = readl(regs + S3C64XX_SPI_STATUS); | |
597 | } while (RX_FIFO_LVL(status, sdd) < max_fifo && --val); | |
598 | ||
599 | /* return the actual received data length */ | |
600 | return RX_FIFO_LVL(status, sdd); | |
230d42d4 JB |
601 | } |
602 | ||
603 | static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, | |
604 | struct spi_transfer *xfer, int dma_mode) | |
605 | { | |
230d42d4 JB |
606 | void __iomem *regs = sdd->regs; |
607 | unsigned long val; | |
608 | int ms; | |
609 | ||
610 | /* millisecs to xfer 'len' bytes @ 'cur_speed' */ | |
611 | ms = xfer->len * 8 * 1000 / sdd->cur_speed; | |
9d8f86b5 | 612 | ms += 10; /* some tolerance */ |
230d42d4 JB |
613 | |
614 | if (dma_mode) { | |
615 | val = msecs_to_jiffies(ms) + 10; | |
616 | val = wait_for_completion_timeout(&sdd->xfer_completion, val); | |
617 | } else { | |
c3f139b6 | 618 | u32 status; |
230d42d4 JB |
619 | val = msecs_to_loops(ms); |
620 | do { | |
c3f139b6 | 621 | status = readl(regs + S3C64XX_SPI_STATUS); |
a5238e36 | 622 | } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val); |
230d42d4 JB |
623 | } |
624 | ||
230d42d4 JB |
625 | if (dma_mode) { |
626 | u32 status; | |
627 | ||
628 | /* | |
7e995556 G |
629 | * If the previous xfer was completed within timeout, then |
630 | * proceed further else return -EIO. | |
230d42d4 JB |
631 | * DmaTx returns after simply writing data in the FIFO, |
632 | * w/o waiting for real transmission on the bus to finish. | |
633 | * DmaRx returns only after Dma read data from FIFO which | |
634 | * needs bus transmission to finish, so we don't worry if | |
635 | * Xfer involved Rx(with or without Tx). | |
636 | */ | |
7e995556 | 637 | if (val && !xfer->rx_buf) { |
230d42d4 JB |
638 | val = msecs_to_loops(10); |
639 | status = readl(regs + S3C64XX_SPI_STATUS); | |
a5238e36 TA |
640 | while ((TX_FIFO_LVL(status, sdd) |
641 | || !S3C64XX_SPI_ST_TX_DONE(status, sdd)) | |
230d42d4 JB |
642 | && --val) { |
643 | cpu_relax(); | |
644 | status = readl(regs + S3C64XX_SPI_STATUS); | |
645 | } | |
646 | ||
230d42d4 | 647 | } |
7e995556 G |
648 | |
649 | /* If timed out while checking rx/tx status return error */ | |
650 | if (!val) | |
651 | return -EIO; | |
230d42d4 | 652 | } else { |
7e995556 G |
653 | int loops; |
654 | u32 cpy_len; | |
655 | u8 *buf; | |
656 | ||
230d42d4 | 657 | /* If it was only Tx */ |
7e995556 | 658 | if (!xfer->rx_buf) { |
230d42d4 JB |
659 | sdd->state &= ~TXBUSY; |
660 | return 0; | |
661 | } | |
662 | ||
7e995556 G |
663 | /* |
664 | * If the receive length is bigger than the controller fifo | |
665 | * size, calculate the loops and read the fifo as many times. | |
666 | * loops = length / max fifo size (calculated by using the | |
667 | * fifo mask). | |
668 | * For any size less than the fifo size the below code is | |
669 | * executed atleast once. | |
670 | */ | |
671 | loops = xfer->len / ((FIFO_LVL_MASK(sdd) >> 1) + 1); | |
672 | buf = xfer->rx_buf; | |
673 | do { | |
674 | /* wait for data to be received in the fifo */ | |
79617073 MB |
675 | cpy_len = s3c64xx_spi_wait_for_timeout(sdd, |
676 | (loops ? ms : 0)); | |
7e995556 G |
677 | |
678 | switch (sdd->cur_bpw) { | |
679 | case 32: | |
680 | ioread32_rep(regs + S3C64XX_SPI_RX_DATA, | |
681 | buf, cpy_len / 4); | |
682 | break; | |
683 | case 16: | |
684 | ioread16_rep(regs + S3C64XX_SPI_RX_DATA, | |
685 | buf, cpy_len / 2); | |
686 | break; | |
687 | default: | |
688 | ioread8_rep(regs + S3C64XX_SPI_RX_DATA, | |
689 | buf, cpy_len); | |
690 | break; | |
691 | } | |
692 | ||
693 | buf = buf + cpy_len; | |
694 | } while (loops--); | |
230d42d4 JB |
695 | sdd->state &= ~RXBUSY; |
696 | } | |
697 | ||
698 | return 0; | |
699 | } | |
700 | ||
701 | static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd, | |
702 | struct spi_device *spi) | |
703 | { | |
704 | struct s3c64xx_spi_csinfo *cs = spi->controller_data; | |
705 | ||
706 | if (sdd->tgl_spi == spi) | |
707 | sdd->tgl_spi = NULL; | |
708 | ||
3146beec G |
709 | if (sdd->cs_gpio) |
710 | gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1); | |
7e995556 G |
711 | |
712 | /* Quiese the signals */ | |
713 | writel(S3C64XX_SPI_SLAVE_SIG_INACT, sdd->regs + S3C64XX_SPI_SLAVE_SEL); | |
230d42d4 JB |
714 | } |
715 | ||
716 | static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) | |
717 | { | |
230d42d4 JB |
718 | void __iomem *regs = sdd->regs; |
719 | u32 val; | |
720 | ||
721 | /* Disable Clock */ | |
a5238e36 | 722 | if (sdd->port_conf->clk_from_cmu) { |
9f667bff | 723 | clk_disable_unprepare(sdd->src_clk); |
b42a81ca JB |
724 | } else { |
725 | val = readl(regs + S3C64XX_SPI_CLK_CFG); | |
726 | val &= ~S3C64XX_SPI_ENCLK_ENABLE; | |
727 | writel(val, regs + S3C64XX_SPI_CLK_CFG); | |
728 | } | |
230d42d4 JB |
729 | |
730 | /* Set Polarity and Phase */ | |
731 | val = readl(regs + S3C64XX_SPI_CH_CFG); | |
732 | val &= ~(S3C64XX_SPI_CH_SLAVE | | |
733 | S3C64XX_SPI_CPOL_L | | |
734 | S3C64XX_SPI_CPHA_B); | |
735 | ||
736 | if (sdd->cur_mode & SPI_CPOL) | |
737 | val |= S3C64XX_SPI_CPOL_L; | |
738 | ||
739 | if (sdd->cur_mode & SPI_CPHA) | |
740 | val |= S3C64XX_SPI_CPHA_B; | |
741 | ||
742 | writel(val, regs + S3C64XX_SPI_CH_CFG); | |
743 | ||
744 | /* Set Channel & DMA Mode */ | |
745 | val = readl(regs + S3C64XX_SPI_MODE_CFG); | |
746 | val &= ~(S3C64XX_SPI_MODE_BUS_TSZ_MASK | |
747 | | S3C64XX_SPI_MODE_CH_TSZ_MASK); | |
748 | ||
749 | switch (sdd->cur_bpw) { | |
750 | case 32: | |
751 | val |= S3C64XX_SPI_MODE_BUS_TSZ_WORD; | |
0c92ecf1 | 752 | val |= S3C64XX_SPI_MODE_CH_TSZ_WORD; |
230d42d4 JB |
753 | break; |
754 | case 16: | |
755 | val |= S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD; | |
0c92ecf1 | 756 | val |= S3C64XX_SPI_MODE_CH_TSZ_HALFWORD; |
230d42d4 JB |
757 | break; |
758 | default: | |
759 | val |= S3C64XX_SPI_MODE_BUS_TSZ_BYTE; | |
0c92ecf1 | 760 | val |= S3C64XX_SPI_MODE_CH_TSZ_BYTE; |
230d42d4 JB |
761 | break; |
762 | } | |
230d42d4 JB |
763 | |
764 | writel(val, regs + S3C64XX_SPI_MODE_CFG); | |
765 | ||
a5238e36 | 766 | if (sdd->port_conf->clk_from_cmu) { |
b42a81ca JB |
767 | /* Configure Clock */ |
768 | /* There is half-multiplier before the SPI */ | |
769 | clk_set_rate(sdd->src_clk, sdd->cur_speed * 2); | |
770 | /* Enable Clock */ | |
9f667bff | 771 | clk_prepare_enable(sdd->src_clk); |
b42a81ca JB |
772 | } else { |
773 | /* Configure Clock */ | |
774 | val = readl(regs + S3C64XX_SPI_CLK_CFG); | |
775 | val &= ~S3C64XX_SPI_PSR_MASK; | |
776 | val |= ((clk_get_rate(sdd->src_clk) / sdd->cur_speed / 2 - 1) | |
777 | & S3C64XX_SPI_PSR_MASK); | |
778 | writel(val, regs + S3C64XX_SPI_CLK_CFG); | |
779 | ||
780 | /* Enable Clock */ | |
781 | val = readl(regs + S3C64XX_SPI_CLK_CFG); | |
782 | val |= S3C64XX_SPI_ENCLK_ENABLE; | |
783 | writel(val, regs + S3C64XX_SPI_CLK_CFG); | |
784 | } | |
230d42d4 JB |
785 | } |
786 | ||
230d42d4 JB |
787 | #define XFER_DMAADDR_INVALID DMA_BIT_MASK(32) |
788 | ||
789 | static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, | |
790 | struct spi_message *msg) | |
791 | { | |
792 | struct device *dev = &sdd->pdev->dev; | |
793 | struct spi_transfer *xfer; | |
794 | ||
7e995556 | 795 | if (is_polling(sdd) || msg->is_dma_mapped) |
230d42d4 JB |
796 | return 0; |
797 | ||
798 | /* First mark all xfer unmapped */ | |
799 | list_for_each_entry(xfer, &msg->transfers, transfer_list) { | |
800 | xfer->rx_dma = XFER_DMAADDR_INVALID; | |
801 | xfer->tx_dma = XFER_DMAADDR_INVALID; | |
802 | } | |
803 | ||
804 | /* Map until end or first fail */ | |
805 | list_for_each_entry(xfer, &msg->transfers, transfer_list) { | |
806 | ||
a5238e36 | 807 | if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) |
e02ddd44 JB |
808 | continue; |
809 | ||
230d42d4 | 810 | if (xfer->tx_buf != NULL) { |
251ee478 JB |
811 | xfer->tx_dma = dma_map_single(dev, |
812 | (void *)xfer->tx_buf, xfer->len, | |
813 | DMA_TO_DEVICE); | |
230d42d4 JB |
814 | if (dma_mapping_error(dev, xfer->tx_dma)) { |
815 | dev_err(dev, "dma_map_single Tx failed\n"); | |
816 | xfer->tx_dma = XFER_DMAADDR_INVALID; | |
817 | return -ENOMEM; | |
818 | } | |
819 | } | |
820 | ||
821 | if (xfer->rx_buf != NULL) { | |
822 | xfer->rx_dma = dma_map_single(dev, xfer->rx_buf, | |
823 | xfer->len, DMA_FROM_DEVICE); | |
824 | if (dma_mapping_error(dev, xfer->rx_dma)) { | |
825 | dev_err(dev, "dma_map_single Rx failed\n"); | |
826 | dma_unmap_single(dev, xfer->tx_dma, | |
827 | xfer->len, DMA_TO_DEVICE); | |
828 | xfer->tx_dma = XFER_DMAADDR_INVALID; | |
829 | xfer->rx_dma = XFER_DMAADDR_INVALID; | |
830 | return -ENOMEM; | |
831 | } | |
832 | } | |
833 | } | |
834 | ||
835 | return 0; | |
836 | } | |
837 | ||
838 | static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd, | |
839 | struct spi_message *msg) | |
840 | { | |
841 | struct device *dev = &sdd->pdev->dev; | |
842 | struct spi_transfer *xfer; | |
843 | ||
7e995556 | 844 | if (is_polling(sdd) || msg->is_dma_mapped) |
230d42d4 JB |
845 | return; |
846 | ||
847 | list_for_each_entry(xfer, &msg->transfers, transfer_list) { | |
848 | ||
a5238e36 | 849 | if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) |
e02ddd44 JB |
850 | continue; |
851 | ||
230d42d4 JB |
852 | if (xfer->rx_buf != NULL |
853 | && xfer->rx_dma != XFER_DMAADDR_INVALID) | |
854 | dma_unmap_single(dev, xfer->rx_dma, | |
855 | xfer->len, DMA_FROM_DEVICE); | |
856 | ||
857 | if (xfer->tx_buf != NULL | |
858 | && xfer->tx_dma != XFER_DMAADDR_INVALID) | |
859 | dma_unmap_single(dev, xfer->tx_dma, | |
860 | xfer->len, DMA_TO_DEVICE); | |
861 | } | |
862 | } | |
863 | ||
ad2a99af MB |
864 | static int s3c64xx_spi_transfer_one_message(struct spi_master *master, |
865 | struct spi_message *msg) | |
230d42d4 | 866 | { |
ad2a99af | 867 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); |
230d42d4 JB |
868 | struct spi_device *spi = msg->spi; |
869 | struct s3c64xx_spi_csinfo *cs = spi->controller_data; | |
870 | struct spi_transfer *xfer; | |
871 | int status = 0, cs_toggle = 0; | |
872 | u32 speed; | |
873 | u8 bpw; | |
874 | ||
875 | /* If Master's(controller) state differs from that needed by Slave */ | |
876 | if (sdd->cur_speed != spi->max_speed_hz | |
877 | || sdd->cur_mode != spi->mode | |
878 | || sdd->cur_bpw != spi->bits_per_word) { | |
879 | sdd->cur_bpw = spi->bits_per_word; | |
880 | sdd->cur_speed = spi->max_speed_hz; | |
881 | sdd->cur_mode = spi->mode; | |
882 | s3c64xx_spi_config(sdd); | |
883 | } | |
884 | ||
885 | /* Map all the transfers if needed */ | |
886 | if (s3c64xx_spi_map_mssg(sdd, msg)) { | |
887 | dev_err(&spi->dev, | |
888 | "Xfer: Unable to map message buffers!\n"); | |
889 | status = -ENOMEM; | |
890 | goto out; | |
891 | } | |
892 | ||
893 | /* Configure feedback delay */ | |
894 | writel(cs->fb_delay & 0x3, sdd->regs + S3C64XX_SPI_FB_CLK); | |
895 | ||
896 | list_for_each_entry(xfer, &msg->transfers, transfer_list) { | |
897 | ||
898 | unsigned long flags; | |
899 | int use_dma; | |
900 | ||
901 | INIT_COMPLETION(sdd->xfer_completion); | |
902 | ||
903 | /* Only BPW and Speed may change across transfers */ | |
766ed704 | 904 | bpw = xfer->bits_per_word; |
230d42d4 JB |
905 | speed = xfer->speed_hz ? : spi->max_speed_hz; |
906 | ||
0c92ecf1 JB |
907 | if (xfer->len % (bpw / 8)) { |
908 | dev_err(&spi->dev, | |
909 | "Xfer length(%u) not a multiple of word size(%u)\n", | |
910 | xfer->len, bpw / 8); | |
911 | status = -EIO; | |
912 | goto out; | |
913 | } | |
914 | ||
230d42d4 JB |
915 | if (bpw != sdd->cur_bpw || speed != sdd->cur_speed) { |
916 | sdd->cur_bpw = bpw; | |
917 | sdd->cur_speed = speed; | |
918 | s3c64xx_spi_config(sdd); | |
919 | } | |
920 | ||
921 | /* Polling method for xfers not bigger than FIFO capacity */ | |
78843727 | 922 | use_dma = 0; |
7e995556 G |
923 | if (!is_polling(sdd) && |
924 | (sdd->rx_dma.ch && sdd->tx_dma.ch && | |
925 | (xfer->len > ((FIFO_LVL_MASK(sdd) >> 1) + 1)))) | |
230d42d4 JB |
926 | use_dma = 1; |
927 | ||
928 | spin_lock_irqsave(&sdd->lock, flags); | |
929 | ||
930 | /* Pending only which is to be done */ | |
931 | sdd->state &= ~RXBUSY; | |
932 | sdd->state &= ~TXBUSY; | |
933 | ||
934 | enable_datapath(sdd, spi, xfer, use_dma); | |
935 | ||
936 | /* Slave Select */ | |
937 | enable_cs(sdd, spi); | |
938 | ||
230d42d4 JB |
939 | spin_unlock_irqrestore(&sdd->lock, flags); |
940 | ||
941 | status = wait_for_xfer(sdd, xfer, use_dma); | |
942 | ||
230d42d4 | 943 | if (status) { |
75bf3361 | 944 | dev_err(&spi->dev, "I/O Error: rx-%d tx-%d res:rx-%c tx-%c len-%d\n", |
230d42d4 JB |
945 | xfer->rx_buf ? 1 : 0, xfer->tx_buf ? 1 : 0, |
946 | (sdd->state & RXBUSY) ? 'f' : 'p', | |
947 | (sdd->state & TXBUSY) ? 'f' : 'p', | |
948 | xfer->len); | |
949 | ||
950 | if (use_dma) { | |
951 | if (xfer->tx_buf != NULL | |
952 | && (sdd->state & TXBUSY)) | |
78843727 | 953 | s3c64xx_spi_dma_stop(sdd, &sdd->tx_dma); |
230d42d4 JB |
954 | if (xfer->rx_buf != NULL |
955 | && (sdd->state & RXBUSY)) | |
78843727 | 956 | s3c64xx_spi_dma_stop(sdd, &sdd->rx_dma); |
230d42d4 JB |
957 | } |
958 | ||
959 | goto out; | |
960 | } | |
961 | ||
67651b29 MB |
962 | flush_fifo(sdd); |
963 | ||
230d42d4 JB |
964 | if (xfer->delay_usecs) |
965 | udelay(xfer->delay_usecs); | |
966 | ||
967 | if (xfer->cs_change) { | |
968 | /* Hint that the next mssg is gonna be | |
969 | for the same device */ | |
970 | if (list_is_last(&xfer->transfer_list, | |
971 | &msg->transfers)) | |
972 | cs_toggle = 1; | |
230d42d4 JB |
973 | } |
974 | ||
975 | msg->actual_length += xfer->len; | |
230d42d4 JB |
976 | } |
977 | ||
978 | out: | |
979 | if (!cs_toggle || status) | |
980 | disable_cs(sdd, spi); | |
981 | else | |
982 | sdd->tgl_spi = spi; | |
983 | ||
984 | s3c64xx_spi_unmap_mssg(sdd, msg); | |
985 | ||
986 | msg->status = status; | |
987 | ||
ad2a99af MB |
988 | spi_finalize_current_message(master); |
989 | ||
990 | return 0; | |
230d42d4 JB |
991 | } |
992 | ||
2b908075 | 993 | static struct s3c64xx_spi_csinfo *s3c64xx_get_slave_ctrldata( |
2b908075 TA |
994 | struct spi_device *spi) |
995 | { | |
996 | struct s3c64xx_spi_csinfo *cs; | |
4732cc63 | 997 | struct device_node *slave_np, *data_np = NULL; |
3146beec | 998 | struct s3c64xx_spi_driver_data *sdd; |
2b908075 TA |
999 | u32 fb_delay = 0; |
1000 | ||
3146beec | 1001 | sdd = spi_master_get_devdata(spi->master); |
2b908075 TA |
1002 | slave_np = spi->dev.of_node; |
1003 | if (!slave_np) { | |
1004 | dev_err(&spi->dev, "device node not found\n"); | |
1005 | return ERR_PTR(-EINVAL); | |
1006 | } | |
1007 | ||
06455bbc | 1008 | data_np = of_get_child_by_name(slave_np, "controller-data"); |
2b908075 TA |
1009 | if (!data_np) { |
1010 | dev_err(&spi->dev, "child node 'controller-data' not found\n"); | |
1011 | return ERR_PTR(-EINVAL); | |
1012 | } | |
1013 | ||
1014 | cs = kzalloc(sizeof(*cs), GFP_KERNEL); | |
1015 | if (!cs) { | |
75bf3361 | 1016 | dev_err(&spi->dev, "could not allocate memory for controller data\n"); |
06455bbc | 1017 | of_node_put(data_np); |
2b908075 TA |
1018 | return ERR_PTR(-ENOMEM); |
1019 | } | |
1020 | ||
3146beec G |
1021 | /* The CS line is asserted/deasserted by the gpio pin */ |
1022 | if (sdd->cs_gpio) | |
1023 | cs->line = of_get_named_gpio(data_np, "cs-gpio", 0); | |
1024 | ||
2b908075 | 1025 | if (!gpio_is_valid(cs->line)) { |
75bf3361 | 1026 | dev_err(&spi->dev, "chip select gpio is not specified or invalid\n"); |
2b908075 | 1027 | kfree(cs); |
06455bbc | 1028 | of_node_put(data_np); |
2b908075 TA |
1029 | return ERR_PTR(-EINVAL); |
1030 | } | |
1031 | ||
1032 | of_property_read_u32(data_np, "samsung,spi-feedback-delay", &fb_delay); | |
1033 | cs->fb_delay = fb_delay; | |
06455bbc | 1034 | of_node_put(data_np); |
2b908075 TA |
1035 | return cs; |
1036 | } | |
1037 | ||
230d42d4 JB |
1038 | /* |
1039 | * Here we only check the validity of requested configuration | |
1040 | * and save the configuration in a local data-structure. | |
1041 | * The controller is actually configured only just before we | |
1042 | * get a message to transfer. | |
1043 | */ | |
1044 | static int s3c64xx_spi_setup(struct spi_device *spi) | |
1045 | { | |
1046 | struct s3c64xx_spi_csinfo *cs = spi->controller_data; | |
1047 | struct s3c64xx_spi_driver_data *sdd; | |
ad7de729 | 1048 | struct s3c64xx_spi_info *sci; |
2b908075 | 1049 | int err; |
230d42d4 | 1050 | |
2b908075 TA |
1051 | sdd = spi_master_get_devdata(spi->master); |
1052 | if (!cs && spi->dev.of_node) { | |
5c725b34 | 1053 | cs = s3c64xx_get_slave_ctrldata(spi); |
2b908075 TA |
1054 | spi->controller_data = cs; |
1055 | } | |
1056 | ||
1057 | if (IS_ERR_OR_NULL(cs)) { | |
230d42d4 JB |
1058 | dev_err(&spi->dev, "No CS for SPI(%d)\n", spi->chip_select); |
1059 | return -ENODEV; | |
1060 | } | |
1061 | ||
0149871c TF |
1062 | if (!spi_get_ctldata(spi)) { |
1063 | /* Request gpio only if cs line is asserted by gpio pins */ | |
1064 | if (sdd->cs_gpio) { | |
1065 | err = gpio_request_one(cs->line, GPIOF_OUT_INIT_HIGH, | |
1066 | dev_name(&spi->dev)); | |
1067 | if (err) { | |
1068 | dev_err(&spi->dev, | |
1069 | "Failed to get /CS gpio [%d]: %d\n", | |
1070 | cs->line, err); | |
1071 | goto err_gpio_req; | |
1072 | } | |
1c20c200 | 1073 | } |
1c20c200 | 1074 | |
3146beec | 1075 | spi_set_ctldata(spi, cs); |
230d42d4 JB |
1076 | } |
1077 | ||
230d42d4 | 1078 | sci = sdd->cntrlr_info; |
230d42d4 | 1079 | |
b97b6621 MB |
1080 | pm_runtime_get_sync(&sdd->pdev->dev); |
1081 | ||
230d42d4 | 1082 | /* Check if we can provide the requested rate */ |
a5238e36 | 1083 | if (!sdd->port_conf->clk_from_cmu) { |
b42a81ca JB |
1084 | u32 psr, speed; |
1085 | ||
1086 | /* Max possible */ | |
1087 | speed = clk_get_rate(sdd->src_clk) / 2 / (0 + 1); | |
1088 | ||
1089 | if (spi->max_speed_hz > speed) | |
1090 | spi->max_speed_hz = speed; | |
1091 | ||
1092 | psr = clk_get_rate(sdd->src_clk) / 2 / spi->max_speed_hz - 1; | |
1093 | psr &= S3C64XX_SPI_PSR_MASK; | |
1094 | if (psr == S3C64XX_SPI_PSR_MASK) | |
1095 | psr--; | |
1096 | ||
1097 | speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1); | |
1098 | if (spi->max_speed_hz < speed) { | |
1099 | if (psr+1 < S3C64XX_SPI_PSR_MASK) { | |
1100 | psr++; | |
1101 | } else { | |
1102 | err = -EINVAL; | |
1103 | goto setup_exit; | |
1104 | } | |
1105 | } | |
230d42d4 | 1106 | |
b42a81ca | 1107 | speed = clk_get_rate(sdd->src_clk) / 2 / (psr + 1); |
2b908075 | 1108 | if (spi->max_speed_hz >= speed) { |
b42a81ca | 1109 | spi->max_speed_hz = speed; |
2b908075 | 1110 | } else { |
e1b0f0df MB |
1111 | dev_err(&spi->dev, "Can't set %dHz transfer speed\n", |
1112 | spi->max_speed_hz); | |
230d42d4 | 1113 | err = -EINVAL; |
2b908075 TA |
1114 | goto setup_exit; |
1115 | } | |
230d42d4 JB |
1116 | } |
1117 | ||
b97b6621 | 1118 | pm_runtime_put(&sdd->pdev->dev); |
2b908075 TA |
1119 | disable_cs(sdd, spi); |
1120 | return 0; | |
b97b6621 | 1121 | |
230d42d4 | 1122 | setup_exit: |
230d42d4 JB |
1123 | /* setup() returns with device de-selected */ |
1124 | disable_cs(sdd, spi); | |
1125 | ||
2b908075 TA |
1126 | gpio_free(cs->line); |
1127 | spi_set_ctldata(spi, NULL); | |
1128 | ||
1129 | err_gpio_req: | |
5bee3b94 SN |
1130 | if (spi->dev.of_node) |
1131 | kfree(cs); | |
2b908075 | 1132 | |
230d42d4 JB |
1133 | return err; |
1134 | } | |
1135 | ||
1c20c200 TA |
1136 | static void s3c64xx_spi_cleanup(struct spi_device *spi) |
1137 | { | |
1138 | struct s3c64xx_spi_csinfo *cs = spi_get_ctldata(spi); | |
3146beec | 1139 | struct s3c64xx_spi_driver_data *sdd; |
1c20c200 | 1140 | |
3146beec G |
1141 | sdd = spi_master_get_devdata(spi->master); |
1142 | if (cs && sdd->cs_gpio) { | |
1c20c200 | 1143 | gpio_free(cs->line); |
2b908075 TA |
1144 | if (spi->dev.of_node) |
1145 | kfree(cs); | |
1146 | } | |
1c20c200 TA |
1147 | spi_set_ctldata(spi, NULL); |
1148 | } | |
1149 | ||
c2573128 MB |
1150 | static irqreturn_t s3c64xx_spi_irq(int irq, void *data) |
1151 | { | |
1152 | struct s3c64xx_spi_driver_data *sdd = data; | |
1153 | struct spi_master *spi = sdd->master; | |
375981f2 | 1154 | unsigned int val, clr = 0; |
c2573128 | 1155 | |
375981f2 | 1156 | val = readl(sdd->regs + S3C64XX_SPI_STATUS); |
c2573128 | 1157 | |
375981f2 G |
1158 | if (val & S3C64XX_SPI_ST_RX_OVERRUN_ERR) { |
1159 | clr = S3C64XX_SPI_PND_RX_OVERRUN_CLR; | |
c2573128 | 1160 | dev_err(&spi->dev, "RX overrun\n"); |
375981f2 G |
1161 | } |
1162 | if (val & S3C64XX_SPI_ST_RX_UNDERRUN_ERR) { | |
1163 | clr |= S3C64XX_SPI_PND_RX_UNDERRUN_CLR; | |
c2573128 | 1164 | dev_err(&spi->dev, "RX underrun\n"); |
375981f2 G |
1165 | } |
1166 | if (val & S3C64XX_SPI_ST_TX_OVERRUN_ERR) { | |
1167 | clr |= S3C64XX_SPI_PND_TX_OVERRUN_CLR; | |
c2573128 | 1168 | dev_err(&spi->dev, "TX overrun\n"); |
375981f2 G |
1169 | } |
1170 | if (val & S3C64XX_SPI_ST_TX_UNDERRUN_ERR) { | |
1171 | clr |= S3C64XX_SPI_PND_TX_UNDERRUN_CLR; | |
c2573128 | 1172 | dev_err(&spi->dev, "TX underrun\n"); |
375981f2 G |
1173 | } |
1174 | ||
1175 | /* Clear the pending irq by setting and then clearing it */ | |
1176 | writel(clr, sdd->regs + S3C64XX_SPI_PENDING_CLR); | |
1177 | writel(0, sdd->regs + S3C64XX_SPI_PENDING_CLR); | |
c2573128 MB |
1178 | |
1179 | return IRQ_HANDLED; | |
1180 | } | |
1181 | ||
230d42d4 JB |
1182 | static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) |
1183 | { | |
ad7de729 | 1184 | struct s3c64xx_spi_info *sci = sdd->cntrlr_info; |
230d42d4 JB |
1185 | void __iomem *regs = sdd->regs; |
1186 | unsigned int val; | |
1187 | ||
1188 | sdd->cur_speed = 0; | |
1189 | ||
5fc3e831 | 1190 | writel(S3C64XX_SPI_SLAVE_SIG_INACT, sdd->regs + S3C64XX_SPI_SLAVE_SEL); |
230d42d4 JB |
1191 | |
1192 | /* Disable Interrupts - we use Polling if not DMA mode */ | |
1193 | writel(0, regs + S3C64XX_SPI_INT_EN); | |
1194 | ||
a5238e36 | 1195 | if (!sdd->port_conf->clk_from_cmu) |
b42a81ca | 1196 | writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT, |
230d42d4 JB |
1197 | regs + S3C64XX_SPI_CLK_CFG); |
1198 | writel(0, regs + S3C64XX_SPI_MODE_CFG); | |
1199 | writel(0, regs + S3C64XX_SPI_PACKET_CNT); | |
1200 | ||
375981f2 G |
1201 | /* Clear any irq pending bits, should set and clear the bits */ |
1202 | val = S3C64XX_SPI_PND_RX_OVERRUN_CLR | | |
1203 | S3C64XX_SPI_PND_RX_UNDERRUN_CLR | | |
1204 | S3C64XX_SPI_PND_TX_OVERRUN_CLR | | |
1205 | S3C64XX_SPI_PND_TX_UNDERRUN_CLR; | |
1206 | writel(val, regs + S3C64XX_SPI_PENDING_CLR); | |
1207 | writel(0, regs + S3C64XX_SPI_PENDING_CLR); | |
230d42d4 JB |
1208 | |
1209 | writel(0, regs + S3C64XX_SPI_SWAP_CFG); | |
1210 | ||
1211 | val = readl(regs + S3C64XX_SPI_MODE_CFG); | |
1212 | val &= ~S3C64XX_SPI_MODE_4BURST; | |
1213 | val &= ~(S3C64XX_SPI_MAX_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF); | |
1214 | val |= (S3C64XX_SPI_TRAILCNT << S3C64XX_SPI_TRAILCNT_OFF); | |
1215 | writel(val, regs + S3C64XX_SPI_MODE_CFG); | |
1216 | ||
1217 | flush_fifo(sdd); | |
1218 | } | |
1219 | ||
2b908075 | 1220 | #ifdef CONFIG_OF |
75bf3361 | 1221 | static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev) |
2b908075 TA |
1222 | { |
1223 | struct s3c64xx_spi_info *sci; | |
1224 | u32 temp; | |
1225 | ||
1226 | sci = devm_kzalloc(dev, sizeof(*sci), GFP_KERNEL); | |
1227 | if (!sci) { | |
1228 | dev_err(dev, "memory allocation for spi_info failed\n"); | |
1229 | return ERR_PTR(-ENOMEM); | |
1230 | } | |
1231 | ||
1232 | if (of_property_read_u32(dev->of_node, "samsung,spi-src-clk", &temp)) { | |
75bf3361 | 1233 | dev_warn(dev, "spi bus clock parent not specified, using clock at index 0 as parent\n"); |
2b908075 TA |
1234 | sci->src_clk_nr = 0; |
1235 | } else { | |
1236 | sci->src_clk_nr = temp; | |
1237 | } | |
1238 | ||
1239 | if (of_property_read_u32(dev->of_node, "num-cs", &temp)) { | |
75bf3361 | 1240 | dev_warn(dev, "number of chip select lines not specified, assuming 1 chip select line\n"); |
2b908075 TA |
1241 | sci->num_cs = 1; |
1242 | } else { | |
1243 | sci->num_cs = temp; | |
1244 | } | |
1245 | ||
1246 | return sci; | |
1247 | } | |
1248 | #else | |
1249 | static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev) | |
1250 | { | |
8074cf06 | 1251 | return dev_get_platdata(dev); |
2b908075 | 1252 | } |
2b908075 TA |
1253 | #endif |
1254 | ||
1255 | static const struct of_device_id s3c64xx_spi_dt_match[]; | |
1256 | ||
a5238e36 TA |
1257 | static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config( |
1258 | struct platform_device *pdev) | |
1259 | { | |
2b908075 TA |
1260 | #ifdef CONFIG_OF |
1261 | if (pdev->dev.of_node) { | |
1262 | const struct of_device_id *match; | |
1263 | match = of_match_node(s3c64xx_spi_dt_match, pdev->dev.of_node); | |
1264 | return (struct s3c64xx_spi_port_config *)match->data; | |
1265 | } | |
1266 | #endif | |
a5238e36 TA |
1267 | return (struct s3c64xx_spi_port_config *) |
1268 | platform_get_device_id(pdev)->driver_data; | |
1269 | } | |
1270 | ||
2deff8d6 | 1271 | static int s3c64xx_spi_probe(struct platform_device *pdev) |
230d42d4 | 1272 | { |
2b908075 | 1273 | struct resource *mem_res; |
b5be04d3 | 1274 | struct resource *res; |
230d42d4 | 1275 | struct s3c64xx_spi_driver_data *sdd; |
8074cf06 | 1276 | struct s3c64xx_spi_info *sci = dev_get_platdata(&pdev->dev); |
230d42d4 | 1277 | struct spi_master *master; |
c2573128 | 1278 | int ret, irq; |
a24d850b | 1279 | char clk_name[16]; |
230d42d4 | 1280 | |
2b908075 TA |
1281 | if (!sci && pdev->dev.of_node) { |
1282 | sci = s3c64xx_spi_parse_dt(&pdev->dev); | |
1283 | if (IS_ERR(sci)) | |
1284 | return PTR_ERR(sci); | |
230d42d4 JB |
1285 | } |
1286 | ||
2b908075 | 1287 | if (!sci) { |
230d42d4 JB |
1288 | dev_err(&pdev->dev, "platform_data missing!\n"); |
1289 | return -ENODEV; | |
1290 | } | |
1291 | ||
230d42d4 JB |
1292 | mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
1293 | if (mem_res == NULL) { | |
1294 | dev_err(&pdev->dev, "Unable to get SPI MEM resource\n"); | |
1295 | return -ENXIO; | |
1296 | } | |
1297 | ||
c2573128 MB |
1298 | irq = platform_get_irq(pdev, 0); |
1299 | if (irq < 0) { | |
1300 | dev_warn(&pdev->dev, "Failed to get IRQ: %d\n", irq); | |
1301 | return irq; | |
1302 | } | |
1303 | ||
230d42d4 JB |
1304 | master = spi_alloc_master(&pdev->dev, |
1305 | sizeof(struct s3c64xx_spi_driver_data)); | |
1306 | if (master == NULL) { | |
1307 | dev_err(&pdev->dev, "Unable to allocate SPI Master\n"); | |
1308 | return -ENOMEM; | |
1309 | } | |
1310 | ||
230d42d4 JB |
1311 | platform_set_drvdata(pdev, master); |
1312 | ||
1313 | sdd = spi_master_get_devdata(master); | |
a5238e36 | 1314 | sdd->port_conf = s3c64xx_spi_get_port_config(pdev); |
230d42d4 JB |
1315 | sdd->master = master; |
1316 | sdd->cntrlr_info = sci; | |
1317 | sdd->pdev = pdev; | |
1318 | sdd->sfr_start = mem_res->start; | |
3146beec | 1319 | sdd->cs_gpio = true; |
2b908075 | 1320 | if (pdev->dev.of_node) { |
3146beec G |
1321 | if (!of_find_property(pdev->dev.of_node, "cs-gpio", NULL)) |
1322 | sdd->cs_gpio = false; | |
1323 | ||
2b908075 TA |
1324 | ret = of_alias_get_id(pdev->dev.of_node, "spi"); |
1325 | if (ret < 0) { | |
75bf3361 JH |
1326 | dev_err(&pdev->dev, "failed to get alias id, errno %d\n", |
1327 | ret); | |
2b908075 TA |
1328 | goto err0; |
1329 | } | |
1330 | sdd->port_id = ret; | |
1331 | } else { | |
1332 | sdd->port_id = pdev->id; | |
1333 | } | |
230d42d4 JB |
1334 | |
1335 | sdd->cur_bpw = 8; | |
1336 | ||
b5be04d3 PV |
1337 | if (!sdd->pdev->dev.of_node) { |
1338 | res = platform_get_resource(pdev, IORESOURCE_DMA, 0); | |
1339 | if (!res) { | |
db0606ec | 1340 | dev_warn(&pdev->dev, "Unable to get SPI tx dma resource. Switching to poll mode\n"); |
7e995556 G |
1341 | sdd->port_conf->quirks = S3C64XX_SPI_QUIRK_POLL; |
1342 | } else | |
1343 | sdd->tx_dma.dmach = res->start; | |
b5be04d3 PV |
1344 | |
1345 | res = platform_get_resource(pdev, IORESOURCE_DMA, 1); | |
1346 | if (!res) { | |
db0606ec | 1347 | dev_warn(&pdev->dev, "Unable to get SPI rx dma resource. Switching to poll mode\n"); |
7e995556 G |
1348 | sdd->port_conf->quirks = S3C64XX_SPI_QUIRK_POLL; |
1349 | } else | |
1350 | sdd->rx_dma.dmach = res->start; | |
b5be04d3 | 1351 | } |
2b908075 | 1352 | |
b5be04d3 PV |
1353 | sdd->tx_dma.direction = DMA_MEM_TO_DEV; |
1354 | sdd->rx_dma.direction = DMA_DEV_TO_MEM; | |
2b908075 TA |
1355 | |
1356 | master->dev.of_node = pdev->dev.of_node; | |
a5238e36 | 1357 | master->bus_num = sdd->port_id; |
230d42d4 | 1358 | master->setup = s3c64xx_spi_setup; |
1c20c200 | 1359 | master->cleanup = s3c64xx_spi_cleanup; |
ad2a99af MB |
1360 | master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer; |
1361 | master->transfer_one_message = s3c64xx_spi_transfer_one_message; | |
1362 | master->unprepare_transfer_hardware = s3c64xx_spi_unprepare_transfer; | |
230d42d4 JB |
1363 | master->num_chipselect = sci->num_cs; |
1364 | master->dma_alignment = 8; | |
24778be2 SW |
1365 | master->bits_per_word_mask = SPI_BPW_MASK(32) | SPI_BPW_MASK(16) | |
1366 | SPI_BPW_MASK(8); | |
230d42d4 JB |
1367 | /* the spi->mode bits understood by this driver: */ |
1368 | master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH; | |
fc0f81b7 | 1369 | master->auto_runtime_pm = true; |
230d42d4 | 1370 | |
b0ee5605 TR |
1371 | sdd->regs = devm_ioremap_resource(&pdev->dev, mem_res); |
1372 | if (IS_ERR(sdd->regs)) { | |
1373 | ret = PTR_ERR(sdd->regs); | |
4eb77006 | 1374 | goto err0; |
230d42d4 JB |
1375 | } |
1376 | ||
00ab5392 | 1377 | if (sci->cfg_gpio && sci->cfg_gpio()) { |
230d42d4 JB |
1378 | dev_err(&pdev->dev, "Unable to config gpio\n"); |
1379 | ret = -EBUSY; | |
4eb77006 | 1380 | goto err0; |
230d42d4 JB |
1381 | } |
1382 | ||
1383 | /* Setup clocks */ | |
4eb77006 | 1384 | sdd->clk = devm_clk_get(&pdev->dev, "spi"); |
230d42d4 JB |
1385 | if (IS_ERR(sdd->clk)) { |
1386 | dev_err(&pdev->dev, "Unable to acquire clock 'spi'\n"); | |
1387 | ret = PTR_ERR(sdd->clk); | |
00ab5392 | 1388 | goto err0; |
230d42d4 JB |
1389 | } |
1390 | ||
9f667bff | 1391 | if (clk_prepare_enable(sdd->clk)) { |
230d42d4 JB |
1392 | dev_err(&pdev->dev, "Couldn't enable clock 'spi'\n"); |
1393 | ret = -EBUSY; | |
00ab5392 | 1394 | goto err0; |
230d42d4 JB |
1395 | } |
1396 | ||
a24d850b | 1397 | sprintf(clk_name, "spi_busclk%d", sci->src_clk_nr); |
4eb77006 | 1398 | sdd->src_clk = devm_clk_get(&pdev->dev, clk_name); |
b0d5d6e5 | 1399 | if (IS_ERR(sdd->src_clk)) { |
230d42d4 | 1400 | dev_err(&pdev->dev, |
a24d850b | 1401 | "Unable to acquire clock '%s'\n", clk_name); |
b0d5d6e5 | 1402 | ret = PTR_ERR(sdd->src_clk); |
4eb77006 | 1403 | goto err2; |
230d42d4 JB |
1404 | } |
1405 | ||
9f667bff | 1406 | if (clk_prepare_enable(sdd->src_clk)) { |
a24d850b | 1407 | dev_err(&pdev->dev, "Couldn't enable clock '%s'\n", clk_name); |
230d42d4 | 1408 | ret = -EBUSY; |
4eb77006 | 1409 | goto err2; |
230d42d4 JB |
1410 | } |
1411 | ||
230d42d4 | 1412 | /* Setup Deufult Mode */ |
a5238e36 | 1413 | s3c64xx_spi_hwinit(sdd, sdd->port_id); |
230d42d4 JB |
1414 | |
1415 | spin_lock_init(&sdd->lock); | |
1416 | init_completion(&sdd->xfer_completion); | |
230d42d4 | 1417 | |
4eb77006 JH |
1418 | ret = devm_request_irq(&pdev->dev, irq, s3c64xx_spi_irq, 0, |
1419 | "spi-s3c64xx", sdd); | |
c2573128 MB |
1420 | if (ret != 0) { |
1421 | dev_err(&pdev->dev, "Failed to request IRQ %d: %d\n", | |
1422 | irq, ret); | |
4eb77006 | 1423 | goto err3; |
c2573128 MB |
1424 | } |
1425 | ||
1426 | writel(S3C64XX_SPI_INT_RX_OVERRUN_EN | S3C64XX_SPI_INT_RX_UNDERRUN_EN | | |
1427 | S3C64XX_SPI_INT_TX_OVERRUN_EN | S3C64XX_SPI_INT_TX_UNDERRUN_EN, | |
1428 | sdd->regs + S3C64XX_SPI_INT_EN); | |
1429 | ||
3e2bd64d MB |
1430 | pm_runtime_enable(&pdev->dev); |
1431 | ||
91800f0e MB |
1432 | ret = devm_spi_register_master(&pdev->dev, master); |
1433 | if (ret != 0) { | |
1434 | dev_err(&pdev->dev, "cannot register SPI master: %d\n", ret); | |
4eb77006 | 1435 | goto err3; |
230d42d4 JB |
1436 | } |
1437 | ||
75bf3361 | 1438 | dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d with %d Slaves attached\n", |
a5238e36 | 1439 | sdd->port_id, master->num_chipselect); |
c65bc4a8 JH |
1440 | dev_dbg(&pdev->dev, "\tIOmem=[%pR]\tDMA=[Rx-%d, Tx-%d]\n", |
1441 | mem_res, | |
82ab8cd7 | 1442 | sdd->rx_dma.dmach, sdd->tx_dma.dmach); |
230d42d4 JB |
1443 | |
1444 | return 0; | |
1445 | ||
4eb77006 | 1446 | err3: |
9f667bff | 1447 | clk_disable_unprepare(sdd->src_clk); |
4eb77006 | 1448 | err2: |
9f667bff | 1449 | clk_disable_unprepare(sdd->clk); |
230d42d4 | 1450 | err0: |
230d42d4 JB |
1451 | spi_master_put(master); |
1452 | ||
1453 | return ret; | |
1454 | } | |
1455 | ||
1456 | static int s3c64xx_spi_remove(struct platform_device *pdev) | |
1457 | { | |
1458 | struct spi_master *master = spi_master_get(platform_get_drvdata(pdev)); | |
1459 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); | |
230d42d4 | 1460 | |
b97b6621 MB |
1461 | pm_runtime_disable(&pdev->dev); |
1462 | ||
c2573128 MB |
1463 | writel(0, sdd->regs + S3C64XX_SPI_INT_EN); |
1464 | ||
9f667bff | 1465 | clk_disable_unprepare(sdd->src_clk); |
230d42d4 | 1466 | |
9f667bff | 1467 | clk_disable_unprepare(sdd->clk); |
230d42d4 | 1468 | |
230d42d4 JB |
1469 | return 0; |
1470 | } | |
1471 | ||
997230d0 | 1472 | #ifdef CONFIG_PM_SLEEP |
e25d0bf9 | 1473 | static int s3c64xx_spi_suspend(struct device *dev) |
230d42d4 | 1474 | { |
9a2a5245 | 1475 | struct spi_master *master = dev_get_drvdata(dev); |
230d42d4 | 1476 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); |
230d42d4 | 1477 | |
ad2a99af | 1478 | spi_master_suspend(master); |
230d42d4 JB |
1479 | |
1480 | /* Disable the clock */ | |
9f667bff TA |
1481 | clk_disable_unprepare(sdd->src_clk); |
1482 | clk_disable_unprepare(sdd->clk); | |
230d42d4 JB |
1483 | |
1484 | sdd->cur_speed = 0; /* Output Clock is stopped */ | |
1485 | ||
1486 | return 0; | |
1487 | } | |
1488 | ||
e25d0bf9 | 1489 | static int s3c64xx_spi_resume(struct device *dev) |
230d42d4 | 1490 | { |
9a2a5245 | 1491 | struct spi_master *master = dev_get_drvdata(dev); |
230d42d4 | 1492 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); |
ad7de729 | 1493 | struct s3c64xx_spi_info *sci = sdd->cntrlr_info; |
230d42d4 | 1494 | |
00ab5392 | 1495 | if (sci->cfg_gpio) |
2b908075 | 1496 | sci->cfg_gpio(); |
230d42d4 JB |
1497 | |
1498 | /* Enable the clock */ | |
9f667bff TA |
1499 | clk_prepare_enable(sdd->src_clk); |
1500 | clk_prepare_enable(sdd->clk); | |
230d42d4 | 1501 | |
a5238e36 | 1502 | s3c64xx_spi_hwinit(sdd, sdd->port_id); |
230d42d4 | 1503 | |
ad2a99af | 1504 | spi_master_resume(master); |
230d42d4 JB |
1505 | |
1506 | return 0; | |
1507 | } | |
997230d0 | 1508 | #endif /* CONFIG_PM_SLEEP */ |
230d42d4 | 1509 | |
b97b6621 MB |
1510 | #ifdef CONFIG_PM_RUNTIME |
1511 | static int s3c64xx_spi_runtime_suspend(struct device *dev) | |
1512 | { | |
9a2a5245 | 1513 | struct spi_master *master = dev_get_drvdata(dev); |
b97b6621 MB |
1514 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); |
1515 | ||
9f667bff TA |
1516 | clk_disable_unprepare(sdd->clk); |
1517 | clk_disable_unprepare(sdd->src_clk); | |
b97b6621 MB |
1518 | |
1519 | return 0; | |
1520 | } | |
1521 | ||
1522 | static int s3c64xx_spi_runtime_resume(struct device *dev) | |
1523 | { | |
9a2a5245 | 1524 | struct spi_master *master = dev_get_drvdata(dev); |
b97b6621 | 1525 | struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); |
8b06d5b8 | 1526 | int ret; |
b97b6621 | 1527 | |
8b06d5b8 MB |
1528 | ret = clk_prepare_enable(sdd->src_clk); |
1529 | if (ret != 0) | |
1530 | return ret; | |
1531 | ||
1532 | ret = clk_prepare_enable(sdd->clk); | |
1533 | if (ret != 0) { | |
1534 | clk_disable_unprepare(sdd->src_clk); | |
1535 | return ret; | |
1536 | } | |
b97b6621 MB |
1537 | |
1538 | return 0; | |
1539 | } | |
1540 | #endif /* CONFIG_PM_RUNTIME */ | |
1541 | ||
e25d0bf9 MB |
1542 | static const struct dev_pm_ops s3c64xx_spi_pm = { |
1543 | SET_SYSTEM_SLEEP_PM_OPS(s3c64xx_spi_suspend, s3c64xx_spi_resume) | |
b97b6621 MB |
1544 | SET_RUNTIME_PM_OPS(s3c64xx_spi_runtime_suspend, |
1545 | s3c64xx_spi_runtime_resume, NULL) | |
e25d0bf9 MB |
1546 | }; |
1547 | ||
10ce0473 | 1548 | static struct s3c64xx_spi_port_config s3c2443_spi_port_config = { |
a5238e36 TA |
1549 | .fifo_lvl_mask = { 0x7f }, |
1550 | .rx_lvl_offset = 13, | |
1551 | .tx_st_done = 21, | |
1552 | .high_speed = true, | |
1553 | }; | |
1554 | ||
10ce0473 | 1555 | static struct s3c64xx_spi_port_config s3c6410_spi_port_config = { |
a5238e36 TA |
1556 | .fifo_lvl_mask = { 0x7f, 0x7F }, |
1557 | .rx_lvl_offset = 13, | |
1558 | .tx_st_done = 21, | |
1559 | }; | |
1560 | ||
10ce0473 | 1561 | static struct s3c64xx_spi_port_config s5p64x0_spi_port_config = { |
a5238e36 TA |
1562 | .fifo_lvl_mask = { 0x1ff, 0x7F }, |
1563 | .rx_lvl_offset = 15, | |
1564 | .tx_st_done = 25, | |
1565 | }; | |
1566 | ||
10ce0473 | 1567 | static struct s3c64xx_spi_port_config s5pc100_spi_port_config = { |
a5238e36 TA |
1568 | .fifo_lvl_mask = { 0x7f, 0x7F }, |
1569 | .rx_lvl_offset = 13, | |
1570 | .tx_st_done = 21, | |
1571 | .high_speed = true, | |
1572 | }; | |
1573 | ||
10ce0473 | 1574 | static struct s3c64xx_spi_port_config s5pv210_spi_port_config = { |
a5238e36 TA |
1575 | .fifo_lvl_mask = { 0x1ff, 0x7F }, |
1576 | .rx_lvl_offset = 15, | |
1577 | .tx_st_done = 25, | |
1578 | .high_speed = true, | |
1579 | }; | |
1580 | ||
10ce0473 | 1581 | static struct s3c64xx_spi_port_config exynos4_spi_port_config = { |
a5238e36 TA |
1582 | .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F }, |
1583 | .rx_lvl_offset = 15, | |
1584 | .tx_st_done = 25, | |
1585 | .high_speed = true, | |
1586 | .clk_from_cmu = true, | |
1587 | }; | |
1588 | ||
bff82038 G |
1589 | static struct s3c64xx_spi_port_config exynos5440_spi_port_config = { |
1590 | .fifo_lvl_mask = { 0x1ff }, | |
1591 | .rx_lvl_offset = 15, | |
1592 | .tx_st_done = 25, | |
1593 | .high_speed = true, | |
1594 | .clk_from_cmu = true, | |
1595 | .quirks = S3C64XX_SPI_QUIRK_POLL, | |
1596 | }; | |
1597 | ||
a5238e36 TA |
1598 | static struct platform_device_id s3c64xx_spi_driver_ids[] = { |
1599 | { | |
1600 | .name = "s3c2443-spi", | |
1601 | .driver_data = (kernel_ulong_t)&s3c2443_spi_port_config, | |
1602 | }, { | |
1603 | .name = "s3c6410-spi", | |
1604 | .driver_data = (kernel_ulong_t)&s3c6410_spi_port_config, | |
1605 | }, { | |
1606 | .name = "s5p64x0-spi", | |
1607 | .driver_data = (kernel_ulong_t)&s5p64x0_spi_port_config, | |
1608 | }, { | |
1609 | .name = "s5pc100-spi", | |
1610 | .driver_data = (kernel_ulong_t)&s5pc100_spi_port_config, | |
1611 | }, { | |
1612 | .name = "s5pv210-spi", | |
1613 | .driver_data = (kernel_ulong_t)&s5pv210_spi_port_config, | |
1614 | }, { | |
1615 | .name = "exynos4210-spi", | |
1616 | .driver_data = (kernel_ulong_t)&exynos4_spi_port_config, | |
1617 | }, | |
1618 | { }, | |
1619 | }; | |
1620 | ||
2b908075 | 1621 | static const struct of_device_id s3c64xx_spi_dt_match[] = { |
a3b924df MK |
1622 | { .compatible = "samsung,s3c2443-spi", |
1623 | .data = (void *)&s3c2443_spi_port_config, | |
1624 | }, | |
1625 | { .compatible = "samsung,s3c6410-spi", | |
1626 | .data = (void *)&s3c6410_spi_port_config, | |
1627 | }, | |
1628 | { .compatible = "samsung,s5pc100-spi", | |
1629 | .data = (void *)&s5pc100_spi_port_config, | |
1630 | }, | |
1631 | { .compatible = "samsung,s5pv210-spi", | |
1632 | .data = (void *)&s5pv210_spi_port_config, | |
1633 | }, | |
2b908075 TA |
1634 | { .compatible = "samsung,exynos4210-spi", |
1635 | .data = (void *)&exynos4_spi_port_config, | |
1636 | }, | |
bff82038 G |
1637 | { .compatible = "samsung,exynos5440-spi", |
1638 | .data = (void *)&exynos5440_spi_port_config, | |
1639 | }, | |
2b908075 TA |
1640 | { }, |
1641 | }; | |
1642 | MODULE_DEVICE_TABLE(of, s3c64xx_spi_dt_match); | |
2b908075 | 1643 | |
230d42d4 JB |
1644 | static struct platform_driver s3c64xx_spi_driver = { |
1645 | .driver = { | |
1646 | .name = "s3c64xx-spi", | |
1647 | .owner = THIS_MODULE, | |
e25d0bf9 | 1648 | .pm = &s3c64xx_spi_pm, |
2b908075 | 1649 | .of_match_table = of_match_ptr(s3c64xx_spi_dt_match), |
230d42d4 | 1650 | }, |
50c959fc | 1651 | .probe = s3c64xx_spi_probe, |
230d42d4 | 1652 | .remove = s3c64xx_spi_remove, |
a5238e36 | 1653 | .id_table = s3c64xx_spi_driver_ids, |
230d42d4 JB |
1654 | }; |
1655 | MODULE_ALIAS("platform:s3c64xx-spi"); | |
1656 | ||
50c959fc | 1657 | module_platform_driver(s3c64xx_spi_driver); |
230d42d4 JB |
1658 | |
1659 | MODULE_AUTHOR("Jaswinder Singh <jassi.brar@samsung.com>"); | |
1660 | MODULE_DESCRIPTION("S3C64XX SPI Controller Driver"); | |
1661 | MODULE_LICENSE("GPL"); |