]>
Commit | Line | Data |
---|---|---|
9135bac3 | 1 | // SPDX-License-Identifier: GPL-2.0 |
8051effc | 2 | /* |
35c35fd9 | 3 | * SuperH MSIOF SPI Controller Interface |
8051effc MD |
4 | * |
5 | * Copyright (c) 2009 Magnus Damm | |
cf9e4784 HN |
6 | * Copyright (C) 2014 Renesas Electronics Corporation |
7 | * Copyright (C) 2014-2017 Glider bvba | |
8051effc MD |
8 | */ |
9 | ||
e2dbf5eb GL |
10 | #include <linux/bitmap.h> |
11 | #include <linux/clk.h> | |
12 | #include <linux/completion.h> | |
8051effc | 13 | #include <linux/delay.h> |
b0d0ce8b GU |
14 | #include <linux/dma-mapping.h> |
15 | #include <linux/dmaengine.h> | |
e2dbf5eb | 16 | #include <linux/err.h> |
8051effc | 17 | #include <linux/interrupt.h> |
e2dbf5eb | 18 | #include <linux/io.h> |
9115b4d8 | 19 | #include <linux/iopoll.h> |
e2dbf5eb | 20 | #include <linux/kernel.h> |
d7614de4 | 21 | #include <linux/module.h> |
cf9c86ef | 22 | #include <linux/of.h> |
50a7e23f | 23 | #include <linux/of_device.h> |
8051effc | 24 | #include <linux/platform_device.h> |
8051effc | 25 | #include <linux/pm_runtime.h> |
b0d0ce8b | 26 | #include <linux/sh_dma.h> |
8051effc | 27 | |
e2dbf5eb | 28 | #include <linux/spi/sh_msiof.h> |
8051effc | 29 | #include <linux/spi/spi.h> |
8051effc | 30 | |
8051effc MD |
31 | #include <asm/unaligned.h> |
32 | ||
50a7e23f | 33 | struct sh_msiof_chipdata { |
0e836c3b | 34 | u32 bits_per_word_mask; |
50a7e23f GU |
35 | u16 tx_fifo_size; |
36 | u16 rx_fifo_size; | |
35c35fd9 | 37 | u16 ctlr_flags; |
51093cba | 38 | u16 min_div_pow; |
50a7e23f GU |
39 | }; |
40 | ||
8051effc | 41 | struct sh_msiof_spi_priv { |
35c35fd9 | 42 | struct spi_controller *ctlr; |
8051effc MD |
43 | void __iomem *mapbase; |
44 | struct clk *clk; | |
45 | struct platform_device *pdev; | |
46 | struct sh_msiof_spi_info *info; | |
47 | struct completion done; | |
08ba7ae3 | 48 | struct completion done_txdma; |
fe78d0b7 KM |
49 | unsigned int tx_fifo_size; |
50 | unsigned int rx_fifo_size; | |
51093cba | 51 | unsigned int min_div_pow; |
b0d0ce8b GU |
52 | void *tx_dma_page; |
53 | void *rx_dma_page; | |
54 | dma_addr_t tx_dma_addr; | |
55 | dma_addr_t rx_dma_addr; | |
7ff0b53c GU |
56 | bool native_cs_inited; |
57 | bool native_cs_high; | |
cf9e4784 | 58 | bool slave_aborted; |
8051effc MD |
59 | }; |
60 | ||
9cce882b GU |
61 | #define MAX_SS 3 /* Maximum number of native chip selects */ |
62 | ||
8ae7d442 KK |
63 | #define SITMDR1 0x00 /* Transmit Mode Register 1 */ |
64 | #define SITMDR2 0x04 /* Transmit Mode Register 2 */ | |
65 | #define SITMDR3 0x08 /* Transmit Mode Register 3 */ | |
66 | #define SIRMDR1 0x10 /* Receive Mode Register 1 */ | |
67 | #define SIRMDR2 0x14 /* Receive Mode Register 2 */ | |
68 | #define SIRMDR3 0x18 /* Receive Mode Register 3 */ | |
69 | #define SITSCR 0x20 /* Transmit Clock Select Register */ | |
70 | #define SIRSCR 0x22 /* Receive Clock Select Register (SH, A1, APE6) */ | |
71 | #define SICTR 0x28 /* Control Register */ | |
72 | #define SIFCTR 0x30 /* FIFO Control Register */ | |
73 | #define SISTR 0x40 /* Status Register */ | |
74 | #define SIIER 0x44 /* Interrupt Enable Register */ | |
75 | #define SITDR1 0x48 /* Transmit Control Data Register 1 (SH, A1) */ | |
76 | #define SITDR2 0x4c /* Transmit Control Data Register 2 (SH, A1) */ | |
77 | #define SITFDR 0x50 /* Transmit FIFO Data Register */ | |
78 | #define SIRDR1 0x58 /* Receive Control Data Register 1 (SH, A1) */ | |
79 | #define SIRDR2 0x5c /* Receive Control Data Register 2 (SH, A1) */ | |
80 | #define SIRFDR 0x60 /* Receive FIFO Data Register */ | |
81 | ||
82 | /* SITMDR1 and SIRMDR1 */ | |
83 | #define SIMDR1_TRMD BIT(31) /* Transfer Mode (1 = Master mode) */ | |
84 | #define SIMDR1_SYNCMD_MASK GENMASK(29, 28) /* SYNC Mode */ | |
85 | #define SIMDR1_SYNCMD_SPI (2 << 28) /* Level mode/SPI */ | |
86 | #define SIMDR1_SYNCMD_LR (3 << 28) /* L/R mode */ | |
87 | #define SIMDR1_SYNCAC_SHIFT 25 /* Sync Polarity (1 = Active-low) */ | |
88 | #define SIMDR1_BITLSB_SHIFT 24 /* MSB/LSB First (1 = LSB first) */ | |
89 | #define SIMDR1_DTDL_SHIFT 20 /* Data Pin Bit Delay for MSIOF_SYNC */ | |
90 | #define SIMDR1_SYNCDL_SHIFT 16 /* Frame Sync Signal Timing Delay */ | |
91 | #define SIMDR1_FLD_MASK GENMASK(3, 2) /* Frame Sync Signal Interval (0-3) */ | |
92 | #define SIMDR1_FLD_SHIFT 2 | |
93 | #define SIMDR1_XXSTP BIT(0) /* Transmission/Reception Stop on FIFO */ | |
94 | /* SITMDR1 */ | |
95 | #define SITMDR1_PCON BIT(30) /* Transfer Signal Connection */ | |
96 | #define SITMDR1_SYNCCH_MASK GENMASK(27, 26) /* Sync Signal Channel Select */ | |
97 | #define SITMDR1_SYNCCH_SHIFT 26 /* 0=MSIOF_SYNC, 1=MSIOF_SS1, 2=MSIOF_SS2 */ | |
98 | ||
99 | /* SITMDR2 and SIRMDR2 */ | |
100 | #define SIMDR2_BITLEN1(i) (((i) - 1) << 24) /* Data Size (8-32 bits) */ | |
101 | #define SIMDR2_WDLEN1(i) (((i) - 1) << 16) /* Word Count (1-64/256 (SH, A1))) */ | |
102 | #define SIMDR2_GRPMASK1 BIT(0) /* Group Output Mask 1 (SH, A1) */ | |
103 | ||
104 | /* SITSCR and SIRSCR */ | |
105 | #define SISCR_BRPS_MASK GENMASK(12, 8) /* Prescaler Setting (1-32) */ | |
106 | #define SISCR_BRPS(i) (((i) - 1) << 8) | |
107 | #define SISCR_BRDV_MASK GENMASK(2, 0) /* Baud Rate Generator's Division Ratio */ | |
108 | #define SISCR_BRDV_DIV_2 0 | |
109 | #define SISCR_BRDV_DIV_4 1 | |
110 | #define SISCR_BRDV_DIV_8 2 | |
111 | #define SISCR_BRDV_DIV_16 3 | |
112 | #define SISCR_BRDV_DIV_32 4 | |
113 | #define SISCR_BRDV_DIV_1 7 | |
114 | ||
115 | /* SICTR */ | |
116 | #define SICTR_TSCKIZ_MASK GENMASK(31, 30) /* Transmit Clock I/O Polarity Select */ | |
117 | #define SICTR_TSCKIZ_SCK BIT(31) /* Disable SCK when TX disabled */ | |
118 | #define SICTR_TSCKIZ_POL_SHIFT 30 /* Transmit Clock Polarity */ | |
119 | #define SICTR_RSCKIZ_MASK GENMASK(29, 28) /* Receive Clock Polarity Select */ | |
120 | #define SICTR_RSCKIZ_SCK BIT(29) /* Must match CTR_TSCKIZ_SCK */ | |
121 | #define SICTR_RSCKIZ_POL_SHIFT 28 /* Receive Clock Polarity */ | |
122 | #define SICTR_TEDG_SHIFT 27 /* Transmit Timing (1 = falling edge) */ | |
123 | #define SICTR_REDG_SHIFT 26 /* Receive Timing (1 = falling edge) */ | |
124 | #define SICTR_TXDIZ_MASK GENMASK(23, 22) /* Pin Output When TX is Disabled */ | |
125 | #define SICTR_TXDIZ_LOW (0 << 22) /* 0 */ | |
126 | #define SICTR_TXDIZ_HIGH (1 << 22) /* 1 */ | |
127 | #define SICTR_TXDIZ_HIZ (2 << 22) /* High-impedance */ | |
128 | #define SICTR_TSCKE BIT(15) /* Transmit Serial Clock Output Enable */ | |
129 | #define SICTR_TFSE BIT(14) /* Transmit Frame Sync Signal Output Enable */ | |
130 | #define SICTR_TXE BIT(9) /* Transmit Enable */ | |
131 | #define SICTR_RXE BIT(8) /* Receive Enable */ | |
132 | #define SICTR_TXRST BIT(1) /* Transmit Reset */ | |
133 | #define SICTR_RXRST BIT(0) /* Receive Reset */ | |
134 | ||
135 | /* SIFCTR */ | |
136 | #define SIFCTR_TFWM_MASK GENMASK(31, 29) /* Transmit FIFO Watermark */ | |
137 | #define SIFCTR_TFWM_64 (0 << 29) /* Transfer Request when 64 empty stages */ | |
138 | #define SIFCTR_TFWM_32 (1 << 29) /* Transfer Request when 32 empty stages */ | |
139 | #define SIFCTR_TFWM_24 (2 << 29) /* Transfer Request when 24 empty stages */ | |
140 | #define SIFCTR_TFWM_16 (3 << 29) /* Transfer Request when 16 empty stages */ | |
141 | #define SIFCTR_TFWM_12 (4 << 29) /* Transfer Request when 12 empty stages */ | |
142 | #define SIFCTR_TFWM_8 (5 << 29) /* Transfer Request when 8 empty stages */ | |
143 | #define SIFCTR_TFWM_4 (6 << 29) /* Transfer Request when 4 empty stages */ | |
144 | #define SIFCTR_TFWM_1 (7 << 29) /* Transfer Request when 1 empty stage */ | |
145 | #define SIFCTR_TFUA_MASK GENMASK(26, 20) /* Transmit FIFO Usable Area */ | |
146 | #define SIFCTR_TFUA_SHIFT 20 | |
147 | #define SIFCTR_TFUA(i) ((i) << SIFCTR_TFUA_SHIFT) | |
148 | #define SIFCTR_RFWM_MASK GENMASK(15, 13) /* Receive FIFO Watermark */ | |
149 | #define SIFCTR_RFWM_1 (0 << 13) /* Transfer Request when 1 valid stages */ | |
150 | #define SIFCTR_RFWM_4 (1 << 13) /* Transfer Request when 4 valid stages */ | |
151 | #define SIFCTR_RFWM_8 (2 << 13) /* Transfer Request when 8 valid stages */ | |
152 | #define SIFCTR_RFWM_16 (3 << 13) /* Transfer Request when 16 valid stages */ | |
153 | #define SIFCTR_RFWM_32 (4 << 13) /* Transfer Request when 32 valid stages */ | |
154 | #define SIFCTR_RFWM_64 (5 << 13) /* Transfer Request when 64 valid stages */ | |
155 | #define SIFCTR_RFWM_128 (6 << 13) /* Transfer Request when 128 valid stages */ | |
156 | #define SIFCTR_RFWM_256 (7 << 13) /* Transfer Request when 256 valid stages */ | |
157 | #define SIFCTR_RFUA_MASK GENMASK(12, 4) /* Receive FIFO Usable Area (0x40 = full) */ | |
158 | #define SIFCTR_RFUA_SHIFT 4 | |
159 | #define SIFCTR_RFUA(i) ((i) << SIFCTR_RFUA_SHIFT) | |
160 | ||
161 | /* SISTR */ | |
162 | #define SISTR_TFEMP BIT(29) /* Transmit FIFO Empty */ | |
163 | #define SISTR_TDREQ BIT(28) /* Transmit Data Transfer Request */ | |
164 | #define SISTR_TEOF BIT(23) /* Frame Transmission End */ | |
165 | #define SISTR_TFSERR BIT(21) /* Transmit Frame Synchronization Error */ | |
166 | #define SISTR_TFOVF BIT(20) /* Transmit FIFO Overflow */ | |
167 | #define SISTR_TFUDF BIT(19) /* Transmit FIFO Underflow */ | |
168 | #define SISTR_RFFUL BIT(13) /* Receive FIFO Full */ | |
169 | #define SISTR_RDREQ BIT(12) /* Receive Data Transfer Request */ | |
170 | #define SISTR_REOF BIT(7) /* Frame Reception End */ | |
171 | #define SISTR_RFSERR BIT(5) /* Receive Frame Synchronization Error */ | |
172 | #define SISTR_RFUDF BIT(4) /* Receive FIFO Underflow */ | |
173 | #define SISTR_RFOVF BIT(3) /* Receive FIFO Overflow */ | |
174 | ||
175 | /* SIIER */ | |
176 | #define SIIER_TDMAE BIT(31) /* Transmit Data DMA Transfer Req. Enable */ | |
177 | #define SIIER_TFEMPE BIT(29) /* Transmit FIFO Empty Enable */ | |
178 | #define SIIER_TDREQE BIT(28) /* Transmit Data Transfer Request Enable */ | |
179 | #define SIIER_TEOFE BIT(23) /* Frame Transmission End Enable */ | |
180 | #define SIIER_TFSERRE BIT(21) /* Transmit Frame Sync Error Enable */ | |
181 | #define SIIER_TFOVFE BIT(20) /* Transmit FIFO Overflow Enable */ | |
182 | #define SIIER_TFUDFE BIT(19) /* Transmit FIFO Underflow Enable */ | |
183 | #define SIIER_RDMAE BIT(15) /* Receive Data DMA Transfer Req. Enable */ | |
184 | #define SIIER_RFFULE BIT(13) /* Receive FIFO Full Enable */ | |
185 | #define SIIER_RDREQE BIT(12) /* Receive Data Transfer Request Enable */ | |
186 | #define SIIER_REOFE BIT(7) /* Frame Reception End Enable */ | |
187 | #define SIIER_RFSERRE BIT(5) /* Receive Frame Sync Error Enable */ | |
188 | #define SIIER_RFUDFE BIT(4) /* Receive FIFO Underflow Enable */ | |
189 | #define SIIER_RFOVFE BIT(3) /* Receive FIFO Overflow Enable */ | |
01cfef57 | 190 | |
8051effc | 191 | |
e2dbf5eb | 192 | static u32 sh_msiof_read(struct sh_msiof_spi_priv *p, int reg_offs) |
8051effc MD |
193 | { |
194 | switch (reg_offs) { | |
8ae7d442 KK |
195 | case SITSCR: |
196 | case SIRSCR: | |
8051effc MD |
197 | return ioread16(p->mapbase + reg_offs); |
198 | default: | |
199 | return ioread32(p->mapbase + reg_offs); | |
200 | } | |
201 | } | |
202 | ||
203 | static void sh_msiof_write(struct sh_msiof_spi_priv *p, int reg_offs, | |
e2dbf5eb | 204 | u32 value) |
8051effc MD |
205 | { |
206 | switch (reg_offs) { | |
8ae7d442 KK |
207 | case SITSCR: |
208 | case SIRSCR: | |
8051effc MD |
209 | iowrite16(value, p->mapbase + reg_offs); |
210 | break; | |
211 | default: | |
212 | iowrite32(value, p->mapbase + reg_offs); | |
213 | break; | |
214 | } | |
215 | } | |
216 | ||
217 | static int sh_msiof_modify_ctr_wait(struct sh_msiof_spi_priv *p, | |
e2dbf5eb | 218 | u32 clr, u32 set) |
8051effc | 219 | { |
e2dbf5eb GL |
220 | u32 mask = clr | set; |
221 | u32 data; | |
8051effc | 222 | |
8ae7d442 | 223 | data = sh_msiof_read(p, SICTR); |
8051effc MD |
224 | data &= ~clr; |
225 | data |= set; | |
8ae7d442 | 226 | sh_msiof_write(p, SICTR, data); |
8051effc | 227 | |
8ae7d442 | 228 | return readl_poll_timeout_atomic(p->mapbase + SICTR, data, |
635bdb7a | 229 | (data & mask) == set, 1, 100); |
8051effc MD |
230 | } |
231 | ||
232 | static irqreturn_t sh_msiof_spi_irq(int irq, void *data) | |
233 | { | |
234 | struct sh_msiof_spi_priv *p = data; | |
235 | ||
236 | /* just disable the interrupt and wake up */ | |
8ae7d442 | 237 | sh_msiof_write(p, SIIER, 0); |
8051effc MD |
238 | complete(&p->done); |
239 | ||
240 | return IRQ_HANDLED; | |
241 | } | |
242 | ||
fedd6940 GU |
243 | static void sh_msiof_spi_reset_regs(struct sh_msiof_spi_priv *p) |
244 | { | |
8ae7d442 | 245 | u32 mask = SICTR_TXRST | SICTR_RXRST; |
fedd6940 GU |
246 | u32 data; |
247 | ||
8ae7d442 | 248 | data = sh_msiof_read(p, SICTR); |
fedd6940 | 249 | data |= mask; |
8ae7d442 | 250 | sh_msiof_write(p, SICTR, data); |
fedd6940 | 251 | |
8ae7d442 | 252 | readl_poll_timeout_atomic(p->mapbase + SICTR, data, !(data & mask), 1, |
fedd6940 GU |
253 | 100); |
254 | } | |
255 | ||
51093cba | 256 | static const u32 sh_msiof_spi_div_array[] = { |
8ae7d442 KK |
257 | SISCR_BRDV_DIV_1, SISCR_BRDV_DIV_2, SISCR_BRDV_DIV_4, |
258 | SISCR_BRDV_DIV_8, SISCR_BRDV_DIV_16, SISCR_BRDV_DIV_32, | |
8051effc MD |
259 | }; |
260 | ||
261 | static void sh_msiof_spi_set_clk_regs(struct sh_msiof_spi_priv *p, | |
6a85fc5a | 262 | unsigned long parent_rate, u32 spi_hz) |
8051effc | 263 | { |
51093cba | 264 | unsigned long div; |
65d5665b | 265 | u32 brps, scr; |
51093cba | 266 | unsigned int div_pow = p->min_div_pow; |
8051effc | 267 | |
51093cba VZ |
268 | if (!spi_hz || !parent_rate) { |
269 | WARN(1, "Invalid clock rate parameters %lu and %u\n", | |
270 | parent_rate, spi_hz); | |
271 | return; | |
272 | } | |
61a8dec5 | 273 | |
51093cba VZ |
274 | div = DIV_ROUND_UP(parent_rate, spi_hz); |
275 | if (div <= 1024) { | |
8ae7d442 | 276 | /* SISCR_BRDV_DIV_1 is valid only if BRPS is x 1/1 or x 1/2 */ |
51093cba VZ |
277 | if (!div_pow && div <= 32 && div > 2) |
278 | div_pow = 1; | |
279 | ||
280 | if (div_pow) | |
281 | brps = (div + 1) >> div_pow; | |
282 | else | |
283 | brps = div; | |
8051effc | 284 | |
51093cba VZ |
285 | for (; brps > 32; div_pow++) |
286 | brps = (brps + 1) >> 1; | |
287 | } else { | |
288 | /* Set transfer rate composite divisor to 2^5 * 32 = 1024 */ | |
289 | dev_err(&p->pdev->dev, | |
290 | "Requested SPI transfer rate %d is too low\n", spi_hz); | |
291 | div_pow = 5; | |
292 | brps = 32; | |
293 | } | |
8051effc | 294 | |
8ae7d442 KK |
295 | scr = sh_msiof_spi_div_array[div_pow] | SISCR_BRPS(brps); |
296 | sh_msiof_write(p, SITSCR, scr); | |
35c35fd9 | 297 | if (!(p->ctlr->flags & SPI_CONTROLLER_MUST_TX)) |
8ae7d442 | 298 | sh_msiof_write(p, SIRSCR, scr); |
8051effc MD |
299 | } |
300 | ||
3110628d YS |
301 | static u32 sh_msiof_get_delay_bit(u32 dtdl_or_syncdl) |
302 | { | |
303 | /* | |
304 | * DTDL/SYNCDL bit : p->info->dtdl or p->info->syncdl | |
305 | * b'000 : 0 | |
306 | * b'001 : 100 | |
307 | * b'010 : 200 | |
308 | * b'011 (SYNCDL only) : 300 | |
309 | * b'101 : 50 | |
310 | * b'110 : 150 | |
311 | */ | |
312 | if (dtdl_or_syncdl % 100) | |
313 | return dtdl_or_syncdl / 100 + 5; | |
314 | else | |
315 | return dtdl_or_syncdl / 100; | |
316 | } | |
317 | ||
318 | static u32 sh_msiof_spi_get_dtdl_and_syncdl(struct sh_msiof_spi_priv *p) | |
319 | { | |
320 | u32 val; | |
321 | ||
322 | if (!p->info) | |
323 | return 0; | |
324 | ||
325 | /* check if DTDL and SYNCDL is allowed value */ | |
326 | if (p->info->dtdl > 200 || p->info->syncdl > 300) { | |
327 | dev_warn(&p->pdev->dev, "DTDL or SYNCDL is too large\n"); | |
328 | return 0; | |
329 | } | |
330 | ||
331 | /* check if the sum of DTDL and SYNCDL becomes an integer value */ | |
332 | if ((p->info->dtdl + p->info->syncdl) % 100) { | |
333 | dev_warn(&p->pdev->dev, "the sum of DTDL/SYNCDL is not good\n"); | |
334 | return 0; | |
335 | } | |
336 | ||
8ae7d442 KK |
337 | val = sh_msiof_get_delay_bit(p->info->dtdl) << SIMDR1_DTDL_SHIFT; |
338 | val |= sh_msiof_get_delay_bit(p->info->syncdl) << SIMDR1_SYNCDL_SHIFT; | |
3110628d YS |
339 | |
340 | return val; | |
341 | } | |
342 | ||
9cce882b | 343 | static void sh_msiof_spi_set_pin_regs(struct sh_msiof_spi_priv *p, u32 ss, |
e2dbf5eb | 344 | u32 cpol, u32 cpha, |
50a77998 | 345 | u32 tx_hi_z, u32 lsb_first, u32 cs_high) |
8051effc | 346 | { |
e2dbf5eb | 347 | u32 tmp; |
8051effc MD |
348 | int edge; |
349 | ||
350 | /* | |
e8708ef7 MP |
351 | * CPOL CPHA TSCKIZ RSCKIZ TEDG REDG |
352 | * 0 0 10 10 1 1 | |
353 | * 0 1 10 10 0 0 | |
354 | * 1 0 11 11 0 0 | |
355 | * 1 1 11 11 1 1 | |
8051effc | 356 | */ |
8ae7d442 KK |
357 | tmp = SIMDR1_SYNCMD_SPI | 1 << SIMDR1_FLD_SHIFT | SIMDR1_XXSTP; |
358 | tmp |= !cs_high << SIMDR1_SYNCAC_SHIFT; | |
359 | tmp |= lsb_first << SIMDR1_BITLSB_SHIFT; | |
3110628d | 360 | tmp |= sh_msiof_spi_get_dtdl_and_syncdl(p); |
35c35fd9 | 361 | if (spi_controller_is_slave(p->ctlr)) { |
8ae7d442 | 362 | sh_msiof_write(p, SITMDR1, tmp | SITMDR1_PCON); |
9cce882b | 363 | } else { |
8ae7d442 KK |
364 | sh_msiof_write(p, SITMDR1, |
365 | tmp | SIMDR1_TRMD | SITMDR1_PCON | | |
366 | (ss < MAX_SS ? ss : 0) << SITMDR1_SYNCCH_SHIFT); | |
9cce882b | 367 | } |
35c35fd9 | 368 | if (p->ctlr->flags & SPI_CONTROLLER_MUST_TX) { |
beb74bb0 GU |
369 | /* These bits are reserved if RX needs TX */ |
370 | tmp &= ~0x0000ffff; | |
371 | } | |
8ae7d442 | 372 | sh_msiof_write(p, SIRMDR1, tmp); |
8051effc | 373 | |
01cfef57 | 374 | tmp = 0; |
8ae7d442 KK |
375 | tmp |= SICTR_TSCKIZ_SCK | cpol << SICTR_TSCKIZ_POL_SHIFT; |
376 | tmp |= SICTR_RSCKIZ_SCK | cpol << SICTR_RSCKIZ_POL_SHIFT; | |
8051effc | 377 | |
e2dbf5eb | 378 | edge = cpol ^ !cpha; |
8051effc | 379 | |
8ae7d442 KK |
380 | tmp |= edge << SICTR_TEDG_SHIFT; |
381 | tmp |= edge << SICTR_REDG_SHIFT; | |
382 | tmp |= tx_hi_z ? SICTR_TXDIZ_HIZ : SICTR_TXDIZ_LOW; | |
383 | sh_msiof_write(p, SICTR, tmp); | |
8051effc MD |
384 | } |
385 | ||
386 | static void sh_msiof_spi_set_mode_regs(struct sh_msiof_spi_priv *p, | |
387 | const void *tx_buf, void *rx_buf, | |
e2dbf5eb | 388 | u32 bits, u32 words) |
8051effc | 389 | { |
8ae7d442 | 390 | u32 dr2 = SIMDR2_BITLEN1(bits) | SIMDR2_WDLEN1(words); |
8051effc | 391 | |
35c35fd9 | 392 | if (tx_buf || (p->ctlr->flags & SPI_CONTROLLER_MUST_TX)) |
8ae7d442 | 393 | sh_msiof_write(p, SITMDR2, dr2); |
8051effc | 394 | else |
8ae7d442 | 395 | sh_msiof_write(p, SITMDR2, dr2 | SIMDR2_GRPMASK1); |
8051effc MD |
396 | |
397 | if (rx_buf) | |
8ae7d442 | 398 | sh_msiof_write(p, SIRMDR2, dr2); |
8051effc MD |
399 | } |
400 | ||
401 | static void sh_msiof_reset_str(struct sh_msiof_spi_priv *p) | |
402 | { | |
8ae7d442 KK |
403 | sh_msiof_write(p, SISTR, |
404 | sh_msiof_read(p, SISTR) & ~(SISTR_TDREQ | SISTR_RDREQ)); | |
8051effc MD |
405 | } |
406 | ||
407 | static void sh_msiof_spi_write_fifo_8(struct sh_msiof_spi_priv *p, | |
408 | const void *tx_buf, int words, int fs) | |
409 | { | |
e2dbf5eb | 410 | const u8 *buf_8 = tx_buf; |
8051effc MD |
411 | int k; |
412 | ||
413 | for (k = 0; k < words; k++) | |
8ae7d442 | 414 | sh_msiof_write(p, SITFDR, buf_8[k] << fs); |
8051effc MD |
415 | } |
416 | ||
417 | static void sh_msiof_spi_write_fifo_16(struct sh_msiof_spi_priv *p, | |
418 | const void *tx_buf, int words, int fs) | |
419 | { | |
e2dbf5eb | 420 | const u16 *buf_16 = tx_buf; |
8051effc MD |
421 | int k; |
422 | ||
423 | for (k = 0; k < words; k++) | |
8ae7d442 | 424 | sh_msiof_write(p, SITFDR, buf_16[k] << fs); |
8051effc MD |
425 | } |
426 | ||
427 | static void sh_msiof_spi_write_fifo_16u(struct sh_msiof_spi_priv *p, | |
428 | const void *tx_buf, int words, int fs) | |
429 | { | |
e2dbf5eb | 430 | const u16 *buf_16 = tx_buf; |
8051effc MD |
431 | int k; |
432 | ||
433 | for (k = 0; k < words; k++) | |
8ae7d442 | 434 | sh_msiof_write(p, SITFDR, get_unaligned(&buf_16[k]) << fs); |
8051effc MD |
435 | } |
436 | ||
437 | static void sh_msiof_spi_write_fifo_32(struct sh_msiof_spi_priv *p, | |
438 | const void *tx_buf, int words, int fs) | |
439 | { | |
e2dbf5eb | 440 | const u32 *buf_32 = tx_buf; |
8051effc MD |
441 | int k; |
442 | ||
443 | for (k = 0; k < words; k++) | |
8ae7d442 | 444 | sh_msiof_write(p, SITFDR, buf_32[k] << fs); |
8051effc MD |
445 | } |
446 | ||
447 | static void sh_msiof_spi_write_fifo_32u(struct sh_msiof_spi_priv *p, | |
448 | const void *tx_buf, int words, int fs) | |
449 | { | |
e2dbf5eb | 450 | const u32 *buf_32 = tx_buf; |
8051effc MD |
451 | int k; |
452 | ||
453 | for (k = 0; k < words; k++) | |
8ae7d442 | 454 | sh_msiof_write(p, SITFDR, get_unaligned(&buf_32[k]) << fs); |
8051effc MD |
455 | } |
456 | ||
9dabb3f3 GL |
457 | static void sh_msiof_spi_write_fifo_s32(struct sh_msiof_spi_priv *p, |
458 | const void *tx_buf, int words, int fs) | |
459 | { | |
460 | const u32 *buf_32 = tx_buf; | |
461 | int k; | |
462 | ||
463 | for (k = 0; k < words; k++) | |
8ae7d442 | 464 | sh_msiof_write(p, SITFDR, swab32(buf_32[k] << fs)); |
9dabb3f3 GL |
465 | } |
466 | ||
467 | static void sh_msiof_spi_write_fifo_s32u(struct sh_msiof_spi_priv *p, | |
468 | const void *tx_buf, int words, int fs) | |
469 | { | |
470 | const u32 *buf_32 = tx_buf; | |
471 | int k; | |
472 | ||
473 | for (k = 0; k < words; k++) | |
8ae7d442 | 474 | sh_msiof_write(p, SITFDR, swab32(get_unaligned(&buf_32[k]) << fs)); |
9dabb3f3 GL |
475 | } |
476 | ||
8051effc MD |
477 | static void sh_msiof_spi_read_fifo_8(struct sh_msiof_spi_priv *p, |
478 | void *rx_buf, int words, int fs) | |
479 | { | |
e2dbf5eb | 480 | u8 *buf_8 = rx_buf; |
8051effc MD |
481 | int k; |
482 | ||
483 | for (k = 0; k < words; k++) | |
8ae7d442 | 484 | buf_8[k] = sh_msiof_read(p, SIRFDR) >> fs; |
8051effc MD |
485 | } |
486 | ||
487 | static void sh_msiof_spi_read_fifo_16(struct sh_msiof_spi_priv *p, | |
488 | void *rx_buf, int words, int fs) | |
489 | { | |
e2dbf5eb | 490 | u16 *buf_16 = rx_buf; |
8051effc MD |
491 | int k; |
492 | ||
493 | for (k = 0; k < words; k++) | |
8ae7d442 | 494 | buf_16[k] = sh_msiof_read(p, SIRFDR) >> fs; |
8051effc MD |
495 | } |
496 | ||
497 | static void sh_msiof_spi_read_fifo_16u(struct sh_msiof_spi_priv *p, | |
498 | void *rx_buf, int words, int fs) | |
499 | { | |
e2dbf5eb | 500 | u16 *buf_16 = rx_buf; |
8051effc MD |
501 | int k; |
502 | ||
503 | for (k = 0; k < words; k++) | |
8ae7d442 | 504 | put_unaligned(sh_msiof_read(p, SIRFDR) >> fs, &buf_16[k]); |
8051effc MD |
505 | } |
506 | ||
507 | static void sh_msiof_spi_read_fifo_32(struct sh_msiof_spi_priv *p, | |
508 | void *rx_buf, int words, int fs) | |
509 | { | |
e2dbf5eb | 510 | u32 *buf_32 = rx_buf; |
8051effc MD |
511 | int k; |
512 | ||
513 | for (k = 0; k < words; k++) | |
8ae7d442 | 514 | buf_32[k] = sh_msiof_read(p, SIRFDR) >> fs; |
8051effc MD |
515 | } |
516 | ||
517 | static void sh_msiof_spi_read_fifo_32u(struct sh_msiof_spi_priv *p, | |
518 | void *rx_buf, int words, int fs) | |
519 | { | |
e2dbf5eb | 520 | u32 *buf_32 = rx_buf; |
8051effc MD |
521 | int k; |
522 | ||
523 | for (k = 0; k < words; k++) | |
8ae7d442 | 524 | put_unaligned(sh_msiof_read(p, SIRFDR) >> fs, &buf_32[k]); |
8051effc MD |
525 | } |
526 | ||
9dabb3f3 GL |
527 | static void sh_msiof_spi_read_fifo_s32(struct sh_msiof_spi_priv *p, |
528 | void *rx_buf, int words, int fs) | |
529 | { | |
530 | u32 *buf_32 = rx_buf; | |
531 | int k; | |
532 | ||
533 | for (k = 0; k < words; k++) | |
8ae7d442 | 534 | buf_32[k] = swab32(sh_msiof_read(p, SIRFDR) >> fs); |
9dabb3f3 GL |
535 | } |
536 | ||
537 | static void sh_msiof_spi_read_fifo_s32u(struct sh_msiof_spi_priv *p, | |
538 | void *rx_buf, int words, int fs) | |
539 | { | |
540 | u32 *buf_32 = rx_buf; | |
541 | int k; | |
542 | ||
543 | for (k = 0; k < words; k++) | |
8ae7d442 | 544 | put_unaligned(swab32(sh_msiof_read(p, SIRFDR) >> fs), &buf_32[k]); |
9dabb3f3 GL |
545 | } |
546 | ||
8d19534a | 547 | static int sh_msiof_spi_setup(struct spi_device *spi) |
8051effc | 548 | { |
35c35fd9 GU |
549 | struct sh_msiof_spi_priv *p = |
550 | spi_controller_get_devdata(spi->controller); | |
7ff0b53c | 551 | u32 clr, set, tmp; |
01576056 | 552 | |
9fda6693 | 553 | if (spi->cs_gpiod || spi_controller_is_slave(p->ctlr)) |
7ff0b53c | 554 | return 0; |
8051effc | 555 | |
7ff0b53c GU |
556 | if (p->native_cs_inited && |
557 | (p->native_cs_high == !!(spi->mode & SPI_CS_HIGH))) | |
558 | return 0; | |
01576056 | 559 | |
7ff0b53c | 560 | /* Configure native chip select mode/polarity early */ |
8ae7d442 KK |
561 | clr = SIMDR1_SYNCMD_MASK; |
562 | set = SIMDR1_SYNCMD_SPI; | |
7ff0b53c | 563 | if (spi->mode & SPI_CS_HIGH) |
8ae7d442 | 564 | clr |= BIT(SIMDR1_SYNCAC_SHIFT); |
7ff0b53c | 565 | else |
8ae7d442 | 566 | set |= BIT(SIMDR1_SYNCAC_SHIFT); |
7ff0b53c | 567 | pm_runtime_get_sync(&p->pdev->dev); |
8ae7d442 KK |
568 | tmp = sh_msiof_read(p, SITMDR1) & ~clr; |
569 | sh_msiof_write(p, SITMDR1, tmp | set | SIMDR1_TRMD | SITMDR1_PCON); | |
570 | tmp = sh_msiof_read(p, SIRMDR1) & ~clr; | |
571 | sh_msiof_write(p, SIRMDR1, tmp | set); | |
c8935ef0 | 572 | pm_runtime_put(&p->pdev->dev); |
7ff0b53c GU |
573 | p->native_cs_high = spi->mode & SPI_CS_HIGH; |
574 | p->native_cs_inited = true; | |
1bd6363b | 575 | return 0; |
8051effc MD |
576 | } |
577 | ||
35c35fd9 | 578 | static int sh_msiof_prepare_message(struct spi_controller *ctlr, |
c833ff73 | 579 | struct spi_message *msg) |
8051effc | 580 | { |
35c35fd9 | 581 | struct sh_msiof_spi_priv *p = spi_controller_get_devdata(ctlr); |
c833ff73 | 582 | const struct spi_device *spi = msg->spi; |
b8761434 | 583 | u32 ss, cs_high; |
8051effc | 584 | |
c833ff73 | 585 | /* Configure pins before asserting CS */ |
9fda6693 | 586 | if (spi->cs_gpiod) { |
aa32f76e | 587 | ss = ctlr->unused_native_cs; |
b8761434 GU |
588 | cs_high = p->native_cs_high; |
589 | } else { | |
590 | ss = spi->chip_select; | |
591 | cs_high = !!(spi->mode & SPI_CS_HIGH); | |
592 | } | |
593 | sh_msiof_spi_set_pin_regs(p, ss, !!(spi->mode & SPI_CPOL), | |
c833ff73 GU |
594 | !!(spi->mode & SPI_CPHA), |
595 | !!(spi->mode & SPI_3WIRE), | |
b8761434 | 596 | !!(spi->mode & SPI_LSB_FIRST), cs_high); |
c833ff73 | 597 | return 0; |
8051effc MD |
598 | } |
599 | ||
76c02e71 GU |
600 | static int sh_msiof_spi_start(struct sh_msiof_spi_priv *p, void *rx_buf) |
601 | { | |
35c35fd9 | 602 | bool slave = spi_controller_is_slave(p->ctlr); |
cf9e4784 | 603 | int ret = 0; |
76c02e71 GU |
604 | |
605 | /* setup clock and rx/tx signals */ | |
cf9e4784 | 606 | if (!slave) |
8ae7d442 | 607 | ret = sh_msiof_modify_ctr_wait(p, 0, SICTR_TSCKE); |
76c02e71 | 608 | if (rx_buf && !ret) |
8ae7d442 | 609 | ret = sh_msiof_modify_ctr_wait(p, 0, SICTR_RXE); |
76c02e71 | 610 | if (!ret) |
8ae7d442 | 611 | ret = sh_msiof_modify_ctr_wait(p, 0, SICTR_TXE); |
76c02e71 GU |
612 | |
613 | /* start by setting frame bit */ | |
cf9e4784 | 614 | if (!ret && !slave) |
8ae7d442 | 615 | ret = sh_msiof_modify_ctr_wait(p, 0, SICTR_TFSE); |
76c02e71 GU |
616 | |
617 | return ret; | |
618 | } | |
619 | ||
620 | static int sh_msiof_spi_stop(struct sh_msiof_spi_priv *p, void *rx_buf) | |
621 | { | |
35c35fd9 | 622 | bool slave = spi_controller_is_slave(p->ctlr); |
cf9e4784 | 623 | int ret = 0; |
76c02e71 GU |
624 | |
625 | /* shut down frame, rx/tx and clock signals */ | |
cf9e4784 | 626 | if (!slave) |
8ae7d442 | 627 | ret = sh_msiof_modify_ctr_wait(p, SICTR_TFSE, 0); |
76c02e71 | 628 | if (!ret) |
8ae7d442 | 629 | ret = sh_msiof_modify_ctr_wait(p, SICTR_TXE, 0); |
76c02e71 | 630 | if (rx_buf && !ret) |
8ae7d442 | 631 | ret = sh_msiof_modify_ctr_wait(p, SICTR_RXE, 0); |
cf9e4784 | 632 | if (!ret && !slave) |
8ae7d442 | 633 | ret = sh_msiof_modify_ctr_wait(p, SICTR_TSCKE, 0); |
76c02e71 GU |
634 | |
635 | return ret; | |
636 | } | |
637 | ||
35c35fd9 | 638 | static int sh_msiof_slave_abort(struct spi_controller *ctlr) |
cf9e4784 | 639 | { |
35c35fd9 | 640 | struct sh_msiof_spi_priv *p = spi_controller_get_devdata(ctlr); |
cf9e4784 HN |
641 | |
642 | p->slave_aborted = true; | |
643 | complete(&p->done); | |
08ba7ae3 | 644 | complete(&p->done_txdma); |
cf9e4784 HN |
645 | return 0; |
646 | } | |
647 | ||
08ba7ae3 GU |
648 | static int sh_msiof_wait_for_completion(struct sh_msiof_spi_priv *p, |
649 | struct completion *x) | |
cf9e4784 | 650 | { |
35c35fd9 | 651 | if (spi_controller_is_slave(p->ctlr)) { |
08ba7ae3 | 652 | if (wait_for_completion_interruptible(x) || |
cf9e4784 HN |
653 | p->slave_aborted) { |
654 | dev_dbg(&p->pdev->dev, "interrupted\n"); | |
655 | return -EINTR; | |
656 | } | |
657 | } else { | |
08ba7ae3 | 658 | if (!wait_for_completion_timeout(x, HZ)) { |
cf9e4784 HN |
659 | dev_err(&p->pdev->dev, "timeout\n"); |
660 | return -ETIMEDOUT; | |
661 | } | |
662 | } | |
663 | ||
664 | return 0; | |
665 | } | |
666 | ||
8051effc MD |
667 | static int sh_msiof_spi_txrx_once(struct sh_msiof_spi_priv *p, |
668 | void (*tx_fifo)(struct sh_msiof_spi_priv *, | |
669 | const void *, int, int), | |
670 | void (*rx_fifo)(struct sh_msiof_spi_priv *, | |
671 | void *, int, int), | |
672 | const void *tx_buf, void *rx_buf, | |
673 | int words, int bits) | |
674 | { | |
675 | int fifo_shift; | |
676 | int ret; | |
677 | ||
678 | /* limit maximum word transfer to rx/tx fifo size */ | |
679 | if (tx_buf) | |
680 | words = min_t(int, words, p->tx_fifo_size); | |
681 | if (rx_buf) | |
682 | words = min_t(int, words, p->rx_fifo_size); | |
683 | ||
684 | /* the fifo contents need shifting */ | |
685 | fifo_shift = 32 - bits; | |
686 | ||
b0d0ce8b | 687 | /* default FIFO watermarks for PIO */ |
8ae7d442 | 688 | sh_msiof_write(p, SIFCTR, 0); |
b0d0ce8b | 689 | |
8051effc MD |
690 | /* setup msiof transfer mode registers */ |
691 | sh_msiof_spi_set_mode_regs(p, tx_buf, rx_buf, bits, words); | |
8ae7d442 | 692 | sh_msiof_write(p, SIIER, SIIER_TEOFE | SIIER_REOFE); |
8051effc MD |
693 | |
694 | /* write tx fifo */ | |
695 | if (tx_buf) | |
696 | tx_fifo(p, tx_buf, words, fifo_shift); | |
697 | ||
16735d02 | 698 | reinit_completion(&p->done); |
cf9e4784 | 699 | p->slave_aborted = false; |
76c02e71 GU |
700 | |
701 | ret = sh_msiof_spi_start(p, rx_buf); | |
8051effc MD |
702 | if (ret) { |
703 | dev_err(&p->pdev->dev, "failed to start hardware\n"); | |
75b82e23 | 704 | goto stop_ier; |
8051effc MD |
705 | } |
706 | ||
707 | /* wait for tx fifo to be emptied / rx fifo to be filled */ | |
08ba7ae3 | 708 | ret = sh_msiof_wait_for_completion(p, &p->done); |
cf9e4784 | 709 | if (ret) |
75b82e23 | 710 | goto stop_reset; |
8051effc MD |
711 | |
712 | /* read rx fifo */ | |
713 | if (rx_buf) | |
714 | rx_fifo(p, rx_buf, words, fifo_shift); | |
715 | ||
716 | /* clear status bits */ | |
717 | sh_msiof_reset_str(p); | |
718 | ||
76c02e71 | 719 | ret = sh_msiof_spi_stop(p, rx_buf); |
8051effc MD |
720 | if (ret) { |
721 | dev_err(&p->pdev->dev, "failed to shut down hardware\n"); | |
75b82e23 | 722 | return ret; |
8051effc MD |
723 | } |
724 | ||
725 | return words; | |
726 | ||
75b82e23 GU |
727 | stop_reset: |
728 | sh_msiof_reset_str(p); | |
729 | sh_msiof_spi_stop(p, rx_buf); | |
730 | stop_ier: | |
8ae7d442 | 731 | sh_msiof_write(p, SIIER, 0); |
8051effc MD |
732 | return ret; |
733 | } | |
734 | ||
b0d0ce8b GU |
735 | static void sh_msiof_dma_complete(void *arg) |
736 | { | |
08ba7ae3 | 737 | complete(arg); |
b0d0ce8b GU |
738 | } |
739 | ||
740 | static int sh_msiof_dma_once(struct sh_msiof_spi_priv *p, const void *tx, | |
741 | void *rx, unsigned int len) | |
742 | { | |
743 | u32 ier_bits = 0; | |
744 | struct dma_async_tx_descriptor *desc_tx = NULL, *desc_rx = NULL; | |
745 | dma_cookie_t cookie; | |
746 | int ret; | |
747 | ||
3e81b592 | 748 | /* First prepare and submit the DMA request(s), as this may fail */ |
b0d0ce8b | 749 | if (rx) { |
8ae7d442 | 750 | ier_bits |= SIIER_RDREQE | SIIER_RDMAE; |
35c35fd9 | 751 | desc_rx = dmaengine_prep_slave_single(p->ctlr->dma_rx, |
da779513 | 752 | p->rx_dma_addr, len, DMA_DEV_TO_MEM, |
b0d0ce8b | 753 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
a5e7c719 GU |
754 | if (!desc_rx) |
755 | return -EAGAIN; | |
b0d0ce8b | 756 | |
b0d0ce8b | 757 | desc_rx->callback = sh_msiof_dma_complete; |
08ba7ae3 | 758 | desc_rx->callback_param = &p->done; |
b0d0ce8b | 759 | cookie = dmaengine_submit(desc_rx); |
a5e7c719 GU |
760 | if (dma_submit_error(cookie)) |
761 | return cookie; | |
b0d0ce8b GU |
762 | } |
763 | ||
764 | if (tx) { | |
8ae7d442 | 765 | ier_bits |= SIIER_TDREQE | SIIER_TDMAE; |
35c35fd9 | 766 | dma_sync_single_for_device(p->ctlr->dma_tx->device->dev, |
3e81b592 | 767 | p->tx_dma_addr, len, DMA_TO_DEVICE); |
35c35fd9 | 768 | desc_tx = dmaengine_prep_slave_single(p->ctlr->dma_tx, |
da779513 | 769 | p->tx_dma_addr, len, DMA_MEM_TO_DEV, |
3e81b592 GU |
770 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
771 | if (!desc_tx) { | |
772 | ret = -EAGAIN; | |
773 | goto no_dma_tx; | |
774 | } | |
775 | ||
08ba7ae3 GU |
776 | desc_tx->callback = sh_msiof_dma_complete; |
777 | desc_tx->callback_param = &p->done_txdma; | |
b0d0ce8b GU |
778 | cookie = dmaengine_submit(desc_tx); |
779 | if (dma_submit_error(cookie)) { | |
780 | ret = cookie; | |
3e81b592 | 781 | goto no_dma_tx; |
b0d0ce8b | 782 | } |
b0d0ce8b GU |
783 | } |
784 | ||
3e81b592 | 785 | /* 1 stage FIFO watermarks for DMA */ |
8ae7d442 | 786 | sh_msiof_write(p, SIFCTR, SIFCTR_TFWM_1 | SIFCTR_RFWM_1); |
3e81b592 GU |
787 | |
788 | /* setup msiof transfer mode registers (32-bit words) */ | |
789 | sh_msiof_spi_set_mode_regs(p, tx, rx, 32, len / 4); | |
790 | ||
8ae7d442 | 791 | sh_msiof_write(p, SIIER, ier_bits); |
3e81b592 GU |
792 | |
793 | reinit_completion(&p->done); | |
08ba7ae3 GU |
794 | if (tx) |
795 | reinit_completion(&p->done_txdma); | |
cf9e4784 | 796 | p->slave_aborted = false; |
3e81b592 GU |
797 | |
798 | /* Now start DMA */ | |
3e81b592 | 799 | if (rx) |
35c35fd9 | 800 | dma_async_issue_pending(p->ctlr->dma_rx); |
7a9f957b | 801 | if (tx) |
35c35fd9 | 802 | dma_async_issue_pending(p->ctlr->dma_tx); |
3e81b592 | 803 | |
b0d0ce8b GU |
804 | ret = sh_msiof_spi_start(p, rx); |
805 | if (ret) { | |
806 | dev_err(&p->pdev->dev, "failed to start hardware\n"); | |
3e81b592 | 807 | goto stop_dma; |
b0d0ce8b GU |
808 | } |
809 | ||
08ba7ae3 GU |
810 | if (tx) { |
811 | /* wait for tx DMA completion */ | |
812 | ret = sh_msiof_wait_for_completion(p, &p->done_txdma); | |
813 | if (ret) | |
814 | goto stop_reset; | |
815 | } | |
b0d0ce8b | 816 | |
08ba7ae3 GU |
817 | if (rx) { |
818 | /* wait for rx DMA completion */ | |
819 | ret = sh_msiof_wait_for_completion(p, &p->done); | |
820 | if (ret) | |
821 | goto stop_reset; | |
89434c3c | 822 | |
8ae7d442 | 823 | sh_msiof_write(p, SIIER, 0); |
08ba7ae3 | 824 | } else { |
89434c3c | 825 | /* wait for tx fifo to be emptied */ |
8ae7d442 | 826 | sh_msiof_write(p, SIIER, SIIER_TEOFE); |
08ba7ae3 | 827 | ret = sh_msiof_wait_for_completion(p, &p->done); |
89434c3c GU |
828 | if (ret) |
829 | goto stop_reset; | |
830 | } | |
831 | ||
b0d0ce8b GU |
832 | /* clear status bits */ |
833 | sh_msiof_reset_str(p); | |
834 | ||
835 | ret = sh_msiof_spi_stop(p, rx); | |
836 | if (ret) { | |
837 | dev_err(&p->pdev->dev, "failed to shut down hardware\n"); | |
838 | return ret; | |
839 | } | |
840 | ||
841 | if (rx) | |
35c35fd9 GU |
842 | dma_sync_single_for_cpu(p->ctlr->dma_rx->device->dev, |
843 | p->rx_dma_addr, len, DMA_FROM_DEVICE); | |
b0d0ce8b GU |
844 | |
845 | return 0; | |
846 | ||
847 | stop_reset: | |
848 | sh_msiof_reset_str(p); | |
849 | sh_msiof_spi_stop(p, rx); | |
3e81b592 | 850 | stop_dma: |
b0d0ce8b | 851 | if (tx) |
35c35fd9 | 852 | dmaengine_terminate_all(p->ctlr->dma_tx); |
3e81b592 | 853 | no_dma_tx: |
b0d0ce8b | 854 | if (rx) |
35c35fd9 | 855 | dmaengine_terminate_all(p->ctlr->dma_rx); |
8ae7d442 | 856 | sh_msiof_write(p, SIIER, 0); |
b0d0ce8b GU |
857 | return ret; |
858 | } | |
859 | ||
860 | static void copy_bswap32(u32 *dst, const u32 *src, unsigned int words) | |
861 | { | |
862 | /* src or dst can be unaligned, but not both */ | |
863 | if ((unsigned long)src & 3) { | |
864 | while (words--) { | |
865 | *dst++ = swab32(get_unaligned(src)); | |
866 | src++; | |
867 | } | |
868 | } else if ((unsigned long)dst & 3) { | |
869 | while (words--) { | |
870 | put_unaligned(swab32(*src++), dst); | |
871 | dst++; | |
872 | } | |
873 | } else { | |
874 | while (words--) | |
875 | *dst++ = swab32(*src++); | |
876 | } | |
877 | } | |
878 | ||
879 | static void copy_wswap32(u32 *dst, const u32 *src, unsigned int words) | |
880 | { | |
881 | /* src or dst can be unaligned, but not both */ | |
882 | if ((unsigned long)src & 3) { | |
883 | while (words--) { | |
884 | *dst++ = swahw32(get_unaligned(src)); | |
885 | src++; | |
886 | } | |
887 | } else if ((unsigned long)dst & 3) { | |
888 | while (words--) { | |
889 | put_unaligned(swahw32(*src++), dst); | |
890 | dst++; | |
891 | } | |
892 | } else { | |
893 | while (words--) | |
894 | *dst++ = swahw32(*src++); | |
895 | } | |
896 | } | |
897 | ||
898 | static void copy_plain32(u32 *dst, const u32 *src, unsigned int words) | |
899 | { | |
900 | memcpy(dst, src, words * 4); | |
901 | } | |
902 | ||
35c35fd9 | 903 | static int sh_msiof_transfer_one(struct spi_controller *ctlr, |
1bd6363b GU |
904 | struct spi_device *spi, |
905 | struct spi_transfer *t) | |
8051effc | 906 | { |
35c35fd9 | 907 | struct sh_msiof_spi_priv *p = spi_controller_get_devdata(ctlr); |
b0d0ce8b | 908 | void (*copy32)(u32 *, const u32 *, unsigned int); |
8051effc MD |
909 | void (*tx_fifo)(struct sh_msiof_spi_priv *, const void *, int, int); |
910 | void (*rx_fifo)(struct sh_msiof_spi_priv *, void *, int, int); | |
0312d591 GU |
911 | const void *tx_buf = t->tx_buf; |
912 | void *rx_buf = t->rx_buf; | |
913 | unsigned int len = t->len; | |
914 | unsigned int bits = t->bits_per_word; | |
915 | unsigned int bytes_per_word; | |
916 | unsigned int words; | |
8051effc | 917 | int n; |
9dabb3f3 | 918 | bool swab; |
b0d0ce8b GU |
919 | int ret; |
920 | ||
fedd6940 GU |
921 | /* reset registers */ |
922 | sh_msiof_spi_reset_regs(p); | |
923 | ||
b0d0ce8b | 924 | /* setup clocks (clock already enabled in chipselect()) */ |
35c35fd9 | 925 | if (!spi_controller_is_slave(p->ctlr)) |
cf9e4784 | 926 | sh_msiof_spi_set_clk_regs(p, clk_get_rate(p->clk), t->speed_hz); |
b0d0ce8b | 927 | |
35c35fd9 | 928 | while (ctlr->dma_tx && len > 15) { |
b0d0ce8b GU |
929 | /* |
930 | * DMA supports 32-bit words only, hence pack 8-bit and 16-bit | |
931 | * words, with byte resp. word swapping. | |
932 | */ | |
fe78d0b7 KM |
933 | unsigned int l = 0; |
934 | ||
935 | if (tx_buf) | |
d05e3ead | 936 | l = min(round_down(len, 4), p->tx_fifo_size * 4); |
fe78d0b7 | 937 | if (rx_buf) |
d05e3ead | 938 | l = min(round_down(len, 4), p->rx_fifo_size * 4); |
b0d0ce8b GU |
939 | |
940 | if (bits <= 8) { | |
b0d0ce8b GU |
941 | copy32 = copy_bswap32; |
942 | } else if (bits <= 16) { | |
b0d0ce8b GU |
943 | copy32 = copy_wswap32; |
944 | } else { | |
945 | copy32 = copy_plain32; | |
946 | } | |
947 | ||
948 | if (tx_buf) | |
949 | copy32(p->tx_dma_page, tx_buf, l / 4); | |
8051effc | 950 | |
b0d0ce8b | 951 | ret = sh_msiof_dma_once(p, tx_buf, rx_buf, l); |
279d2378 | 952 | if (ret == -EAGAIN) { |
5d8e614f GU |
953 | dev_warn_once(&p->pdev->dev, |
954 | "DMA not available, falling back to PIO\n"); | |
279d2378 GU |
955 | break; |
956 | } | |
b0d0ce8b GU |
957 | if (ret) |
958 | return ret; | |
959 | ||
960 | if (rx_buf) { | |
961 | copy32(rx_buf, p->rx_dma_page, l / 4); | |
962 | rx_buf += l; | |
963 | } | |
964 | if (tx_buf) | |
965 | tx_buf += l; | |
966 | ||
967 | len -= l; | |
968 | if (!len) | |
969 | return 0; | |
970 | } | |
8051effc | 971 | |
916d9802 | 972 | if (bits <= 8 && len > 15) { |
9dabb3f3 GL |
973 | bits = 32; |
974 | swab = true; | |
975 | } else { | |
976 | swab = false; | |
977 | } | |
978 | ||
8051effc MD |
979 | /* setup bytes per word and fifo read/write functions */ |
980 | if (bits <= 8) { | |
981 | bytes_per_word = 1; | |
982 | tx_fifo = sh_msiof_spi_write_fifo_8; | |
983 | rx_fifo = sh_msiof_spi_read_fifo_8; | |
984 | } else if (bits <= 16) { | |
985 | bytes_per_word = 2; | |
0312d591 | 986 | if ((unsigned long)tx_buf & 0x01) |
8051effc MD |
987 | tx_fifo = sh_msiof_spi_write_fifo_16u; |
988 | else | |
989 | tx_fifo = sh_msiof_spi_write_fifo_16; | |
990 | ||
0312d591 | 991 | if ((unsigned long)rx_buf & 0x01) |
8051effc MD |
992 | rx_fifo = sh_msiof_spi_read_fifo_16u; |
993 | else | |
994 | rx_fifo = sh_msiof_spi_read_fifo_16; | |
9dabb3f3 GL |
995 | } else if (swab) { |
996 | bytes_per_word = 4; | |
0312d591 | 997 | if ((unsigned long)tx_buf & 0x03) |
9dabb3f3 GL |
998 | tx_fifo = sh_msiof_spi_write_fifo_s32u; |
999 | else | |
1000 | tx_fifo = sh_msiof_spi_write_fifo_s32; | |
1001 | ||
0312d591 | 1002 | if ((unsigned long)rx_buf & 0x03) |
9dabb3f3 GL |
1003 | rx_fifo = sh_msiof_spi_read_fifo_s32u; |
1004 | else | |
1005 | rx_fifo = sh_msiof_spi_read_fifo_s32; | |
8051effc MD |
1006 | } else { |
1007 | bytes_per_word = 4; | |
0312d591 | 1008 | if ((unsigned long)tx_buf & 0x03) |
8051effc MD |
1009 | tx_fifo = sh_msiof_spi_write_fifo_32u; |
1010 | else | |
1011 | tx_fifo = sh_msiof_spi_write_fifo_32; | |
1012 | ||
0312d591 | 1013 | if ((unsigned long)rx_buf & 0x03) |
8051effc MD |
1014 | rx_fifo = sh_msiof_spi_read_fifo_32u; |
1015 | else | |
1016 | rx_fifo = sh_msiof_spi_read_fifo_32; | |
1017 | } | |
1018 | ||
8051effc | 1019 | /* transfer in fifo sized chunks */ |
0312d591 GU |
1020 | words = len / bytes_per_word; |
1021 | ||
1022 | while (words > 0) { | |
1023 | n = sh_msiof_spi_txrx_once(p, tx_fifo, rx_fifo, tx_buf, rx_buf, | |
8051effc MD |
1024 | words, bits); |
1025 | if (n < 0) | |
75b82e23 | 1026 | return n; |
8051effc | 1027 | |
0312d591 GU |
1028 | if (tx_buf) |
1029 | tx_buf += n * bytes_per_word; | |
1030 | if (rx_buf) | |
1031 | rx_buf += n * bytes_per_word; | |
8051effc | 1032 | words -= n; |
916d9802 HNA |
1033 | |
1034 | if (words == 0 && (len % bytes_per_word)) { | |
1035 | words = len % bytes_per_word; | |
1036 | bits = t->bits_per_word; | |
1037 | bytes_per_word = 1; | |
1038 | tx_fifo = sh_msiof_spi_write_fifo_8; | |
1039 | rx_fifo = sh_msiof_spi_read_fifo_8; | |
1040 | } | |
8051effc MD |
1041 | } |
1042 | ||
8051effc MD |
1043 | return 0; |
1044 | } | |
1045 | ||
50a7e23f | 1046 | static const struct sh_msiof_chipdata sh_data = { |
0e836c3b | 1047 | .bits_per_word_mask = SPI_BPW_RANGE_MASK(8, 32), |
50a7e23f GU |
1048 | .tx_fifo_size = 64, |
1049 | .rx_fifo_size = 64, | |
35c35fd9 | 1050 | .ctlr_flags = 0, |
51093cba | 1051 | .min_div_pow = 0, |
61a8dec5 GU |
1052 | }; |
1053 | ||
1054 | static const struct sh_msiof_chipdata rcar_gen2_data = { | |
0e836c3b GU |
1055 | .bits_per_word_mask = SPI_BPW_MASK(8) | SPI_BPW_MASK(16) | |
1056 | SPI_BPW_MASK(24) | SPI_BPW_MASK(32), | |
61a8dec5 GU |
1057 | .tx_fifo_size = 64, |
1058 | .rx_fifo_size = 64, | |
35c35fd9 | 1059 | .ctlr_flags = SPI_CONTROLLER_MUST_TX, |
51093cba | 1060 | .min_div_pow = 0, |
beb74bb0 GU |
1061 | }; |
1062 | ||
61a8dec5 | 1063 | static const struct sh_msiof_chipdata rcar_gen3_data = { |
0e836c3b GU |
1064 | .bits_per_word_mask = SPI_BPW_MASK(8) | SPI_BPW_MASK(16) | |
1065 | SPI_BPW_MASK(24) | SPI_BPW_MASK(32), | |
beb74bb0 | 1066 | .tx_fifo_size = 64, |
fe78d0b7 | 1067 | .rx_fifo_size = 64, |
35c35fd9 | 1068 | .ctlr_flags = SPI_CONTROLLER_MUST_TX, |
51093cba | 1069 | .min_div_pow = 1, |
50a7e23f GU |
1070 | }; |
1071 | ||
1072 | static const struct of_device_id sh_msiof_match[] = { | |
50a7e23f | 1073 | { .compatible = "renesas,sh-mobile-msiof", .data = &sh_data }, |
bdacfc7b FC |
1074 | { .compatible = "renesas,msiof-r8a7743", .data = &rcar_gen2_data }, |
1075 | { .compatible = "renesas,msiof-r8a7745", .data = &rcar_gen2_data }, | |
61a8dec5 GU |
1076 | { .compatible = "renesas,msiof-r8a7790", .data = &rcar_gen2_data }, |
1077 | { .compatible = "renesas,msiof-r8a7791", .data = &rcar_gen2_data }, | |
1078 | { .compatible = "renesas,msiof-r8a7792", .data = &rcar_gen2_data }, | |
1079 | { .compatible = "renesas,msiof-r8a7793", .data = &rcar_gen2_data }, | |
1080 | { .compatible = "renesas,msiof-r8a7794", .data = &rcar_gen2_data }, | |
1081 | { .compatible = "renesas,rcar-gen2-msiof", .data = &rcar_gen2_data }, | |
1082 | { .compatible = "renesas,msiof-r8a7796", .data = &rcar_gen3_data }, | |
1083 | { .compatible = "renesas,rcar-gen3-msiof", .data = &rcar_gen3_data }, | |
264c3e8d | 1084 | { .compatible = "renesas,sh-msiof", .data = &sh_data }, /* Deprecated */ |
50a7e23f GU |
1085 | {}, |
1086 | }; | |
1087 | MODULE_DEVICE_TABLE(of, sh_msiof_match); | |
1088 | ||
cf9c86ef BH |
1089 | #ifdef CONFIG_OF |
1090 | static struct sh_msiof_spi_info *sh_msiof_spi_parse_dt(struct device *dev) | |
1091 | { | |
1092 | struct sh_msiof_spi_info *info; | |
1093 | struct device_node *np = dev->of_node; | |
32d3b2d1 | 1094 | u32 num_cs = 1; |
cf9c86ef BH |
1095 | |
1096 | info = devm_kzalloc(dev, sizeof(struct sh_msiof_spi_info), GFP_KERNEL); | |
1e8231b7 | 1097 | if (!info) |
cf9c86ef | 1098 | return NULL; |
cf9c86ef | 1099 | |
cf9e4784 HN |
1100 | info->mode = of_property_read_bool(np, "spi-slave") ? MSIOF_SPI_SLAVE |
1101 | : MSIOF_SPI_MASTER; | |
1102 | ||
cf9c86ef | 1103 | /* Parse the MSIOF properties */ |
cf9e4784 HN |
1104 | if (info->mode == MSIOF_SPI_MASTER) |
1105 | of_property_read_u32(np, "num-cs", &num_cs); | |
cf9c86ef BH |
1106 | of_property_read_u32(np, "renesas,tx-fifo-size", |
1107 | &info->tx_fifo_override); | |
1108 | of_property_read_u32(np, "renesas,rx-fifo-size", | |
1109 | &info->rx_fifo_override); | |
3110628d YS |
1110 | of_property_read_u32(np, "renesas,dtdl", &info->dtdl); |
1111 | of_property_read_u32(np, "renesas,syncdl", &info->syncdl); | |
cf9c86ef BH |
1112 | |
1113 | info->num_chipselect = num_cs; | |
1114 | ||
1115 | return info; | |
1116 | } | |
1117 | #else | |
1118 | static struct sh_msiof_spi_info *sh_msiof_spi_parse_dt(struct device *dev) | |
1119 | { | |
1120 | return NULL; | |
1121 | } | |
1122 | #endif | |
1123 | ||
b0d0ce8b GU |
1124 | static struct dma_chan *sh_msiof_request_dma_chan(struct device *dev, |
1125 | enum dma_transfer_direction dir, unsigned int id, dma_addr_t port_addr) | |
1126 | { | |
1127 | dma_cap_mask_t mask; | |
1128 | struct dma_chan *chan; | |
1129 | struct dma_slave_config cfg; | |
1130 | int ret; | |
1131 | ||
1132 | dma_cap_zero(mask); | |
1133 | dma_cap_set(DMA_SLAVE, mask); | |
1134 | ||
a6be4de6 GU |
1135 | chan = dma_request_slave_channel_compat(mask, shdma_chan_filter, |
1136 | (void *)(unsigned long)id, dev, | |
1137 | dir == DMA_MEM_TO_DEV ? "tx" : "rx"); | |
b0d0ce8b | 1138 | if (!chan) { |
a6be4de6 | 1139 | dev_warn(dev, "dma_request_slave_channel_compat failed\n"); |
b0d0ce8b GU |
1140 | return NULL; |
1141 | } | |
1142 | ||
1143 | memset(&cfg, 0, sizeof(cfg)); | |
b0d0ce8b | 1144 | cfg.direction = dir; |
52fba2b8 | 1145 | if (dir == DMA_MEM_TO_DEV) { |
b0d0ce8b | 1146 | cfg.dst_addr = port_addr; |
52fba2b8 GU |
1147 | cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; |
1148 | } else { | |
b0d0ce8b | 1149 | cfg.src_addr = port_addr; |
52fba2b8 GU |
1150 | cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; |
1151 | } | |
b0d0ce8b GU |
1152 | |
1153 | ret = dmaengine_slave_config(chan, &cfg); | |
1154 | if (ret) { | |
1155 | dev_warn(dev, "dmaengine_slave_config failed %d\n", ret); | |
1156 | dma_release_channel(chan); | |
1157 | return NULL; | |
1158 | } | |
1159 | ||
1160 | return chan; | |
1161 | } | |
1162 | ||
1163 | static int sh_msiof_request_dma(struct sh_msiof_spi_priv *p) | |
1164 | { | |
1165 | struct platform_device *pdev = p->pdev; | |
1166 | struct device *dev = &pdev->dev; | |
f70351ae | 1167 | const struct sh_msiof_spi_info *info = p->info; |
a6be4de6 | 1168 | unsigned int dma_tx_id, dma_rx_id; |
b0d0ce8b | 1169 | const struct resource *res; |
35c35fd9 | 1170 | struct spi_controller *ctlr; |
5dabcf2f | 1171 | struct device *tx_dev, *rx_dev; |
b0d0ce8b | 1172 | |
a6be4de6 GU |
1173 | if (dev->of_node) { |
1174 | /* In the OF case we will get the slave IDs from the DT */ | |
1175 | dma_tx_id = 0; | |
1176 | dma_rx_id = 0; | |
1177 | } else if (info && info->dma_tx_id && info->dma_rx_id) { | |
1178 | dma_tx_id = info->dma_tx_id; | |
1179 | dma_rx_id = info->dma_rx_id; | |
1180 | } else { | |
1181 | /* The driver assumes no error */ | |
1182 | return 0; | |
1183 | } | |
b0d0ce8b GU |
1184 | |
1185 | /* The DMA engine uses the second register set, if present */ | |
1186 | res = platform_get_resource(pdev, IORESOURCE_MEM, 1); | |
1187 | if (!res) | |
1188 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1189 | ||
35c35fd9 GU |
1190 | ctlr = p->ctlr; |
1191 | ctlr->dma_tx = sh_msiof_request_dma_chan(dev, DMA_MEM_TO_DEV, | |
8ae7d442 | 1192 | dma_tx_id, res->start + SITFDR); |
35c35fd9 | 1193 | if (!ctlr->dma_tx) |
b0d0ce8b GU |
1194 | return -ENODEV; |
1195 | ||
35c35fd9 | 1196 | ctlr->dma_rx = sh_msiof_request_dma_chan(dev, DMA_DEV_TO_MEM, |
8ae7d442 | 1197 | dma_rx_id, res->start + SIRFDR); |
35c35fd9 | 1198 | if (!ctlr->dma_rx) |
b0d0ce8b GU |
1199 | goto free_tx_chan; |
1200 | ||
1201 | p->tx_dma_page = (void *)__get_free_page(GFP_KERNEL | GFP_DMA); | |
1202 | if (!p->tx_dma_page) | |
1203 | goto free_rx_chan; | |
1204 | ||
1205 | p->rx_dma_page = (void *)__get_free_page(GFP_KERNEL | GFP_DMA); | |
1206 | if (!p->rx_dma_page) | |
1207 | goto free_tx_page; | |
1208 | ||
35c35fd9 | 1209 | tx_dev = ctlr->dma_tx->device->dev; |
5dabcf2f | 1210 | p->tx_dma_addr = dma_map_single(tx_dev, p->tx_dma_page, PAGE_SIZE, |
b0d0ce8b | 1211 | DMA_TO_DEVICE); |
5dabcf2f | 1212 | if (dma_mapping_error(tx_dev, p->tx_dma_addr)) |
b0d0ce8b GU |
1213 | goto free_rx_page; |
1214 | ||
35c35fd9 | 1215 | rx_dev = ctlr->dma_rx->device->dev; |
5dabcf2f | 1216 | p->rx_dma_addr = dma_map_single(rx_dev, p->rx_dma_page, PAGE_SIZE, |
b0d0ce8b | 1217 | DMA_FROM_DEVICE); |
5dabcf2f | 1218 | if (dma_mapping_error(rx_dev, p->rx_dma_addr)) |
b0d0ce8b GU |
1219 | goto unmap_tx_page; |
1220 | ||
1221 | dev_info(dev, "DMA available"); | |
1222 | return 0; | |
1223 | ||
1224 | unmap_tx_page: | |
5dabcf2f | 1225 | dma_unmap_single(tx_dev, p->tx_dma_addr, PAGE_SIZE, DMA_TO_DEVICE); |
b0d0ce8b GU |
1226 | free_rx_page: |
1227 | free_page((unsigned long)p->rx_dma_page); | |
1228 | free_tx_page: | |
1229 | free_page((unsigned long)p->tx_dma_page); | |
1230 | free_rx_chan: | |
35c35fd9 | 1231 | dma_release_channel(ctlr->dma_rx); |
b0d0ce8b | 1232 | free_tx_chan: |
35c35fd9 GU |
1233 | dma_release_channel(ctlr->dma_tx); |
1234 | ctlr->dma_tx = NULL; | |
b0d0ce8b GU |
1235 | return -ENODEV; |
1236 | } | |
1237 | ||
1238 | static void sh_msiof_release_dma(struct sh_msiof_spi_priv *p) | |
1239 | { | |
35c35fd9 | 1240 | struct spi_controller *ctlr = p->ctlr; |
b0d0ce8b | 1241 | |
35c35fd9 | 1242 | if (!ctlr->dma_tx) |
b0d0ce8b GU |
1243 | return; |
1244 | ||
35c35fd9 GU |
1245 | dma_unmap_single(ctlr->dma_rx->device->dev, p->rx_dma_addr, PAGE_SIZE, |
1246 | DMA_FROM_DEVICE); | |
1247 | dma_unmap_single(ctlr->dma_tx->device->dev, p->tx_dma_addr, PAGE_SIZE, | |
1248 | DMA_TO_DEVICE); | |
b0d0ce8b GU |
1249 | free_page((unsigned long)p->rx_dma_page); |
1250 | free_page((unsigned long)p->tx_dma_page); | |
35c35fd9 GU |
1251 | dma_release_channel(ctlr->dma_rx); |
1252 | dma_release_channel(ctlr->dma_tx); | |
b0d0ce8b GU |
1253 | } |
1254 | ||
8051effc MD |
1255 | static int sh_msiof_spi_probe(struct platform_device *pdev) |
1256 | { | |
35c35fd9 | 1257 | struct spi_controller *ctlr; |
a6802cc0 | 1258 | const struct sh_msiof_chipdata *chipdata; |
cf9e4784 | 1259 | struct sh_msiof_spi_info *info; |
8051effc | 1260 | struct sh_msiof_spi_priv *p; |
8051effc MD |
1261 | int i; |
1262 | int ret; | |
1263 | ||
ecb1596a GU |
1264 | chipdata = of_device_get_match_data(&pdev->dev); |
1265 | if (chipdata) { | |
cf9e4784 | 1266 | info = sh_msiof_spi_parse_dt(&pdev->dev); |
50a7e23f | 1267 | } else { |
a6802cc0 | 1268 | chipdata = (const void *)pdev->id_entry->driver_data; |
cf9e4784 | 1269 | info = dev_get_platdata(&pdev->dev); |
50a7e23f | 1270 | } |
cf9c86ef | 1271 | |
cf9e4784 | 1272 | if (!info) { |
cf9c86ef | 1273 | dev_err(&pdev->dev, "failed to obtain device info\n"); |
cf9e4784 | 1274 | return -ENXIO; |
cf9c86ef BH |
1275 | } |
1276 | ||
cf9e4784 | 1277 | if (info->mode == MSIOF_SPI_SLAVE) |
35c35fd9 GU |
1278 | ctlr = spi_alloc_slave(&pdev->dev, |
1279 | sizeof(struct sh_msiof_spi_priv)); | |
cf9e4784 | 1280 | else |
35c35fd9 GU |
1281 | ctlr = spi_alloc_master(&pdev->dev, |
1282 | sizeof(struct sh_msiof_spi_priv)); | |
1283 | if (ctlr == NULL) | |
cf9e4784 HN |
1284 | return -ENOMEM; |
1285 | ||
35c35fd9 | 1286 | p = spi_controller_get_devdata(ctlr); |
cf9e4784 HN |
1287 | |
1288 | platform_set_drvdata(pdev, p); | |
35c35fd9 | 1289 | p->ctlr = ctlr; |
cf9e4784 | 1290 | p->info = info; |
51093cba | 1291 | p->min_div_pow = chipdata->min_div_pow; |
cf9e4784 | 1292 | |
8051effc | 1293 | init_completion(&p->done); |
08ba7ae3 | 1294 | init_completion(&p->done_txdma); |
8051effc | 1295 | |
b4dd05de | 1296 | p->clk = devm_clk_get(&pdev->dev, NULL); |
8051effc | 1297 | if (IS_ERR(p->clk)) { |
078b6ead | 1298 | dev_err(&pdev->dev, "cannot get clock\n"); |
8051effc MD |
1299 | ret = PTR_ERR(p->clk); |
1300 | goto err1; | |
1301 | } | |
1302 | ||
8051effc | 1303 | i = platform_get_irq(pdev, 0); |
b4dd05de | 1304 | if (i < 0) { |
f34c6e62 | 1305 | ret = i; |
b4dd05de | 1306 | goto err1; |
8051effc | 1307 | } |
b4dd05de | 1308 | |
920d947a | 1309 | p->mapbase = devm_platform_ioremap_resource(pdev, 0); |
b4dd05de LP |
1310 | if (IS_ERR(p->mapbase)) { |
1311 | ret = PTR_ERR(p->mapbase); | |
1312 | goto err1; | |
8051effc MD |
1313 | } |
1314 | ||
b4dd05de LP |
1315 | ret = devm_request_irq(&pdev->dev, i, sh_msiof_spi_irq, 0, |
1316 | dev_name(&pdev->dev), p); | |
8051effc MD |
1317 | if (ret) { |
1318 | dev_err(&pdev->dev, "unable to request irq\n"); | |
b4dd05de | 1319 | goto err1; |
8051effc MD |
1320 | } |
1321 | ||
1322 | p->pdev = pdev; | |
1323 | pm_runtime_enable(&pdev->dev); | |
1324 | ||
8051effc | 1325 | /* Platform data may override FIFO sizes */ |
a6802cc0 GU |
1326 | p->tx_fifo_size = chipdata->tx_fifo_size; |
1327 | p->rx_fifo_size = chipdata->rx_fifo_size; | |
8051effc MD |
1328 | if (p->info->tx_fifo_override) |
1329 | p->tx_fifo_size = p->info->tx_fifo_override; | |
1330 | if (p->info->rx_fifo_override) | |
1331 | p->rx_fifo_size = p->info->rx_fifo_override; | |
1332 | ||
35c35fd9 GU |
1333 | /* init controller code */ |
1334 | ctlr->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH; | |
1335 | ctlr->mode_bits |= SPI_LSB_FIRST | SPI_3WIRE; | |
1336 | ctlr->flags = chipdata->ctlr_flags; | |
1337 | ctlr->bus_num = pdev->id; | |
aa32f76e | 1338 | ctlr->num_chipselect = p->info->num_chipselect; |
35c35fd9 GU |
1339 | ctlr->dev.of_node = pdev->dev.of_node; |
1340 | ctlr->setup = sh_msiof_spi_setup; | |
1341 | ctlr->prepare_message = sh_msiof_prepare_message; | |
1342 | ctlr->slave_abort = sh_msiof_slave_abort; | |
0e836c3b | 1343 | ctlr->bits_per_word_mask = chipdata->bits_per_word_mask; |
35c35fd9 GU |
1344 | ctlr->auto_runtime_pm = true; |
1345 | ctlr->transfer_one = sh_msiof_transfer_one; | |
9fda6693 | 1346 | ctlr->use_gpio_descriptors = true; |
aa32f76e | 1347 | ctlr->max_native_cs = MAX_SS; |
8051effc | 1348 | |
b0d0ce8b GU |
1349 | ret = sh_msiof_request_dma(p); |
1350 | if (ret < 0) | |
1351 | dev_warn(&pdev->dev, "DMA not available, using PIO\n"); | |
1352 | ||
35c35fd9 | 1353 | ret = devm_spi_register_controller(&pdev->dev, ctlr); |
1bd6363b | 1354 | if (ret < 0) { |
35c35fd9 | 1355 | dev_err(&pdev->dev, "devm_spi_register_controller error.\n"); |
1bd6363b GU |
1356 | goto err2; |
1357 | } | |
8051effc | 1358 | |
1bd6363b | 1359 | return 0; |
8051effc | 1360 | |
1bd6363b | 1361 | err2: |
b0d0ce8b | 1362 | sh_msiof_release_dma(p); |
8051effc | 1363 | pm_runtime_disable(&pdev->dev); |
8051effc | 1364 | err1: |
35c35fd9 | 1365 | spi_controller_put(ctlr); |
8051effc MD |
1366 | return ret; |
1367 | } | |
1368 | ||
1369 | static int sh_msiof_spi_remove(struct platform_device *pdev) | |
1370 | { | |
b0d0ce8b GU |
1371 | struct sh_msiof_spi_priv *p = platform_get_drvdata(pdev); |
1372 | ||
1373 | sh_msiof_release_dma(p); | |
1bd6363b | 1374 | pm_runtime_disable(&pdev->dev); |
1bd6363b | 1375 | return 0; |
8051effc MD |
1376 | } |
1377 | ||
3789c852 | 1378 | static const struct platform_device_id spi_driver_ids[] = { |
50a7e23f | 1379 | { "spi_sh_msiof", (kernel_ulong_t)&sh_data }, |
cf9c86ef BH |
1380 | {}, |
1381 | }; | |
50a7e23f | 1382 | MODULE_DEVICE_TABLE(platform, spi_driver_ids); |
cf9c86ef | 1383 | |
ffa69d6a GI |
1384 | #ifdef CONFIG_PM_SLEEP |
1385 | static int sh_msiof_spi_suspend(struct device *dev) | |
1386 | { | |
07c7df3e | 1387 | struct sh_msiof_spi_priv *p = dev_get_drvdata(dev); |
ffa69d6a | 1388 | |
35c35fd9 | 1389 | return spi_controller_suspend(p->ctlr); |
ffa69d6a GI |
1390 | } |
1391 | ||
1392 | static int sh_msiof_spi_resume(struct device *dev) | |
1393 | { | |
07c7df3e | 1394 | struct sh_msiof_spi_priv *p = dev_get_drvdata(dev); |
ffa69d6a | 1395 | |
35c35fd9 | 1396 | return spi_controller_resume(p->ctlr); |
ffa69d6a GI |
1397 | } |
1398 | ||
1399 | static SIMPLE_DEV_PM_OPS(sh_msiof_spi_pm_ops, sh_msiof_spi_suspend, | |
1400 | sh_msiof_spi_resume); | |
1401 | #define DEV_PM_OPS &sh_msiof_spi_pm_ops | |
1402 | #else | |
1403 | #define DEV_PM_OPS NULL | |
1404 | #endif /* CONFIG_PM_SLEEP */ | |
1405 | ||
8051effc MD |
1406 | static struct platform_driver sh_msiof_spi_drv = { |
1407 | .probe = sh_msiof_spi_probe, | |
1408 | .remove = sh_msiof_spi_remove, | |
50a7e23f | 1409 | .id_table = spi_driver_ids, |
8051effc MD |
1410 | .driver = { |
1411 | .name = "spi_sh_msiof", | |
ffa69d6a | 1412 | .pm = DEV_PM_OPS, |
691ee4ed | 1413 | .of_match_table = of_match_ptr(sh_msiof_match), |
8051effc MD |
1414 | }, |
1415 | }; | |
940ab889 | 1416 | module_platform_driver(sh_msiof_spi_drv); |
8051effc | 1417 | |
35c35fd9 | 1418 | MODULE_DESCRIPTION("SuperH MSIOF SPI Controller Interface Driver"); |
8051effc MD |
1419 | MODULE_AUTHOR("Magnus Damm"); |
1420 | MODULE_LICENSE("GPL v2"); | |
1421 | MODULE_ALIAS("platform:spi_sh_msiof"); |