]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/staging/imx-drm/ipu-v3/ipu-common.c
projects / mirror_ubuntu-hirsute-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
imx-drm: ipu-common: add ipu_map_irq to request non-IDMAC interrupts
[mirror_ubuntu-hirsute-kernel.git] / drivers / staging / imx-drm / ipu-v3 / ipu-common.c
CommitLineData
aecfbdb1
SH		 1/*
2 * Copyright (c) 2010 Sascha Hauer <s.hauer@pengutronix.de>
3 * Copyright (C) 2005-2009 Freescale Semiconductor, Inc.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2 of the License, or (at your
8 * option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
12 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
13 * for more details.
14 */
15#include <linux/module.h>
16#include <linux/export.h>
17#include <linux/types.h>
6c64155d 18#include <linux/reset.h>
aecfbdb1
SH		 19#include <linux/platform_device.h>
20#include <linux/err.h>
21#include <linux/spinlock.h>
22#include <linux/delay.h>
23#include <linux/interrupt.h>
24#include <linux/io.h>
25#include <linux/clk.h>
26#include <linux/list.h>
27#include <linux/irq.h>
de88cbb7 28#include <linux/irqchip/chained_irq.h>
b728766c 29#include <linux/irqdomain.h>
aecfbdb1 30#include <linux/of_device.h>
aecfbdb1 31
7cb17797
PZ		 32#include <drm/drm_fourcc.h>
33
aecfbdb1
SH		 34#include "imx-ipu-v3.h"
35#include "ipu-prv.h"
36
37static inline u32 ipu_cm_read(struct ipu_soc *ipu, unsigned offset)
38{
39 return readl(ipu->cm_reg + offset);
40}
41
42static inline void ipu_cm_write(struct ipu_soc *ipu, u32 value, unsigned offset)
43{
44 writel(value, ipu->cm_reg + offset);
45}
46
47static inline u32 ipu_idmac_read(struct ipu_soc *ipu, unsigned offset)
48{
49 return readl(ipu->idmac_reg + offset);
50}
51
52static inline void ipu_idmac_write(struct ipu_soc *ipu, u32 value,
53 unsigned offset)
54{
55 writel(value, ipu->idmac_reg + offset);
56}
57
58void ipu_srm_dp_sync_update(struct ipu_soc *ipu)
59{
60 u32 val;
61
62 val = ipu_cm_read(ipu, IPU_SRM_PRI2);
63 val |= 0x8;
64 ipu_cm_write(ipu, val, IPU_SRM_PRI2);
65}
66EXPORT_SYMBOL_GPL(ipu_srm_dp_sync_update);
67
68struct ipu_ch_param __iomem *ipu_get_cpmem(struct ipuv3_channel *channel)
69{
70 struct ipu_soc *ipu = channel->ipu;
71
72 return ipu->cpmem_base + channel->num;
73}
74EXPORT_SYMBOL_GPL(ipu_get_cpmem);
75
76void ipu_cpmem_set_high_priority(struct ipuv3_channel *channel)
77{
78 struct ipu_soc *ipu = channel->ipu;
79 struct ipu_ch_param __iomem *p = ipu_get_cpmem(channel);
80 u32 val;
81
82 if (ipu->ipu_type == IPUV3EX)
83 ipu_ch_param_write_field(p, IPU_FIELD_ID, 1);
84
85 val = ipu_idmac_read(ipu, IDMAC_CHA_PRI(channel->num));
86 val |= 1 << (channel->num % 32);
87 ipu_idmac_write(ipu, val, IDMAC_CHA_PRI(channel->num));
88};
89EXPORT_SYMBOL_GPL(ipu_cpmem_set_high_priority);
90
91void ipu_ch_param_write_field(struct ipu_ch_param __iomem *base, u32 wbs, u32 v)
92{
93 u32 bit = (wbs >> 8) % 160;
94 u32 size = wbs & 0xff;
95 u32 word = (wbs >> 8) / 160;
96 u32 i = bit / 32;
97 u32 ofs = bit % 32;
98 u32 mask = (1 << size) - 1;
99 u32 val;
100
101 pr_debug("%s %d %d %d\n", __func__, word, bit , size);
102
103 val = readl(&base->word[word].data[i]);
104 val &= ~(mask << ofs);
105 val |= v << ofs;
106 writel(val, &base->word[word].data[i]);
107
108 if ((bit + size - 1) / 32 > i) {
109 val = readl(&base->word[word].data[i + 1]);
110 val &= ~(mask >> (ofs ? (32 - ofs) : 0));
111 val |= v >> (ofs ? (32 - ofs) : 0);
112 writel(val, &base->word[word].data[i + 1]);
113 }
114}
115EXPORT_SYMBOL_GPL(ipu_ch_param_write_field);
116
117u32 ipu_ch_param_read_field(struct ipu_ch_param __iomem *base, u32 wbs)
118{
119 u32 bit = (wbs >> 8) % 160;
120 u32 size = wbs & 0xff;
121 u32 word = (wbs >> 8) / 160;
122 u32 i = bit / 32;
123 u32 ofs = bit % 32;
124 u32 mask = (1 << size) - 1;
125 u32 val = 0;
126
127 pr_debug("%s %d %d %d\n", __func__, word, bit , size);
128
129 val = (readl(&base->word[word].data[i]) >> ofs) & mask;
130
131 if ((bit + size - 1) / 32 > i) {
132 u32 tmp;
133 tmp = readl(&base->word[word].data[i + 1]);
134 tmp &= mask >> (ofs ? (32 - ofs) : 0);
135 val |= tmp << (ofs ? (32 - ofs) : 0);
136 }
137
138 return val;
139}
140EXPORT_SYMBOL_GPL(ipu_ch_param_read_field);
141
142int ipu_cpmem_set_format_rgb(struct ipu_ch_param __iomem *p,
e56af866 143 const struct ipu_rgb *rgb)
aecfbdb1
SH		 144{
145 int bpp = 0, npb = 0, ro, go, bo, to;
146
147 ro = rgb->bits_per_pixel - rgb->red.length - rgb->red.offset;
148 go = rgb->bits_per_pixel - rgb->green.length - rgb->green.offset;
149 bo = rgb->bits_per_pixel - rgb->blue.length - rgb->blue.offset;
150 to = rgb->bits_per_pixel - rgb->transp.length - rgb->transp.offset;
151
152 ipu_ch_param_write_field(p, IPU_FIELD_WID0, rgb->red.length - 1);
153 ipu_ch_param_write_field(p, IPU_FIELD_OFS0, ro);
154 ipu_ch_param_write_field(p, IPU_FIELD_WID1, rgb->green.length - 1);
155 ipu_ch_param_write_field(p, IPU_FIELD_OFS1, go);
156 ipu_ch_param_write_field(p, IPU_FIELD_WID2, rgb->blue.length - 1);
157 ipu_ch_param_write_field(p, IPU_FIELD_OFS2, bo);
158
159 if (rgb->transp.length) {
160 ipu_ch_param_write_field(p, IPU_FIELD_WID3,
161 rgb->transp.length - 1);
162 ipu_ch_param_write_field(p, IPU_FIELD_OFS3, to);
163 } else {
164 ipu_ch_param_write_field(p, IPU_FIELD_WID3, 7);
165 ipu_ch_param_write_field(p, IPU_FIELD_OFS3,
166 rgb->bits_per_pixel);
167 }
168
169 switch (rgb->bits_per_pixel) {
170 case 32:
171 bpp = 0;
172 npb = 15;
173 break;
174 case 24:
175 bpp = 1;
176 npb = 19;
177 break;
178 case 16:
179 bpp = 3;
180 npb = 31;
181 break;
182 case 8:
183 bpp = 5;
184 npb = 63;
185 break;
186 default:
187 return -EINVAL;
188 }
189 ipu_ch_param_write_field(p, IPU_FIELD_BPP, bpp);
190 ipu_ch_param_write_field(p, IPU_FIELD_NPB, npb);
191 ipu_ch_param_write_field(p, IPU_FIELD_PFS, 7); /* rgb mode */
192
193 return 0;
194}
195EXPORT_SYMBOL_GPL(ipu_cpmem_set_format_rgb);
196
197int ipu_cpmem_set_format_passthrough(struct ipu_ch_param __iomem *p,
198 int width)
199{
200 int bpp = 0, npb = 0;
201
202 switch (width) {
203 case 32:
204 bpp = 0;
205 npb = 15;
206 break;
207 case 24:
208 bpp = 1;
209 npb = 19;
210 break;
211 case 16:
212 bpp = 3;
213 npb = 31;
214 break;
215 case 8:
216 bpp = 5;
217 npb = 63;
218 break;
219 default:
220 return -EINVAL;
221 }
222
223 ipu_ch_param_write_field(p, IPU_FIELD_BPP, bpp);
224 ipu_ch_param_write_field(p, IPU_FIELD_NPB, npb);
225 ipu_ch_param_write_field(p, IPU_FIELD_PFS, 6); /* raw mode */
226
227 return 0;
228}
229EXPORT_SYMBOL_GPL(ipu_cpmem_set_format_passthrough);
230
6cadd88a
FE		 231void ipu_cpmem_set_yuv_interleaved(struct ipu_ch_param __iomem *p,
232 u32 pixel_format)
0125f21b
PZ		 233{
234 switch (pixel_format) {
235 case V4L2_PIX_FMT_UYVY:
236 ipu_ch_param_write_field(p, IPU_FIELD_BPP, 3); /* bits/pixel */
237 ipu_ch_param_write_field(p, IPU_FIELD_PFS, 0xA); /* pix format */
238 ipu_ch_param_write_field(p, IPU_FIELD_NPB, 31); /* burst size */
239 break;
240 case V4L2_PIX_FMT_YUYV:
241 ipu_ch_param_write_field(p, IPU_FIELD_BPP, 3); /* bits/pixel */
242 ipu_ch_param_write_field(p, IPU_FIELD_PFS, 0x8); /* pix format */
243 ipu_ch_param_write_field(p, IPU_FIELD_NPB, 31); /* burst size */
244 break;
245 }
246}
247EXPORT_SYMBOL_GPL(ipu_cpmem_set_yuv_interleaved);
248
aecfbdb1
SH		 249void ipu_cpmem_set_yuv_planar_full(struct ipu_ch_param __iomem *p,
250 u32 pixel_format, int stride, int u_offset, int v_offset)
251{
252 switch (pixel_format) {
253 case V4L2_PIX_FMT_YUV420:
254 ipu_ch_param_write_field(p, IPU_FIELD_SLUV, (stride / 2) - 1);
255 ipu_ch_param_write_field(p, IPU_FIELD_UBO, u_offset / 8);
256 ipu_ch_param_write_field(p, IPU_FIELD_VBO, v_offset / 8);
257 break;
d3e4e610
PZ		 258 case V4L2_PIX_FMT_YVU420:
259 ipu_ch_param_write_field(p, IPU_FIELD_SLUV, (stride / 2) - 1);
260 ipu_ch_param_write_field(p, IPU_FIELD_UBO, v_offset / 8);
261 ipu_ch_param_write_field(p, IPU_FIELD_VBO, u_offset / 8);
262 break;
aecfbdb1
SH		 263 }
264}
265EXPORT_SYMBOL_GPL(ipu_cpmem_set_yuv_planar_full);
266
267void ipu_cpmem_set_yuv_planar(struct ipu_ch_param __iomem *p, u32 pixel_format,
268 int stride, int height)
269{
270 int u_offset, v_offset;
271 int uv_stride = 0;
272
273 switch (pixel_format) {
274 case V4L2_PIX_FMT_YUV420:
d3e4e610 275 case V4L2_PIX_FMT_YVU420:
aecfbdb1
SH		 276 uv_stride = stride / 2;
277 u_offset = stride * height;
278 v_offset = u_offset + (uv_stride * height / 2);
d3e4e610 279 ipu_cpmem_set_yuv_planar_full(p, pixel_format, stride,
aecfbdb1
SH		 280 u_offset, v_offset);
281 break;
282 }
283}
284EXPORT_SYMBOL_GPL(ipu_cpmem_set_yuv_planar);
285
e56af866 286static const struct ipu_rgb def_rgb_32 = {
aecfbdb1
SH		 287 .red = { .offset = 16, .length = 8, },
288 .green = { .offset = 8, .length = 8, },
289 .blue = { .offset = 0, .length = 8, },
290 .transp = { .offset = 24, .length = 8, },
291 .bits_per_pixel = 32,
292};
293
e56af866 294static const struct ipu_rgb def_bgr_32 = {
7cb17797 295 .red = { .offset = 0, .length = 8, },
aecfbdb1 296 .green = { .offset = 8, .length = 8, },
7cb17797 297 .blue = { .offset = 16, .length = 8, },
aecfbdb1
SH		 298 .transp = { .offset = 24, .length = 8, },
299 .bits_per_pixel = 32,
300};
301
e56af866 302static const struct ipu_rgb def_rgb_24 = {
7cb17797 303 .red = { .offset = 16, .length = 8, },
aecfbdb1 304 .green = { .offset = 8, .length = 8, },
7cb17797 305 .blue = { .offset = 0, .length = 8, },
aecfbdb1
SH		 306 .transp = { .offset = 0, .length = 0, },
307 .bits_per_pixel = 24,
308};
309
e56af866 310static const struct ipu_rgb def_bgr_24 = {
7cb17797 311 .red = { .offset = 0, .length = 8, },
aecfbdb1 312 .green = { .offset = 8, .length = 8, },
7cb17797 313 .blue = { .offset = 16, .length = 8, },
aecfbdb1
SH		 314 .transp = { .offset = 0, .length = 0, },
315 .bits_per_pixel = 24,
316};
317
e56af866 318static const struct ipu_rgb def_rgb_16 = {
aecfbdb1
SH		 319 .red = { .offset = 11, .length = 5, },
320 .green = { .offset = 5, .length = 6, },
321 .blue = { .offset = 0, .length = 5, },
322 .transp = { .offset = 0, .length = 0, },
323 .bits_per_pixel = 16,
324};
325
38fc7b31
PZ		 326static const struct ipu_rgb def_bgr_16 = {
327 .red = { .offset = 0, .length = 5, },
328 .green = { .offset = 5, .length = 6, },
329 .blue = { .offset = 11, .length = 5, },
330 .transp = { .offset = 0, .length = 0, },
331 .bits_per_pixel = 16,
332};
333
aecfbdb1
SH		 334#define Y_OFFSET(pix, x, y) ((x) + pix->width * (y))
335#define U_OFFSET(pix, x, y) ((pix->width * pix->height) + \
336 (pix->width * (y) / 4) + (x) / 2)
337#define V_OFFSET(pix, x, y) ((pix->width * pix->height) + \
338 (pix->width * pix->height / 4) + \
339 (pix->width * (y) / 4) + (x) / 2)
340
7cb17797 341int ipu_cpmem_set_fmt(struct ipu_ch_param __iomem *cpmem, u32 drm_fourcc)
aecfbdb1 342{
7cb17797
PZ		 343 switch (drm_fourcc) {
344 case DRM_FORMAT_YUV420:
345 case DRM_FORMAT_YVU420:
aecfbdb1
SH		 346 /* pix format */
347 ipu_ch_param_write_field(cpmem, IPU_FIELD_PFS, 2);
348 /* burst size */
349 ipu_ch_param_write_field(cpmem, IPU_FIELD_NPB, 63);
350 break;
7cb17797 351 case DRM_FORMAT_UYVY:
aecfbdb1
SH		 352 /* bits/pixel */
353 ipu_ch_param_write_field(cpmem, IPU_FIELD_BPP, 3);
354 /* pix format */
355 ipu_ch_param_write_field(cpmem, IPU_FIELD_PFS, 0xA);
356 /* burst size */
357 ipu_ch_param_write_field(cpmem, IPU_FIELD_NPB, 31);
358 break;
7cb17797 359 case DRM_FORMAT_YUYV:
aecfbdb1
SH		 360 /* bits/pixel */
361 ipu_ch_param_write_field(cpmem, IPU_FIELD_BPP, 3);
362 /* pix format */
363 ipu_ch_param_write_field(cpmem, IPU_FIELD_PFS, 0x8);
364 /* burst size */
365 ipu_ch_param_write_field(cpmem, IPU_FIELD_NPB, 31);
366 break;
7cb17797
PZ		 367 case DRM_FORMAT_ABGR8888:
368 case DRM_FORMAT_XBGR8888:
369 ipu_cpmem_set_format_rgb(cpmem, &def_bgr_32);
aecfbdb1 370 break;
7cb17797
PZ		 371 case DRM_FORMAT_ARGB8888:
372 case DRM_FORMAT_XRGB8888:
373 ipu_cpmem_set_format_rgb(cpmem, &def_rgb_32);
aecfbdb1 374 break;
7cb17797
PZ		 375 case DRM_FORMAT_BGR888:
376 ipu_cpmem_set_format_rgb(cpmem, &def_bgr_24);
aecfbdb1 377 break;
7cb17797 378 case DRM_FORMAT_RGB888:
aecfbdb1
SH		 379 ipu_cpmem_set_format_rgb(cpmem, &def_rgb_24);
380 break;
7cb17797
PZ		 381 case DRM_FORMAT_RGB565:
382 ipu_cpmem_set_format_rgb(cpmem, &def_rgb_16);
aecfbdb1 383 break;
38fc7b31
PZ		 384 case DRM_FORMAT_BGR565:
385 ipu_cpmem_set_format_rgb(cpmem, &def_bgr_16);
386 break;
aecfbdb1
SH		 387 default:
388 return -EINVAL;
389 }
390
391 return 0;
392}
393EXPORT_SYMBOL_GPL(ipu_cpmem_set_fmt);
394
7cb17797
PZ		 395/*
396 * The V4L2 spec defines packed RGB formats in memory byte order, which from
397 * point of view of the IPU corresponds to little-endian words with the first
398 * component in the least significant bits.
399 * The DRM pixel formats and IPU internal representation are ordered the other
400 * way around, with the first named component ordered at the most significant
401 * bits. Further, V4L2 formats are not well defined:
402 * http://linuxtv.org/downloads/v4l-dvb-apis/packed-rgb.html
403 * We choose the interpretation which matches GStreamer behavior.
404 */
405static int v4l2_pix_fmt_to_drm_fourcc(u32 pixelformat)
406{
407 switch (pixelformat) {
408 case V4L2_PIX_FMT_RGB565:
409 /*
410 * Here we choose the 'corrected' interpretation of RGBP, a
411 * little-endian 16-bit word with the red component at the most
412 * significant bits:
413 * g[2:0]b[4:0] r[4:0]g[5:3] <=> [16:0] R:G:B
414 */
415 return DRM_FORMAT_RGB565;
416 case V4L2_PIX_FMT_BGR24:
417 /* B G R <=> [24:0] R:G:B */
418 return DRM_FORMAT_RGB888;
419 case V4L2_PIX_FMT_RGB24:
420 /* R G B <=> [24:0] B:G:R */
421 return DRM_FORMAT_BGR888;
422 case V4L2_PIX_FMT_BGR32:
423 /* B G R A <=> [32:0] A:B:G:R */
424 return DRM_FORMAT_XRGB8888;
425 case V4L2_PIX_FMT_RGB32:
426 /* R G B A <=> [32:0] A:B:G:R */
427 return DRM_FORMAT_XBGR8888;
428 case V4L2_PIX_FMT_UYVY:
429 return DRM_FORMAT_UYVY;
430 case V4L2_PIX_FMT_YUYV:
431 return DRM_FORMAT_YUYV;
432 case V4L2_PIX_FMT_YUV420:
433 return DRM_FORMAT_YUV420;
434 case V4L2_PIX_FMT_YVU420:
435 return DRM_FORMAT_YVU420;
436 }
437
438 return -EINVAL;
439}
440
441enum ipu_color_space ipu_drm_fourcc_to_colorspace(u32 drm_fourcc)
442{
443 switch (drm_fourcc) {
444 case DRM_FORMAT_RGB565:
445 case DRM_FORMAT_BGR565:
446 case DRM_FORMAT_RGB888:
447 case DRM_FORMAT_BGR888:
448 case DRM_FORMAT_XRGB8888:
449 case DRM_FORMAT_XBGR8888:
450 case DRM_FORMAT_RGBX8888:
451 case DRM_FORMAT_BGRX8888:
452 case DRM_FORMAT_ARGB8888:
453 case DRM_FORMAT_ABGR8888:
454 case DRM_FORMAT_RGBA8888:
455 case DRM_FORMAT_BGRA8888:
456 return IPUV3_COLORSPACE_RGB;
457 case DRM_FORMAT_YUYV:
458 case DRM_FORMAT_UYVY:
459 case DRM_FORMAT_YUV420:
460 case DRM_FORMAT_YVU420:
461 return IPUV3_COLORSPACE_YUV;
462 default:
463 return IPUV3_COLORSPACE_UNKNOWN;
464 }
465}
466EXPORT_SYMBOL_GPL(ipu_drm_fourcc_to_colorspace);
467
aecfbdb1
SH		 468int ipu_cpmem_set_image(struct ipu_ch_param __iomem *cpmem,
469 struct ipu_image *image)
470{
471 struct v4l2_pix_format *pix = &image->pix;
472 int y_offset, u_offset, v_offset;
473
474 pr_debug("%s: resolution: %dx%d stride: %d\n",
475 __func__, pix->width, pix->height,
476 pix->bytesperline);
477
478 ipu_cpmem_set_resolution(cpmem, image->rect.width,
479 image->rect.height);
480 ipu_cpmem_set_stride(cpmem, pix->bytesperline);
481
7cb17797 482 ipu_cpmem_set_fmt(cpmem, v4l2_pix_fmt_to_drm_fourcc(pix->pixelformat));
aecfbdb1
SH		 483
484 switch (pix->pixelformat) {
485 case V4L2_PIX_FMT_YUV420:
d3e4e610 486 case V4L2_PIX_FMT_YVU420:
aecfbdb1
SH		 487 y_offset = Y_OFFSET(pix, image->rect.left, image->rect.top);
488 u_offset = U_OFFSET(pix, image->rect.left,
489 image->rect.top) - y_offset;
490 v_offset = V_OFFSET(pix, image->rect.left,
491 image->rect.top) - y_offset;
492
493 ipu_cpmem_set_yuv_planar_full(cpmem, pix->pixelformat,
494 pix->bytesperline, u_offset, v_offset);
495 ipu_cpmem_set_buffer(cpmem, 0, image->phys + y_offset);
496 break;
497 case V4L2_PIX_FMT_UYVY:
c096ae13 498 case V4L2_PIX_FMT_YUYV:
aecfbdb1
SH		 499 ipu_cpmem_set_buffer(cpmem, 0, image->phys +
500 image->rect.left * 2 +
501 image->rect.top * image->pix.bytesperline);
502 break;
503 case V4L2_PIX_FMT_RGB32:
504 case V4L2_PIX_FMT_BGR32:
505 ipu_cpmem_set_buffer(cpmem, 0, image->phys +
506 image->rect.left * 4 +
507 image->rect.top * image->pix.bytesperline);
508 break;
509 case V4L2_PIX_FMT_RGB565:
510 ipu_cpmem_set_buffer(cpmem, 0, image->phys +
511 image->rect.left * 2 +
512 image->rect.top * image->pix.bytesperline);
513 break;
514 case V4L2_PIX_FMT_RGB24:
515 case V4L2_PIX_FMT_BGR24:
516 ipu_cpmem_set_buffer(cpmem, 0, image->phys +
517 image->rect.left * 3 +
518 image->rect.top * image->pix.bytesperline);
519 break;
520 default:
521 return -EINVAL;
522 }
523
524 return 0;
525}
526EXPORT_SYMBOL_GPL(ipu_cpmem_set_image);
527
528enum ipu_color_space ipu_pixelformat_to_colorspace(u32 pixelformat)
529{
530 switch (pixelformat) {
531 case V4L2_PIX_FMT_YUV420:
d3e4e610 532 case V4L2_PIX_FMT_YVU420:
aecfbdb1 533 case V4L2_PIX_FMT_UYVY:
c096ae13 534 case V4L2_PIX_FMT_YUYV:
aecfbdb1
SH		 535 return IPUV3_COLORSPACE_YUV;
536 case V4L2_PIX_FMT_RGB32:
537 case V4L2_PIX_FMT_BGR32:
538 case V4L2_PIX_FMT_RGB24:
539 case V4L2_PIX_FMT_BGR24:
540 case V4L2_PIX_FMT_RGB565:
541 return IPUV3_COLORSPACE_RGB;
542 default:
543 return IPUV3_COLORSPACE_UNKNOWN;
544 }
545}
546EXPORT_SYMBOL_GPL(ipu_pixelformat_to_colorspace);
547
548struct ipuv3_channel *ipu_idmac_get(struct ipu_soc *ipu, unsigned num)
549{
550 struct ipuv3_channel *channel;
551
552 dev_dbg(ipu->dev, "%s %d\n", __func__, num);
553
554 if (num > 63)
555 return ERR_PTR(-ENODEV);
556
557 mutex_lock(&ipu->channel_lock);
558
559 channel = &ipu->channel[num];
560
561 if (channel->busy) {
562 channel = ERR_PTR(-EBUSY);
563 goto out;
564 }
565
89bc5be7 566 channel->busy = true;
aecfbdb1
SH		 567 channel->num = num;
568
569out:
570 mutex_unlock(&ipu->channel_lock);
571
572 return channel;
573}
574EXPORT_SYMBOL_GPL(ipu_idmac_get);
575
576void ipu_idmac_put(struct ipuv3_channel *channel)
577{
578 struct ipu_soc *ipu = channel->ipu;
579
580 dev_dbg(ipu->dev, "%s %d\n", __func__, channel->num);
581
582 mutex_lock(&ipu->channel_lock);
583
89bc5be7 584 channel->busy = false;
aecfbdb1
SH		 585
586 mutex_unlock(&ipu->channel_lock);
587}
588EXPORT_SYMBOL_GPL(ipu_idmac_put);
589
590#define idma_mask(ch) (1 << (ch & 0x1f))
591
592void ipu_idmac_set_double_buffer(struct ipuv3_channel *channel,
593 bool doublebuffer)
594{
595 struct ipu_soc *ipu = channel->ipu;
596 unsigned long flags;
597 u32 reg;
598
599 spin_lock_irqsave(&ipu->lock, flags);
600
601 reg = ipu_cm_read(ipu, IPU_CHA_DB_MODE_SEL(channel->num));
602 if (doublebuffer)
603 reg |= idma_mask(channel->num);
604 else
605 reg &= ~idma_mask(channel->num);
606 ipu_cm_write(ipu, reg, IPU_CHA_DB_MODE_SEL(channel->num));
607
608 spin_unlock_irqrestore(&ipu->lock, flags);
609}
610EXPORT_SYMBOL_GPL(ipu_idmac_set_double_buffer);
611
612int ipu_module_enable(struct ipu_soc *ipu, u32 mask)
613{
614 unsigned long lock_flags;
615 u32 val;
616
617 spin_lock_irqsave(&ipu->lock, lock_flags);
618
619 val = ipu_cm_read(ipu, IPU_DISP_GEN);
620
621 if (mask & IPU_CONF_DI0_EN)
622 val |= IPU_DI0_COUNTER_RELEASE;
623 if (mask & IPU_CONF_DI1_EN)
624 val |= IPU_DI1_COUNTER_RELEASE;
625
626 ipu_cm_write(ipu, val, IPU_DISP_GEN);
627
628 val = ipu_cm_read(ipu, IPU_CONF);
629 val |= mask;
630 ipu_cm_write(ipu, val, IPU_CONF);
631
632 spin_unlock_irqrestore(&ipu->lock, lock_flags);
633
634 return 0;
635}
636EXPORT_SYMBOL_GPL(ipu_module_enable);
637
638int ipu_module_disable(struct ipu_soc *ipu, u32 mask)
639{
640 unsigned long lock_flags;
641 u32 val;
642
643 spin_lock_irqsave(&ipu->lock, lock_flags);
644
645 val = ipu_cm_read(ipu, IPU_CONF);
646 val &= ~mask;
647 ipu_cm_write(ipu, val, IPU_CONF);
648
649 val = ipu_cm_read(ipu, IPU_DISP_GEN);
650
651 if (mask & IPU_CONF_DI0_EN)
652 val &= ~IPU_DI0_COUNTER_RELEASE;
653 if (mask & IPU_CONF_DI1_EN)
654 val &= ~IPU_DI1_COUNTER_RELEASE;
655
656 ipu_cm_write(ipu, val, IPU_DISP_GEN);
657
658 spin_unlock_irqrestore(&ipu->lock, lock_flags);
659
660 return 0;
661}
662EXPORT_SYMBOL_GPL(ipu_module_disable);
663
664void ipu_idmac_select_buffer(struct ipuv3_channel *channel, u32 buf_num)
665{
666 struct ipu_soc *ipu = channel->ipu;
667 unsigned int chno = channel->num;
668 unsigned long flags;
669
670 spin_lock_irqsave(&ipu->lock, flags);
671
672 /* Mark buffer as ready. */
673 if (buf_num == 0)
674 ipu_cm_write(ipu, idma_mask(chno), IPU_CHA_BUF0_RDY(chno));
675 else
676 ipu_cm_write(ipu, idma_mask(chno), IPU_CHA_BUF1_RDY(chno));
677
678 spin_unlock_irqrestore(&ipu->lock, flags);
679}
680EXPORT_SYMBOL_GPL(ipu_idmac_select_buffer);
681
682int ipu_idmac_enable_channel(struct ipuv3_channel *channel)
683{
684 struct ipu_soc *ipu = channel->ipu;
685 u32 val;
686 unsigned long flags;
687
688 spin_lock_irqsave(&ipu->lock, flags);
689
690 val = ipu_idmac_read(ipu, IDMAC_CHA_EN(channel->num));
691 val |= idma_mask(channel->num);
692 ipu_idmac_write(ipu, val, IDMAC_CHA_EN(channel->num));
693
694 spin_unlock_irqrestore(&ipu->lock, flags);
695
696 return 0;
697}
698EXPORT_SYMBOL_GPL(ipu_idmac_enable_channel);
699
fb822a39 700int ipu_idmac_wait_busy(struct ipuv3_channel *channel, int ms)
aecfbdb1
SH		 701{
702 struct ipu_soc *ipu = channel->ipu;
aecfbdb1
SH		 703 unsigned long timeout;
704
fb822a39 705 timeout = jiffies + msecs_to_jiffies(ms);
aecfbdb1
SH		 706 while (ipu_idmac_read(ipu, IDMAC_CHA_BUSY(channel->num)) &
707 idma_mask(channel->num)) {
fb822a39
SH		 708 if (time_after(jiffies, timeout))
709 return -ETIMEDOUT;
aecfbdb1
SH		 710 cpu_relax();
711 }
712
fb822a39
SH		 713 return 0;
714}
715EXPORT_SYMBOL_GPL(ipu_idmac_wait_busy);
716
717int ipu_idmac_disable_channel(struct ipuv3_channel *channel)
718{
719 struct ipu_soc *ipu = channel->ipu;
720 u32 val;
721 unsigned long flags;
722
aecfbdb1
SH		 723 spin_lock_irqsave(&ipu->lock, flags);
724
725 /* Disable DMA channel(s) */
726 val = ipu_idmac_read(ipu, IDMAC_CHA_EN(channel->num));
727 val &= ~idma_mask(channel->num);
728 ipu_idmac_write(ipu, val, IDMAC_CHA_EN(channel->num));
729
730 /* Set channel buffers NOT to be ready */
731 ipu_cm_write(ipu, 0xf0000000, IPU_GPR); /* write one to clear */
732
733 if (ipu_cm_read(ipu, IPU_CHA_BUF0_RDY(channel->num)) &
734 idma_mask(channel->num)) {
735 ipu_cm_write(ipu, idma_mask(channel->num),
736 IPU_CHA_BUF0_RDY(channel->num));
737 }
738
739 if (ipu_cm_read(ipu, IPU_CHA_BUF1_RDY(channel->num)) &
740 idma_mask(channel->num)) {
741 ipu_cm_write(ipu, idma_mask(channel->num),
742 IPU_CHA_BUF1_RDY(channel->num));
743 }
744
745 ipu_cm_write(ipu, 0x0, IPU_GPR); /* write one to set */
746
747 /* Reset the double buffer */
748 val = ipu_cm_read(ipu, IPU_CHA_DB_MODE_SEL(channel->num));
749 val &= ~idma_mask(channel->num);
750 ipu_cm_write(ipu, val, IPU_CHA_DB_MODE_SEL(channel->num));
751
752 spin_unlock_irqrestore(&ipu->lock, flags);
753
754 return 0;
755}
756EXPORT_SYMBOL_GPL(ipu_idmac_disable_channel);
757
6c64155d 758static int ipu_memory_reset(struct ipu_soc *ipu)
aecfbdb1
SH		 759{
760 unsigned long timeout;
761
762 ipu_cm_write(ipu, 0x807FFFFF, IPU_MEM_RST);
763
764 timeout = jiffies + msecs_to_jiffies(1000);
765 while (ipu_cm_read(ipu, IPU_MEM_RST) & 0x80000000) {
766 if (time_after(jiffies, timeout))
767 return -ETIME;
768 cpu_relax();
769 }
770
aecfbdb1
SH		 771 return 0;
772}
773
774struct ipu_devtype {
775 const char *name;
776 unsigned long cm_ofs;
777 unsigned long cpmem_ofs;
778 unsigned long srm_ofs;
779 unsigned long tpm_ofs;
780 unsigned long disp0_ofs;
781 unsigned long disp1_ofs;
782 unsigned long dc_tmpl_ofs;
783 unsigned long vdi_ofs;
784 enum ipuv3_type type;
785};
786
787static struct ipu_devtype ipu_type_imx51 = {
788 .name = "IPUv3EX",
789 .cm_ofs = 0x1e000000,
790 .cpmem_ofs = 0x1f000000,
791 .srm_ofs = 0x1f040000,
792 .tpm_ofs = 0x1f060000,
793 .disp0_ofs = 0x1e040000,
794 .disp1_ofs = 0x1e048000,
795 .dc_tmpl_ofs = 0x1f080000,
796 .vdi_ofs = 0x1e068000,
797 .type = IPUV3EX,
798};
799
800static struct ipu_devtype ipu_type_imx53 = {
801 .name = "IPUv3M",
802 .cm_ofs = 0x06000000,
803 .cpmem_ofs = 0x07000000,
804 .srm_ofs = 0x07040000,
805 .tpm_ofs = 0x07060000,
806 .disp0_ofs = 0x06040000,
807 .disp1_ofs = 0x06048000,
808 .dc_tmpl_ofs = 0x07080000,
809 .vdi_ofs = 0x06068000,
810 .type = IPUV3M,
811};
812
813static struct ipu_devtype ipu_type_imx6q = {
814 .name = "IPUv3H",
815 .cm_ofs = 0x00200000,
816 .cpmem_ofs = 0x00300000,
817 .srm_ofs = 0x00340000,
818 .tpm_ofs = 0x00360000,
819 .disp0_ofs = 0x00240000,
820 .disp1_ofs = 0x00248000,
821 .dc_tmpl_ofs = 0x00380000,
822 .vdi_ofs = 0x00268000,
823 .type = IPUV3H,
824};
825
826static const struct of_device_id imx_ipu_dt_ids[] = {
827 { .compatible = "fsl,imx51-ipu", .data = &ipu_type_imx51, },
828 { .compatible = "fsl,imx53-ipu", .data = &ipu_type_imx53, },
829 { .compatible = "fsl,imx6q-ipu", .data = &ipu_type_imx6q, },
830 { /* sentinel */ }
831};
832MODULE_DEVICE_TABLE(of, imx_ipu_dt_ids);
833
834static int ipu_submodules_init(struct ipu_soc *ipu,
835 struct platform_device *pdev, unsigned long ipu_base,
836 struct clk *ipu_clk)
837{
838 char *unit;
839 int ret;
840 struct device *dev = &pdev->dev;
841 const struct ipu_devtype *devtype = ipu->devtype;
842
843 ret = ipu_di_init(ipu, dev, 0, ipu_base + devtype->disp0_ofs,
844 IPU_CONF_DI0_EN, ipu_clk);
845 if (ret) {
846 unit = "di0";
847 goto err_di_0;
848 }
849
850 ret = ipu_di_init(ipu, dev, 1, ipu_base + devtype->disp1_ofs,
851 IPU_CONF_DI1_EN, ipu_clk);
852 if (ret) {
853 unit = "di1";
854 goto err_di_1;
855 }
856
857 ret = ipu_dc_init(ipu, dev, ipu_base + devtype->cm_ofs +
858 IPU_CM_DC_REG_OFS, ipu_base + devtype->dc_tmpl_ofs);
859 if (ret) {
860 unit = "dc_template";
861 goto err_dc;
862 }
863
864 ret = ipu_dmfc_init(ipu, dev, ipu_base +
865 devtype->cm_ofs + IPU_CM_DMFC_REG_OFS, ipu_clk);
866 if (ret) {
867 unit = "dmfc";
868 goto err_dmfc;
869 }
870
871 ret = ipu_dp_init(ipu, dev, ipu_base + devtype->srm_ofs);
872 if (ret) {
873 unit = "dp";
874 goto err_dp;
875 }
876
877 return 0;
878
879err_dp:
880 ipu_dmfc_exit(ipu);
881err_dmfc:
882 ipu_dc_exit(ipu);
883err_dc:
884 ipu_di_exit(ipu, 1);
885err_di_1:
886 ipu_di_exit(ipu, 0);
887err_di_0:
888 dev_err(&pdev->dev, "init %s failed with %d\n", unit, ret);
889 return ret;
890}
891
892static void ipu_irq_handle(struct ipu_soc *ipu, const int *regs, int num_regs)
893{
894 unsigned long status;
b728766c 895 int i, bit, irq;
aecfbdb1
SH		 896
897 for (i = 0; i < num_regs; i++) {
898
899 status = ipu_cm_read(ipu, IPU_INT_STAT(regs[i]));
900 status &= ipu_cm_read(ipu, IPU_INT_CTRL(regs[i]));
901
b728766c
PZ		 902 for_each_set_bit(bit, &status, 32) {
903 irq = irq_linear_revmap(ipu->domain, regs[i] * 32 + bit);
904 if (irq)
905 generic_handle_irq(irq);
906 }
aecfbdb1
SH		 907 }
908}
909
910static void ipu_irq_handler(unsigned int irq, struct irq_desc *desc)
911{
912 struct ipu_soc *ipu = irq_desc_get_handler_data(desc);
913 const int int_reg[] = { 0, 1, 2, 3, 10, 11, 12, 13, 14};
914 struct irq_chip *chip = irq_get_chip(irq);
915
916 chained_irq_enter(chip, desc);
917
918 ipu_irq_handle(ipu, int_reg, ARRAY_SIZE(int_reg));
919
920 chained_irq_exit(chip, desc);
921}
922
923static void ipu_err_irq_handler(unsigned int irq, struct irq_desc *desc)
924{
925 struct ipu_soc *ipu = irq_desc_get_handler_data(desc);
926 const int int_reg[] = { 4, 5, 8, 9};
927 struct irq_chip *chip = irq_get_chip(irq);
928
929 chained_irq_enter(chip, desc);
930
931 ipu_irq_handle(ipu, int_reg, ARRAY_SIZE(int_reg));
932
933 chained_irq_exit(chip, desc);
934}
935
861a50c1 936int ipu_map_irq(struct ipu_soc *ipu, int irq)
aecfbdb1 937{
861a50c1 938 int virq;
b728766c 939
861a50c1
PZ		 940 virq = irq_linear_revmap(ipu->domain, irq);
941 if (!virq)
942 virq = irq_create_mapping(ipu->domain, irq);
943
944 return virq;
945}
946EXPORT_SYMBOL_GPL(ipu_map_irq);
b728766c 947
861a50c1
PZ		 948int ipu_idmac_channel_irq(struct ipu_soc *ipu, struct ipuv3_channel *channel,
949 enum ipu_channel_irq irq_type)
950{
951 return ipu_map_irq(ipu, irq_type + channel->num);
aecfbdb1
SH		 952}
953EXPORT_SYMBOL_GPL(ipu_idmac_channel_irq);
954
955static void ipu_submodules_exit(struct ipu_soc *ipu)
956{
957 ipu_dp_exit(ipu);
958 ipu_dmfc_exit(ipu);
959 ipu_dc_exit(ipu);
960 ipu_di_exit(ipu, 1);
961 ipu_di_exit(ipu, 0);
962}
963
964static int platform_remove_devices_fn(struct device *dev, void *unused)
965{
966 struct platform_device *pdev = to_platform_device(dev);
967
968 platform_device_unregister(pdev);
969
970 return 0;
971}
972
973static void platform_device_unregister_children(struct platform_device *pdev)
974{
975 device_for_each_child(&pdev->dev, NULL, platform_remove_devices_fn);
976}
977
978struct ipu_platform_reg {
979 struct ipu_client_platformdata pdata;
980 const char *name;
981};
982
983static const struct ipu_platform_reg client_reg[] = {
984 {
985 .pdata = {
986 .di = 0,
987 .dc = 5,
988 .dp = IPU_DP_FLOW_SYNC_BG,
989 .dma[0] = IPUV3_CHANNEL_MEM_BG_SYNC,
b8d181e4 990 .dma[1] = IPUV3_CHANNEL_MEM_FG_SYNC,
aecfbdb1
SH		 991 },
992 .name = "imx-ipuv3-crtc",
993 }, {
994 .pdata = {
995 .di = 1,
996 .dc = 1,
997 .dp = -EINVAL,
998 .dma[0] = IPUV3_CHANNEL_MEM_DC_SYNC,
999 .dma[1] = -EINVAL,
1000 },
1001 .name = "imx-ipuv3-crtc",
1002 },
1003};
1004
4ae078d5 1005static DEFINE_MUTEX(ipu_client_id_mutex);
aecfbdb1
SH		 1006static int ipu_client_id;
1007
aecfbdb1
SH		 1008static int ipu_add_client_devices(struct ipu_soc *ipu)
1009{
4ae078d5
RK		 1010 struct device *dev = ipu->dev;
1011 unsigned i;
1012 int id, ret;
1013
1014 mutex_lock(&ipu_client_id_mutex);
1015 id = ipu_client_id;
1016 ipu_client_id += ARRAY_SIZE(client_reg);
1017 mutex_unlock(&ipu_client_id_mutex);
aecfbdb1
SH		 1018
1019 for (i = 0; i < ARRAY_SIZE(client_reg); i++) {
1020 const struct ipu_platform_reg *reg = &client_reg[i];
4ae078d5
RK		 1021 struct platform_device *pdev;
1022
1023 pdev = platform_device_register_data(dev, reg->name,
1024 id++, &reg->pdata, sizeof(reg->pdata));
1025
1026 if (IS_ERR(pdev))
aecfbdb1
SH		 1027 goto err_register;
1028 }
1029
1030 return 0;
1031
1032err_register:
4ae078d5 1033 platform_device_unregister_children(to_platform_device(dev));
aecfbdb1
SH		 1034
1035 return ret;
1036}
1037
aecfbdb1 1038
b728766c
PZ		 1039static int ipu_irq_init(struct ipu_soc *ipu)
1040{
379cdec3
PZ		 1041 struct irq_chip_generic *gc;
1042 struct irq_chip_type *ct;
37f85b26
PZ		 1043 unsigned long unused[IPU_NUM_IRQS / 32] = {
1044 0x400100d0, 0xffe000fd,
1045 0x400100d0, 0xffe000fd,
1046 0x400100d0, 0xffe000fd,
1047 0x4077ffff, 0xffe7e1fd,
1048 0x23fffffe, 0x8880fff0,
1049 0xf98fe7d0, 0xfff81fff,
1050 0x400100d0, 0xffe000fd,
1051 0x00000000,
1052 };
379cdec3
PZ		 1053 int ret, i;
1054
b728766c 1055 ipu->domain = irq_domain_add_linear(ipu->dev->of_node, IPU_NUM_IRQS,
379cdec3 1056 &irq_generic_chip_ops, ipu);
b728766c
PZ		 1057 if (!ipu->domain) {
1058 dev_err(ipu->dev, "failed to add irq domain\n");
1059 return -ENODEV;
aecfbdb1
SH		 1060 }
1061
379cdec3
PZ		 1062 ret = irq_alloc_domain_generic_chips(ipu->domain, 32, 1, "IPU",
1063 handle_level_irq, 0, IRQF_VALID, 0);
1064 if (ret < 0) {
1065 dev_err(ipu->dev, "failed to alloc generic irq chips\n");
1066 irq_domain_remove(ipu->domain);
1067 return ret;
1068 }
1069
1070 for (i = 0; i < IPU_NUM_IRQS; i += 32) {
1071 gc = irq_get_domain_generic_chip(ipu->domain, i);
1072 gc->reg_base = ipu->cm_reg;
37f85b26 1073 gc->unused = unused[i / 32];
379cdec3
PZ		 1074 ct = gc->chip_types;
1075 ct->chip.irq_ack = irq_gc_ack_set_bit;
1076 ct->chip.irq_mask = irq_gc_mask_clr_bit;
1077 ct->chip.irq_unmask = irq_gc_mask_set_bit;
1078 ct->regs.ack = IPU_INT_STAT(i / 32);
1079 ct->regs.mask = IPU_INT_CTRL(i / 32);
1080 }
1081
aecfbdb1
SH		 1082 irq_set_chained_handler(ipu->irq_sync, ipu_irq_handler);
1083 irq_set_handler_data(ipu->irq_sync, ipu);
1084 irq_set_chained_handler(ipu->irq_err, ipu_err_irq_handler);
1085 irq_set_handler_data(ipu->irq_err, ipu);
1086
1087 return 0;
1088}
1089
1090static void ipu_irq_exit(struct ipu_soc *ipu)
1091{
b728766c 1092 int i, irq;
aecfbdb1
SH		 1093
1094 irq_set_chained_handler(ipu->irq_err, NULL);
1095 irq_set_handler_data(ipu->irq_err, NULL);
1096 irq_set_chained_handler(ipu->irq_sync, NULL);
1097 irq_set_handler_data(ipu->irq_sync, NULL);
1098
379cdec3
PZ		 1099 /* TODO: remove irq_domain_generic_chips */
1100
b728766c
PZ		 1101 for (i = 0; i < IPU_NUM_IRQS; i++) {
1102 irq = irq_linear_revmap(ipu->domain, i);
1103 if (irq)
1104 irq_dispose_mapping(irq);
aecfbdb1
SH		 1105 }
1106
b728766c 1107 irq_domain_remove(ipu->domain);
aecfbdb1
SH		 1108}
1109
c4aabf8d 1110static int ipu_probe(struct platform_device *pdev)
aecfbdb1
SH		 1111{
1112 const struct of_device_id *of_id =
1113 of_match_device(imx_ipu_dt_ids, &pdev->dev);
1114 struct ipu_soc *ipu;
1115 struct resource *res;
1116 unsigned long ipu_base;
1117 int i, ret, irq_sync, irq_err;
1118 const struct ipu_devtype *devtype;
1119
1120 devtype = of_id->data;
1121
aecfbdb1
SH		 1122 irq_sync = platform_get_irq(pdev, 0);
1123 irq_err = platform_get_irq(pdev, 1);
1124 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1125
fd563dbb 1126 dev_dbg(&pdev->dev, "irq_sync: %d irq_err: %d\n",
aecfbdb1
SH		 1127 irq_sync, irq_err);
1128
1129 if (!res || irq_sync < 0 || irq_err < 0)
1130 return -ENODEV;
1131
1132 ipu_base = res->start;
1133
1134 ipu = devm_kzalloc(&pdev->dev, sizeof(*ipu), GFP_KERNEL);
1135 if (!ipu)
1136 return -ENODEV;
1137
1138 for (i = 0; i < 64; i++)
1139 ipu->channel[i].ipu = ipu;
1140 ipu->devtype = devtype;
1141 ipu->ipu_type = devtype->type;
1142
1143 spin_lock_init(&ipu->lock);
1144 mutex_init(&ipu->channel_lock);
1145
fd563dbb 1146 dev_dbg(&pdev->dev, "cm_reg: 0x%08lx\n",
aecfbdb1 1147 ipu_base + devtype->cm_ofs);
fd563dbb 1148 dev_dbg(&pdev->dev, "idmac: 0x%08lx\n",
aecfbdb1 1149 ipu_base + devtype->cm_ofs + IPU_CM_IDMAC_REG_OFS);
fd563dbb 1150 dev_dbg(&pdev->dev, "cpmem: 0x%08lx\n",
aecfbdb1 1151 ipu_base + devtype->cpmem_ofs);
fd563dbb 1152 dev_dbg(&pdev->dev, "disp0: 0x%08lx\n",
aecfbdb1 1153 ipu_base + devtype->disp0_ofs);
fd563dbb 1154 dev_dbg(&pdev->dev, "disp1: 0x%08lx\n",
aecfbdb1 1155 ipu_base + devtype->disp1_ofs);
fd563dbb 1156 dev_dbg(&pdev->dev, "srm: 0x%08lx\n",
aecfbdb1 1157 ipu_base + devtype->srm_ofs);
fd563dbb 1158 dev_dbg(&pdev->dev, "tpm: 0x%08lx\n",
aecfbdb1 1159 ipu_base + devtype->tpm_ofs);
fd563dbb 1160 dev_dbg(&pdev->dev, "dc: 0x%08lx\n",
aecfbdb1 1161 ipu_base + devtype->cm_ofs + IPU_CM_DC_REG_OFS);
fd563dbb 1162 dev_dbg(&pdev->dev, "ic: 0x%08lx\n",
aecfbdb1 1163 ipu_base + devtype->cm_ofs + IPU_CM_IC_REG_OFS);
fd563dbb 1164 dev_dbg(&pdev->dev, "dmfc: 0x%08lx\n",
aecfbdb1 1165 ipu_base + devtype->cm_ofs + IPU_CM_DMFC_REG_OFS);
fd563dbb 1166 dev_dbg(&pdev->dev, "vdi: 0x%08lx\n",
aecfbdb1
SH		 1167 ipu_base + devtype->vdi_ofs);
1168
1169 ipu->cm_reg = devm_ioremap(&pdev->dev,
1170 ipu_base + devtype->cm_ofs, PAGE_SIZE);
1171 ipu->idmac_reg = devm_ioremap(&pdev->dev,
1172 ipu_base + devtype->cm_ofs + IPU_CM_IDMAC_REG_OFS,
1173 PAGE_SIZE);
1174 ipu->cpmem_base = devm_ioremap(&pdev->dev,
1175 ipu_base + devtype->cpmem_ofs, PAGE_SIZE);
1176
be798b2b
FE		 1177 if (!ipu->cm_reg || !ipu->idmac_reg || !ipu->cpmem_base)
1178 return -ENOMEM;
aecfbdb1
SH		 1179
1180 ipu->clk = devm_clk_get(&pdev->dev, "bus");
1181 if (IS_ERR(ipu->clk)) {
1182 ret = PTR_ERR(ipu->clk);
1183 dev_err(&pdev->dev, "clk_get failed with %d", ret);
be798b2b 1184 return ret;
aecfbdb1
SH		 1185 }
1186
1187 platform_set_drvdata(pdev, ipu);
1188
62645a27
FE		 1189 ret = clk_prepare_enable(ipu->clk);
1190 if (ret) {
1191 dev_err(&pdev->dev, "clk_prepare_enable failed: %d\n", ret);
1192 return ret;
1193 }
aecfbdb1
SH		 1194
1195 ipu->dev = &pdev->dev;
1196 ipu->irq_sync = irq_sync;
1197 ipu->irq_err = irq_err;
1198
1199 ret = ipu_irq_init(ipu);
1200 if (ret)
1201 goto out_failed_irq;
1202
6c64155d
PZ		 1203 ret = device_reset(&pdev->dev);
1204 if (ret) {
1205 dev_err(&pdev->dev, "failed to reset: %d\n", ret);
1206 goto out_failed_reset;
1207 }
1208 ret = ipu_memory_reset(ipu);
4d27b2ca
LW		 1209 if (ret)
1210 goto out_failed_reset;
aecfbdb1
SH		 1211
1212 /* Set MCU_T to divide MCU access window into 2 */
1213 ipu_cm_write(ipu, 0x00400000L | (IPU_MCU_T_DEFAULT << 18),
1214 IPU_DISP_GEN);
1215
1216 ret = ipu_submodules_init(ipu, pdev, ipu_base, ipu->clk);
1217 if (ret)
1218 goto failed_submodules_init;
1219
1220 ret = ipu_add_client_devices(ipu);
1221 if (ret) {
1222 dev_err(&pdev->dev, "adding client devices failed with %d\n",
1223 ret);
1224 goto failed_add_clients;
1225 }
1226
9c2c438c
FE		 1227 dev_info(&pdev->dev, "%s probed\n", devtype->name);
1228
aecfbdb1
SH		 1229 return 0;
1230
1231failed_add_clients:
1232 ipu_submodules_exit(ipu);
1233failed_submodules_init:
4d27b2ca 1234out_failed_reset:
6c64155d 1235 ipu_irq_exit(ipu);
aecfbdb1
SH		 1236out_failed_irq:
1237 clk_disable_unprepare(ipu->clk);
aecfbdb1
SH		 1238 return ret;
1239}
1240
8aa1be45 1241static int ipu_remove(struct platform_device *pdev)
aecfbdb1
SH		 1242{
1243 struct ipu_soc *ipu = platform_get_drvdata(pdev);
aecfbdb1
SH		 1244
1245 platform_device_unregister_children(pdev);
1246 ipu_submodules_exit(ipu);
1247 ipu_irq_exit(ipu);
1248
1249 clk_disable_unprepare(ipu->clk);
1250
1251 return 0;
1252}
1253
1254static struct platform_driver imx_ipu_driver = {
1255 .driver = {
1256 .name = "imx-ipuv3",
1257 .of_match_table = imx_ipu_dt_ids,
1258 },
1259 .probe = ipu_probe,
99c28f10 1260 .remove = ipu_remove,
aecfbdb1
SH		 1261};
1262
1263module_platform_driver(imx_ipu_driver);
1264
10f2268d 1265MODULE_ALIAS("platform:imx-ipuv3");
aecfbdb1
SH		 1266MODULE_DESCRIPTION("i.MX IPU v3 driver");
1267MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de>");
1268MODULE_LICENSE("GPL");
Ubuntu Hirsute Linux kernel mirror