]>
Commit | Line | Data |
---|---|---|
77241056 MM |
1 | #ifndef _HFI1_KERNEL_H |
2 | #define _HFI1_KERNEL_H | |
3 | /* | |
05d6ac1d | 4 | * Copyright(c) 2015, 2016 Intel Corporation. |
77241056 MM |
5 | * |
6 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
7 | * redistributing this file, you may do so under either license. | |
8 | * | |
9 | * GPL LICENSE SUMMARY | |
10 | * | |
77241056 MM |
11 | * This program is free software; you can redistribute it and/or modify |
12 | * it under the terms of version 2 of the GNU General Public License as | |
13 | * published by the Free Software Foundation. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, but | |
16 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
18 | * General Public License for more details. | |
19 | * | |
20 | * BSD LICENSE | |
21 | * | |
77241056 MM |
22 | * Redistribution and use in source and binary forms, with or without |
23 | * modification, are permitted provided that the following conditions | |
24 | * are met: | |
25 | * | |
26 | * - Redistributions of source code must retain the above copyright | |
27 | * notice, this list of conditions and the following disclaimer. | |
28 | * - Redistributions in binary form must reproduce the above copyright | |
29 | * notice, this list of conditions and the following disclaimer in | |
30 | * the documentation and/or other materials provided with the | |
31 | * distribution. | |
32 | * - Neither the name of Intel Corporation nor the names of its | |
33 | * contributors may be used to endorse or promote products derived | |
34 | * from this software without specific prior written permission. | |
35 | * | |
36 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
37 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
38 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
39 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
40 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
41 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
42 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
43 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
44 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
45 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
46 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
47 | * | |
48 | */ | |
49 | ||
50 | #include <linux/interrupt.h> | |
51 | #include <linux/pci.h> | |
52 | #include <linux/dma-mapping.h> | |
53 | #include <linux/mutex.h> | |
54 | #include <linux/list.h> | |
55 | #include <linux/scatterlist.h> | |
56 | #include <linux/slab.h> | |
57 | #include <linux/io.h> | |
58 | #include <linux/fs.h> | |
59 | #include <linux/completion.h> | |
60 | #include <linux/kref.h> | |
61 | #include <linux/sched.h> | |
62 | #include <linux/cdev.h> | |
63 | #include <linux/delay.h> | |
64 | #include <linux/kthread.h> | |
ec3f2c12 | 65 | #include <rdma/rdma_vt.h> |
77241056 MM |
66 | |
67 | #include "chip_registers.h" | |
68 | #include "common.h" | |
69 | #include "verbs.h" | |
70 | #include "pio.h" | |
71 | #include "chip.h" | |
72 | #include "mad.h" | |
73 | #include "qsfp.h" | |
8ebd4cf1 | 74 | #include "platform.h" |
957558c9 | 75 | #include "affinity.h" |
77241056 MM |
76 | |
77 | /* bumped 1 from s/w major version of TrueScale */ | |
78 | #define HFI1_CHIP_VERS_MAJ 3U | |
79 | ||
80 | /* don't care about this except printing */ | |
81 | #define HFI1_CHIP_VERS_MIN 0U | |
82 | ||
83 | /* The Organization Unique Identifier (Mfg code), and its position in GUID */ | |
84 | #define HFI1_OUI 0x001175 | |
85 | #define HFI1_OUI_LSB 40 | |
86 | ||
87 | #define DROP_PACKET_OFF 0 | |
88 | #define DROP_PACKET_ON 1 | |
89 | ||
90 | extern unsigned long hfi1_cap_mask; | |
91 | #define HFI1_CAP_KGET_MASK(mask, cap) ((mask) & HFI1_CAP_##cap) | |
92 | #define HFI1_CAP_UGET_MASK(mask, cap) \ | |
93 | (((mask) >> HFI1_CAP_USER_SHIFT) & HFI1_CAP_##cap) | |
94 | #define HFI1_CAP_KGET(cap) (HFI1_CAP_KGET_MASK(hfi1_cap_mask, cap)) | |
95 | #define HFI1_CAP_UGET(cap) (HFI1_CAP_UGET_MASK(hfi1_cap_mask, cap)) | |
96 | #define HFI1_CAP_IS_KSET(cap) (!!HFI1_CAP_KGET(cap)) | |
97 | #define HFI1_CAP_IS_USET(cap) (!!HFI1_CAP_UGET(cap)) | |
98 | #define HFI1_MISC_GET() ((hfi1_cap_mask >> HFI1_CAP_MISC_SHIFT) & \ | |
99 | HFI1_CAP_MISC_MASK) | |
a9c05e35 BM |
100 | /* Offline Disabled Reason is 4-bits */ |
101 | #define HFI1_ODR_MASK(rsn) ((rsn) & OPA_PI_MASK_OFFLINE_REASON) | |
77241056 | 102 | |
82c2611d NV |
103 | /* |
104 | * Control context is always 0 and handles the error packets. | |
105 | * It also handles the VL15 and multicast packets. | |
106 | */ | |
107 | #define HFI1_CTRL_CTXT 0 | |
108 | ||
2c5b521a JR |
109 | /* |
110 | * Driver context will store software counters for each of the events | |
111 | * associated with these status registers | |
112 | */ | |
113 | #define NUM_CCE_ERR_STATUS_COUNTERS 41 | |
114 | #define NUM_RCV_ERR_STATUS_COUNTERS 64 | |
115 | #define NUM_MISC_ERR_STATUS_COUNTERS 13 | |
116 | #define NUM_SEND_PIO_ERR_STATUS_COUNTERS 36 | |
117 | #define NUM_SEND_DMA_ERR_STATUS_COUNTERS 4 | |
118 | #define NUM_SEND_EGRESS_ERR_STATUS_COUNTERS 64 | |
119 | #define NUM_SEND_ERR_STATUS_COUNTERS 3 | |
120 | #define NUM_SEND_CTXT_ERR_STATUS_COUNTERS 5 | |
121 | #define NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS 24 | |
122 | ||
77241056 MM |
123 | /* |
124 | * per driver stats, either not device nor port-specific, or | |
125 | * summed over all of the devices and ports. | |
126 | * They are described by name via ipathfs filesystem, so layout | |
127 | * and number of elements can change without breaking compatibility. | |
128 | * If members are added or deleted hfi1_statnames[] in debugfs.c must | |
129 | * change to match. | |
130 | */ | |
131 | struct hfi1_ib_stats { | |
132 | __u64 sps_ints; /* number of interrupts handled */ | |
133 | __u64 sps_errints; /* number of error interrupts */ | |
134 | __u64 sps_txerrs; /* tx-related packet errors */ | |
135 | __u64 sps_rcverrs; /* non-crc rcv packet errors */ | |
136 | __u64 sps_hwerrs; /* hardware errors reported (parity, etc.) */ | |
137 | __u64 sps_nopiobufs; /* no pio bufs avail from kernel */ | |
138 | __u64 sps_ctxts; /* number of contexts currently open */ | |
139 | __u64 sps_lenerrs; /* number of kernel packets where RHF != LRH len */ | |
140 | __u64 sps_buffull; | |
141 | __u64 sps_hdrfull; | |
142 | }; | |
143 | ||
144 | extern struct hfi1_ib_stats hfi1_stats; | |
145 | extern const struct pci_error_handlers hfi1_pci_err_handler; | |
146 | ||
147 | /* | |
148 | * First-cut criterion for "device is active" is | |
149 | * two thousand dwords combined Tx, Rx traffic per | |
150 | * 5-second interval. SMA packets are 64 dwords, | |
151 | * and occur "a few per second", presumably each way. | |
152 | */ | |
153 | #define HFI1_TRAFFIC_ACTIVE_THRESHOLD (2000) | |
154 | ||
155 | /* | |
156 | * Below contains all data related to a single context (formerly called port). | |
157 | */ | |
158 | ||
159 | #ifdef CONFIG_DEBUG_FS | |
160 | struct hfi1_opcode_stats_perctx; | |
161 | #endif | |
162 | ||
77241056 MM |
163 | struct ctxt_eager_bufs { |
164 | ssize_t size; /* total size of eager buffers */ | |
165 | u32 count; /* size of buffers array */ | |
166 | u32 numbufs; /* number of buffers allocated */ | |
167 | u32 alloced; /* number of rcvarray entries used */ | |
168 | u32 rcvtid_size; /* size of each eager rcv tid */ | |
169 | u32 threshold; /* head update threshold */ | |
170 | struct eager_buffer { | |
171 | void *addr; | |
172 | dma_addr_t phys; | |
173 | ssize_t len; | |
174 | } *buffers; | |
175 | struct { | |
176 | void *addr; | |
177 | dma_addr_t phys; | |
178 | } *rcvtids; | |
179 | }; | |
180 | ||
a86cd357 MH |
181 | struct exp_tid_set { |
182 | struct list_head list; | |
183 | u32 count; | |
184 | }; | |
185 | ||
77241056 MM |
186 | struct hfi1_ctxtdata { |
187 | /* shadow the ctxt's RcvCtrl register */ | |
188 | u64 rcvctrl; | |
189 | /* rcvhdrq base, needs mmap before useful */ | |
190 | void *rcvhdrq; | |
191 | /* kernel virtual address where hdrqtail is updated */ | |
192 | volatile __le64 *rcvhdrtail_kvaddr; | |
193 | /* | |
194 | * Shared page for kernel to signal user processes that send buffers | |
195 | * need disarming. The process should call HFI1_CMD_DISARM_BUFS | |
196 | * or HFI1_CMD_ACK_EVENT with IPATH_EVENT_DISARM_BUFS set. | |
197 | */ | |
198 | unsigned long *user_event_mask; | |
199 | /* when waiting for rcv or pioavail */ | |
200 | wait_queue_head_t wait; | |
201 | /* rcvhdrq size (for freeing) */ | |
202 | size_t rcvhdrq_size; | |
203 | /* number of rcvhdrq entries */ | |
204 | u16 rcvhdrq_cnt; | |
205 | /* size of each of the rcvhdrq entries */ | |
206 | u16 rcvhdrqentsize; | |
207 | /* mmap of hdrq, must fit in 44 bits */ | |
208 | dma_addr_t rcvhdrq_phys; | |
209 | dma_addr_t rcvhdrqtailaddr_phys; | |
210 | struct ctxt_eager_bufs egrbufs; | |
211 | /* this receive context's assigned PIO ACK send context */ | |
212 | struct send_context *sc; | |
213 | ||
214 | /* dynamic receive available interrupt timeout */ | |
215 | u32 rcvavail_timeout; | |
216 | /* | |
217 | * number of opens (including slave sub-contexts) on this instance | |
218 | * (ignoring forks, dup, etc. for now) | |
219 | */ | |
220 | int cnt; | |
221 | /* | |
222 | * how much space to leave at start of eager TID entries for | |
223 | * protocol use, on each TID | |
224 | */ | |
225 | /* instead of calculating it */ | |
226 | unsigned ctxt; | |
227 | /* non-zero if ctxt is being shared. */ | |
228 | u16 subctxt_cnt; | |
229 | /* non-zero if ctxt is being shared. */ | |
230 | u16 subctxt_id; | |
231 | u8 uuid[16]; | |
232 | /* job key */ | |
233 | u16 jkey; | |
234 | /* number of RcvArray groups for this context. */ | |
235 | u32 rcv_array_groups; | |
236 | /* index of first eager TID entry. */ | |
237 | u32 eager_base; | |
238 | /* number of expected TID entries */ | |
239 | u32 expected_count; | |
240 | /* index of first expected TID entry. */ | |
241 | u32 expected_base; | |
a86cd357 MH |
242 | |
243 | struct exp_tid_set tid_group_list; | |
244 | struct exp_tid_set tid_used_list; | |
245 | struct exp_tid_set tid_full_list; | |
246 | ||
77241056 | 247 | /* lock protecting all Expected TID data */ |
463e6ebc | 248 | struct mutex exp_lock; |
77241056 MM |
249 | /* number of pio bufs for this ctxt (all procs, if shared) */ |
250 | u32 piocnt; | |
251 | /* first pio buffer for this ctxt */ | |
252 | u32 pio_base; | |
253 | /* chip offset of PIO buffers for this ctxt */ | |
254 | u32 piobufs; | |
255 | /* per-context configuration flags */ | |
82c2611d | 256 | u32 flags; |
77241056 MM |
257 | /* per-context event flags for fileops/intr communication */ |
258 | unsigned long event_flags; | |
259 | /* WAIT_RCV that timed out, no interrupt */ | |
260 | u32 rcvwait_to; | |
261 | /* WAIT_PIO that timed out, no interrupt */ | |
262 | u32 piowait_to; | |
263 | /* WAIT_RCV already happened, no wait */ | |
264 | u32 rcvnowait; | |
265 | /* WAIT_PIO already happened, no wait */ | |
266 | u32 pionowait; | |
267 | /* total number of polled urgent packets */ | |
268 | u32 urgent; | |
269 | /* saved total number of polled urgent packets for poll edge trigger */ | |
270 | u32 urgent_poll; | |
271 | /* pid of process using this ctxt */ | |
272 | pid_t pid; | |
273 | pid_t subpid[HFI1_MAX_SHARED_CTXTS]; | |
274 | /* same size as task_struct .comm[], command that opened context */ | |
c3af8a28 | 275 | char comm[TASK_COMM_LEN]; |
77241056 MM |
276 | /* so file ops can get at unit */ |
277 | struct hfi1_devdata *dd; | |
278 | /* so functions that need physical port can get it easily */ | |
279 | struct hfi1_pportdata *ppd; | |
280 | /* A page of memory for rcvhdrhead, rcvegrhead, rcvegrtail * N */ | |
281 | void *subctxt_uregbase; | |
282 | /* An array of pages for the eager receive buffers * N */ | |
283 | void *subctxt_rcvegrbuf; | |
284 | /* An array of pages for the eager header queue entries * N */ | |
285 | void *subctxt_rcvhdr_base; | |
286 | /* The version of the library which opened this ctxt */ | |
287 | u32 userversion; | |
288 | /* Bitmask of active slaves */ | |
289 | u32 active_slaves; | |
290 | /* Type of packets or conditions we want to poll for */ | |
291 | u16 poll_type; | |
292 | /* receive packet sequence counter */ | |
293 | u8 seq_cnt; | |
294 | u8 redirect_seq_cnt; | |
295 | /* ctxt rcvhdrq head offset */ | |
296 | u32 head; | |
297 | u32 pkt_count; | |
298 | /* QPs waiting for context processing */ | |
299 | struct list_head qp_wait_list; | |
300 | /* interrupt handling */ | |
301 | u64 imask; /* clear interrupt mask */ | |
302 | int ireg; /* clear interrupt register */ | |
303 | unsigned numa_id; /* numa node of this context */ | |
304 | /* verbs stats per CTX */ | |
305 | struct hfi1_opcode_stats_perctx *opstats; | |
306 | /* | |
307 | * This is the kernel thread that will keep making | |
308 | * progress on the user sdma requests behind the scenes. | |
309 | * There is one per context (shared contexts use the master's). | |
310 | */ | |
311 | struct task_struct *progress; | |
312 | struct list_head sdma_queues; | |
6a14c5ea | 313 | /* protect sdma queues */ |
77241056 MM |
314 | spinlock_t sdma_qlock; |
315 | ||
affa48de AD |
316 | /* Is ASPM interrupt supported for this context */ |
317 | bool aspm_intr_supported; | |
318 | /* ASPM state (enabled/disabled) for this context */ | |
319 | bool aspm_enabled; | |
320 | /* Timer for re-enabling ASPM if interrupt activity quietens down */ | |
321 | struct timer_list aspm_timer; | |
322 | /* Lock to serialize between intr, timer intr and user threads */ | |
323 | spinlock_t aspm_lock; | |
324 | /* Is ASPM processing enabled for this context (in intr context) */ | |
325 | bool aspm_intr_enable; | |
326 | /* Last interrupt timestamp */ | |
327 | ktime_t aspm_ts_last_intr; | |
328 | /* Last timestamp at which we scheduled a timer for this context */ | |
329 | ktime_t aspm_ts_timer_sched; | |
330 | ||
77241056 MM |
331 | /* |
332 | * The interrupt handler for a particular receive context can vary | |
333 | * throughout it's lifetime. This is not a lock protected data member so | |
334 | * it must be updated atomically and the prev and new value must always | |
335 | * be valid. Worst case is we process an extra interrupt and up to 64 | |
336 | * packets with the wrong interrupt handler. | |
337 | */ | |
f4f30031 | 338 | int (*do_interrupt)(struct hfi1_ctxtdata *rcd, int threaded); |
77241056 MM |
339 | }; |
340 | ||
341 | /* | |
342 | * Represents a single packet at a high level. Put commonly computed things in | |
343 | * here so we do not have to keep doing them over and over. The rule of thumb is | |
344 | * if something is used one time to derive some value, store that something in | |
345 | * here. If it is used multiple times, then store the result of that derivation | |
346 | * in here. | |
347 | */ | |
348 | struct hfi1_packet { | |
349 | void *ebuf; | |
350 | void *hdr; | |
351 | struct hfi1_ctxtdata *rcd; | |
352 | __le32 *rhf_addr; | |
895420dd | 353 | struct rvt_qp *qp; |
77241056 MM |
354 | struct hfi1_other_headers *ohdr; |
355 | u64 rhf; | |
356 | u32 maxcnt; | |
357 | u32 rhqoff; | |
358 | u32 hdrqtail; | |
359 | int numpkt; | |
360 | u16 tlen; | |
361 | u16 hlen; | |
362 | s16 etail; | |
363 | u16 rsize; | |
364 | u8 updegr; | |
365 | u8 rcv_flags; | |
366 | u8 etype; | |
367 | }; | |
368 | ||
369 | static inline bool has_sc4_bit(struct hfi1_packet *p) | |
370 | { | |
371 | return !!rhf_dc_info(p->rhf); | |
372 | } | |
373 | ||
374 | /* | |
375 | * Private data for snoop/capture support. | |
376 | */ | |
377 | struct hfi1_snoop_data { | |
378 | int mode_flag; | |
379 | struct cdev cdev; | |
380 | struct device *class_dev; | |
6a14c5ea | 381 | /* protect snoop data */ |
77241056 MM |
382 | spinlock_t snoop_lock; |
383 | struct list_head queue; | |
384 | wait_queue_head_t waitq; | |
385 | void *filter_value; | |
386 | int (*filter_callback)(void *hdr, void *data, void *value); | |
387 | u64 dcc_cfg; /* saved value of DCC Cfg register */ | |
388 | }; | |
389 | ||
390 | /* snoop mode_flag values */ | |
391 | #define HFI1_PORT_SNOOP_MODE 1U | |
392 | #define HFI1_PORT_CAPTURE_MODE 2U | |
393 | ||
895420dd | 394 | struct rvt_sge_state; |
77241056 MM |
395 | |
396 | /* | |
397 | * Get/Set IB link-level config parameters for f_get/set_ib_cfg() | |
398 | * Mostly for MADs that set or query link parameters, also ipath | |
399 | * config interfaces | |
400 | */ | |
401 | #define HFI1_IB_CFG_LIDLMC 0 /* LID (LS16b) and Mask (MS16b) */ | |
402 | #define HFI1_IB_CFG_LWID_DG_ENB 1 /* allowed Link-width downgrade */ | |
403 | #define HFI1_IB_CFG_LWID_ENB 2 /* allowed Link-width */ | |
404 | #define HFI1_IB_CFG_LWID 3 /* currently active Link-width */ | |
405 | #define HFI1_IB_CFG_SPD_ENB 4 /* allowed Link speeds */ | |
406 | #define HFI1_IB_CFG_SPD 5 /* current Link spd */ | |
407 | #define HFI1_IB_CFG_RXPOL_ENB 6 /* Auto-RX-polarity enable */ | |
408 | #define HFI1_IB_CFG_LREV_ENB 7 /* Auto-Lane-reversal enable */ | |
409 | #define HFI1_IB_CFG_LINKLATENCY 8 /* Link Latency (IB1.2 only) */ | |
410 | #define HFI1_IB_CFG_HRTBT 9 /* IB heartbeat off/enable/auto; DDR/QDR only */ | |
411 | #define HFI1_IB_CFG_OP_VLS 10 /* operational VLs */ | |
412 | #define HFI1_IB_CFG_VL_HIGH_CAP 11 /* num of VL high priority weights */ | |
413 | #define HFI1_IB_CFG_VL_LOW_CAP 12 /* num of VL low priority weights */ | |
414 | #define HFI1_IB_CFG_OVERRUN_THRESH 13 /* IB overrun threshold */ | |
415 | #define HFI1_IB_CFG_PHYERR_THRESH 14 /* IB PHY error threshold */ | |
416 | #define HFI1_IB_CFG_LINKDEFAULT 15 /* IB link default (sleep/poll) */ | |
417 | #define HFI1_IB_CFG_PKEYS 16 /* update partition keys */ | |
418 | #define HFI1_IB_CFG_MTU 17 /* update MTU in IBC */ | |
419 | #define HFI1_IB_CFG_VL_HIGH_LIMIT 19 | |
420 | #define HFI1_IB_CFG_PMA_TICKS 20 /* PMA sample tick resolution */ | |
421 | #define HFI1_IB_CFG_PORT 21 /* switch port we are connected to */ | |
422 | ||
423 | /* | |
424 | * HFI or Host Link States | |
425 | * | |
426 | * These describe the states the driver thinks the logical and physical | |
427 | * states are in. Used as an argument to set_link_state(). Implemented | |
428 | * as bits for easy multi-state checking. The actual state can only be | |
429 | * one. | |
430 | */ | |
431 | #define __HLS_UP_INIT_BP 0 | |
432 | #define __HLS_UP_ARMED_BP 1 | |
433 | #define __HLS_UP_ACTIVE_BP 2 | |
434 | #define __HLS_DN_DOWNDEF_BP 3 /* link down default */ | |
435 | #define __HLS_DN_POLL_BP 4 | |
436 | #define __HLS_DN_DISABLE_BP 5 | |
437 | #define __HLS_DN_OFFLINE_BP 6 | |
438 | #define __HLS_VERIFY_CAP_BP 7 | |
439 | #define __HLS_GOING_UP_BP 8 | |
440 | #define __HLS_GOING_OFFLINE_BP 9 | |
441 | #define __HLS_LINK_COOLDOWN_BP 10 | |
442 | ||
349ac71f | 443 | #define HLS_UP_INIT BIT(__HLS_UP_INIT_BP) |
444 | #define HLS_UP_ARMED BIT(__HLS_UP_ARMED_BP) | |
445 | #define HLS_UP_ACTIVE BIT(__HLS_UP_ACTIVE_BP) | |
446 | #define HLS_DN_DOWNDEF BIT(__HLS_DN_DOWNDEF_BP) /* link down default */ | |
447 | #define HLS_DN_POLL BIT(__HLS_DN_POLL_BP) | |
448 | #define HLS_DN_DISABLE BIT(__HLS_DN_DISABLE_BP) | |
449 | #define HLS_DN_OFFLINE BIT(__HLS_DN_OFFLINE_BP) | |
450 | #define HLS_VERIFY_CAP BIT(__HLS_VERIFY_CAP_BP) | |
451 | #define HLS_GOING_UP BIT(__HLS_GOING_UP_BP) | |
452 | #define HLS_GOING_OFFLINE BIT(__HLS_GOING_OFFLINE_BP) | |
453 | #define HLS_LINK_COOLDOWN BIT(__HLS_LINK_COOLDOWN_BP) | |
77241056 MM |
454 | |
455 | #define HLS_UP (HLS_UP_INIT | HLS_UP_ARMED | HLS_UP_ACTIVE) | |
456 | ||
457 | /* use this MTU size if none other is given */ | |
458 | #define HFI1_DEFAULT_ACTIVE_MTU 8192 | |
459 | /* use this MTU size as the default maximum */ | |
460 | #define HFI1_DEFAULT_MAX_MTU 8192 | |
461 | /* default partition key */ | |
462 | #define DEFAULT_PKEY 0xffff | |
463 | ||
464 | /* | |
465 | * Possible fabric manager config parameters for fm_{get,set}_table() | |
466 | */ | |
467 | #define FM_TBL_VL_HIGH_ARB 1 /* Get/set VL high prio weights */ | |
468 | #define FM_TBL_VL_LOW_ARB 2 /* Get/set VL low prio weights */ | |
469 | #define FM_TBL_BUFFER_CONTROL 3 /* Get/set Buffer Control */ | |
470 | #define FM_TBL_SC2VLNT 4 /* Get/set SC->VLnt */ | |
471 | #define FM_TBL_VL_PREEMPT_ELEMS 5 /* Get (no set) VL preempt elems */ | |
472 | #define FM_TBL_VL_PREEMPT_MATRIX 6 /* Get (no set) VL preempt matrix */ | |
473 | ||
474 | /* | |
475 | * Possible "operations" for f_rcvctrl(ppd, op, ctxt) | |
476 | * these are bits so they can be combined, e.g. | |
477 | * HFI1_RCVCTRL_INTRAVAIL_ENB | HFI1_RCVCTRL_CTXT_ENB | |
478 | */ | |
479 | #define HFI1_RCVCTRL_TAILUPD_ENB 0x01 | |
480 | #define HFI1_RCVCTRL_TAILUPD_DIS 0x02 | |
481 | #define HFI1_RCVCTRL_CTXT_ENB 0x04 | |
482 | #define HFI1_RCVCTRL_CTXT_DIS 0x08 | |
483 | #define HFI1_RCVCTRL_INTRAVAIL_ENB 0x10 | |
484 | #define HFI1_RCVCTRL_INTRAVAIL_DIS 0x20 | |
485 | #define HFI1_RCVCTRL_PKEY_ENB 0x40 /* Note, default is enabled */ | |
486 | #define HFI1_RCVCTRL_PKEY_DIS 0x80 | |
487 | #define HFI1_RCVCTRL_TIDFLOW_ENB 0x0400 | |
488 | #define HFI1_RCVCTRL_TIDFLOW_DIS 0x0800 | |
489 | #define HFI1_RCVCTRL_ONE_PKT_EGR_ENB 0x1000 | |
490 | #define HFI1_RCVCTRL_ONE_PKT_EGR_DIS 0x2000 | |
491 | #define HFI1_RCVCTRL_NO_RHQ_DROP_ENB 0x4000 | |
492 | #define HFI1_RCVCTRL_NO_RHQ_DROP_DIS 0x8000 | |
493 | #define HFI1_RCVCTRL_NO_EGR_DROP_ENB 0x10000 | |
494 | #define HFI1_RCVCTRL_NO_EGR_DROP_DIS 0x20000 | |
495 | ||
496 | /* partition enforcement flags */ | |
497 | #define HFI1_PART_ENFORCE_IN 0x1 | |
498 | #define HFI1_PART_ENFORCE_OUT 0x2 | |
499 | ||
500 | /* how often we check for synthetic counter wrap around */ | |
501 | #define SYNTH_CNT_TIME 2 | |
502 | ||
503 | /* Counter flags */ | |
504 | #define CNTR_NORMAL 0x0 /* Normal counters, just read register */ | |
505 | #define CNTR_SYNTH 0x1 /* Synthetic counters, saturate at all 1s */ | |
506 | #define CNTR_DISABLED 0x2 /* Disable this counter */ | |
507 | #define CNTR_32BIT 0x4 /* Simulate 64 bits for this counter */ | |
508 | #define CNTR_VL 0x8 /* Per VL counter */ | |
a699c6c2 | 509 | #define CNTR_SDMA 0x10 |
77241056 MM |
510 | #define CNTR_INVALID_VL -1 /* Specifies invalid VL */ |
511 | #define CNTR_MODE_W 0x0 | |
512 | #define CNTR_MODE_R 0x1 | |
513 | ||
514 | /* VLs Supported/Operational */ | |
515 | #define HFI1_MIN_VLS_SUPPORTED 1 | |
516 | #define HFI1_MAX_VLS_SUPPORTED 8 | |
517 | ||
518 | static inline void incr_cntr64(u64 *cntr) | |
519 | { | |
520 | if (*cntr < (u64)-1LL) | |
521 | (*cntr)++; | |
522 | } | |
523 | ||
524 | static inline void incr_cntr32(u32 *cntr) | |
525 | { | |
526 | if (*cntr < (u32)-1LL) | |
527 | (*cntr)++; | |
528 | } | |
529 | ||
530 | #define MAX_NAME_SIZE 64 | |
531 | struct hfi1_msix_entry { | |
957558c9 | 532 | enum irq_type type; |
77241056 MM |
533 | struct msix_entry msix; |
534 | void *arg; | |
535 | char name[MAX_NAME_SIZE]; | |
957558c9 | 536 | cpumask_t mask; |
77241056 MM |
537 | }; |
538 | ||
539 | /* per-SL CCA information */ | |
540 | struct cca_timer { | |
541 | struct hrtimer hrtimer; | |
542 | struct hfi1_pportdata *ppd; /* read-only */ | |
543 | int sl; /* read-only */ | |
544 | u16 ccti; /* read/write - current value of CCTI */ | |
545 | }; | |
546 | ||
547 | struct link_down_reason { | |
548 | /* | |
549 | * SMA-facing value. Should be set from .latest when | |
550 | * HLS_UP_* -> HLS_DN_* transition actually occurs. | |
551 | */ | |
552 | u8 sma; | |
553 | u8 latest; | |
554 | }; | |
555 | ||
556 | enum { | |
557 | LO_PRIO_TABLE, | |
558 | HI_PRIO_TABLE, | |
559 | MAX_PRIO_TABLE | |
560 | }; | |
561 | ||
562 | struct vl_arb_cache { | |
6a14c5ea | 563 | /* protect vl arb cache */ |
77241056 MM |
564 | spinlock_t lock; |
565 | struct ib_vl_weight_elem table[VL_ARB_TABLE_SIZE]; | |
566 | }; | |
567 | ||
568 | /* | |
569 | * The structure below encapsulates data relevant to a physical IB Port. | |
570 | * Current chips support only one such port, but the separation | |
571 | * clarifies things a bit. Note that to conform to IB conventions, | |
572 | * port-numbers are one-based. The first or only port is port1. | |
573 | */ | |
574 | struct hfi1_pportdata { | |
575 | struct hfi1_ibport ibport_data; | |
576 | ||
577 | struct hfi1_devdata *dd; | |
578 | struct kobject pport_cc_kobj; | |
579 | struct kobject sc2vl_kobj; | |
580 | struct kobject sl2sc_kobj; | |
581 | struct kobject vl2mtu_kobj; | |
582 | ||
8ebd4cf1 EH |
583 | /* PHY support */ |
584 | u32 port_type; | |
77241056 MM |
585 | struct qsfp_data qsfp_info; |
586 | ||
587 | /* GUID for this interface, in host order */ | |
588 | u64 guid; | |
589 | /* GUID for peer interface, in host order */ | |
590 | u64 neighbor_guid; | |
591 | ||
592 | /* up or down physical link state */ | |
593 | u32 linkup; | |
594 | ||
595 | /* | |
596 | * this address is mapped read-only into user processes so they can | |
597 | * get status cheaply, whenever they want. One qword of status per port | |
598 | */ | |
599 | u64 *statusp; | |
600 | ||
601 | /* SendDMA related entries */ | |
602 | ||
603 | struct workqueue_struct *hfi1_wq; | |
604 | ||
605 | /* move out of interrupt context */ | |
606 | struct work_struct link_vc_work; | |
607 | struct work_struct link_up_work; | |
608 | struct work_struct link_down_work; | |
cbac386a | 609 | struct work_struct dc_host_req_work; |
77241056 MM |
610 | struct work_struct sma_message_work; |
611 | struct work_struct freeze_work; | |
612 | struct work_struct link_downgrade_work; | |
613 | struct work_struct link_bounce_work; | |
614 | /* host link state variables */ | |
615 | struct mutex hls_lock; | |
616 | u32 host_link_state; | |
617 | ||
618 | spinlock_t sdma_alllock ____cacheline_aligned_in_smp; | |
619 | ||
620 | u32 lstate; /* logical link state */ | |
621 | ||
622 | /* these are the "32 bit" regs */ | |
623 | ||
624 | u32 ibmtu; /* The MTU programmed for this unit */ | |
625 | /* | |
626 | * Current max size IB packet (in bytes) including IB headers, that | |
627 | * we can send. Changes when ibmtu changes. | |
628 | */ | |
629 | u32 ibmaxlen; | |
630 | u32 current_egress_rate; /* units [10^6 bits/sec] */ | |
631 | /* LID programmed for this instance */ | |
632 | u16 lid; | |
633 | /* list of pkeys programmed; 0 if not set */ | |
634 | u16 pkeys[MAX_PKEY_VALUES]; | |
635 | u16 link_width_supported; | |
636 | u16 link_width_downgrade_supported; | |
637 | u16 link_speed_supported; | |
638 | u16 link_width_enabled; | |
639 | u16 link_width_downgrade_enabled; | |
640 | u16 link_speed_enabled; | |
641 | u16 link_width_active; | |
642 | u16 link_width_downgrade_tx_active; | |
643 | u16 link_width_downgrade_rx_active; | |
644 | u16 link_speed_active; | |
645 | u8 vls_supported; | |
646 | u8 vls_operational; | |
8a4d3444 | 647 | u8 actual_vls_operational; |
77241056 MM |
648 | /* LID mask control */ |
649 | u8 lmc; | |
650 | /* Rx Polarity inversion (compensate for ~tx on partner) */ | |
651 | u8 rx_pol_inv; | |
652 | ||
653 | u8 hw_pidx; /* physical port index */ | |
654 | u8 port; /* IB port number and index into dd->pports - 1 */ | |
655 | /* type of neighbor node */ | |
656 | u8 neighbor_type; | |
657 | u8 neighbor_normal; | |
658 | u8 neighbor_fm_security; /* 1 if firmware checking is disabled */ | |
659 | u8 neighbor_port_number; | |
660 | u8 is_sm_config_started; | |
661 | u8 offline_disabled_reason; | |
662 | u8 is_active_optimize_enabled; | |
663 | u8 driver_link_ready; /* driver ready for active link */ | |
664 | u8 link_enabled; /* link enabled? */ | |
665 | u8 linkinit_reason; | |
666 | u8 local_tx_rate; /* rate given to 8051 firmware */ | |
f45c8dc8 | 667 | u8 last_pstate; /* info only */ |
77241056 MM |
668 | |
669 | /* placeholders for IB MAD packet settings */ | |
670 | u8 overrun_threshold; | |
671 | u8 phy_error_threshold; | |
672 | ||
91ab4ed3 EH |
673 | /* Used to override LED behavior for things like maintenance beaconing*/ |
674 | /* | |
675 | * Alternates per phase of blink | |
676 | * [0] holds LED off duration, [1] holds LED on duration | |
677 | */ | |
678 | unsigned long led_override_vals[2]; | |
679 | u8 led_override_phase; /* LSB picks from vals[] */ | |
77241056 MM |
680 | atomic_t led_override_timer_active; |
681 | /* Used to flash LEDs in override mode */ | |
682 | struct timer_list led_override_timer; | |
91ab4ed3 | 683 | |
77241056 MM |
684 | u32 sm_trap_qp; |
685 | u32 sa_qp; | |
686 | ||
687 | /* | |
688 | * cca_timer_lock protects access to the per-SL cca_timer | |
689 | * structures (specifically the ccti member). | |
690 | */ | |
691 | spinlock_t cca_timer_lock ____cacheline_aligned_in_smp; | |
692 | struct cca_timer cca_timer[OPA_MAX_SLS]; | |
693 | ||
694 | /* List of congestion control table entries */ | |
695 | struct ib_cc_table_entry_shadow ccti_entries[CC_TABLE_SHADOW_MAX]; | |
696 | ||
697 | /* congestion entries, each entry corresponding to a SL */ | |
698 | struct opa_congestion_setting_entry_shadow | |
699 | congestion_entries[OPA_MAX_SLS]; | |
700 | ||
701 | /* | |
702 | * cc_state_lock protects (write) access to the per-port | |
703 | * struct cc_state. | |
704 | */ | |
705 | spinlock_t cc_state_lock ____cacheline_aligned_in_smp; | |
706 | ||
707 | struct cc_state __rcu *cc_state; | |
708 | ||
709 | /* Total number of congestion control table entries */ | |
710 | u16 total_cct_entry; | |
711 | ||
712 | /* Bit map identifying service level */ | |
713 | u32 cc_sl_control_map; | |
714 | ||
715 | /* CA's max number of 64 entry units in the congestion control table */ | |
716 | u8 cc_max_table_entries; | |
717 | ||
4d114fdd JJ |
718 | /* |
719 | * begin congestion log related entries | |
720 | * cc_log_lock protects all congestion log related data | |
721 | */ | |
77241056 | 722 | spinlock_t cc_log_lock ____cacheline_aligned_in_smp; |
8638b77f | 723 | u8 threshold_cong_event_map[OPA_MAX_SLS / 8]; |
77241056 MM |
724 | u16 threshold_event_counter; |
725 | struct opa_hfi1_cong_log_event_internal cc_events[OPA_CONG_LOG_ELEMS]; | |
726 | int cc_log_idx; /* index for logging events */ | |
727 | int cc_mad_idx; /* index for reporting events */ | |
728 | /* end congestion log related entries */ | |
729 | ||
730 | struct vl_arb_cache vl_arb_cache[MAX_PRIO_TABLE]; | |
731 | ||
732 | /* port relative counter buffer */ | |
733 | u64 *cntrs; | |
734 | /* port relative synthetic counter buffer */ | |
735 | u64 *scntrs; | |
69a00b8e | 736 | /* port_xmit_discards are synthesized from different egress errors */ |
77241056 | 737 | u64 port_xmit_discards; |
69a00b8e | 738 | u64 port_xmit_discards_vl[C_VL_COUNT]; |
77241056 MM |
739 | u64 port_xmit_constraint_errors; |
740 | u64 port_rcv_constraint_errors; | |
741 | /* count of 'link_err' interrupts from DC */ | |
742 | u64 link_downed; | |
743 | /* number of times link retrained successfully */ | |
744 | u64 link_up; | |
6d014530 DL |
745 | /* number of times a link unknown frame was reported */ |
746 | u64 unknown_frame_count; | |
77241056 MM |
747 | /* port_ltp_crc_mode is returned in 'portinfo' MADs */ |
748 | u16 port_ltp_crc_mode; | |
749 | /* port_crc_mode_enabled is the crc we support */ | |
750 | u8 port_crc_mode_enabled; | |
751 | /* mgmt_allowed is also returned in 'portinfo' MADs */ | |
752 | u8 mgmt_allowed; | |
753 | u8 part_enforce; /* partition enforcement flags */ | |
754 | struct link_down_reason local_link_down_reason; | |
755 | struct link_down_reason neigh_link_down_reason; | |
756 | /* Value to be sent to link peer on LinkDown .*/ | |
757 | u8 remote_link_down_reason; | |
758 | /* Error events that will cause a port bounce. */ | |
759 | u32 port_error_action; | |
fb9036dd | 760 | struct work_struct linkstate_active_work; |
6c9e50f8 VM |
761 | /* Does this port need to prescan for FECNs */ |
762 | bool cc_prescan; | |
77241056 MM |
763 | }; |
764 | ||
765 | typedef int (*rhf_rcv_function_ptr)(struct hfi1_packet *packet); | |
766 | ||
767 | typedef void (*opcode_handler)(struct hfi1_packet *packet); | |
768 | ||
769 | /* return values for the RHF receive functions */ | |
770 | #define RHF_RCV_CONTINUE 0 /* keep going */ | |
771 | #define RHF_RCV_DONE 1 /* stop, this packet processed */ | |
772 | #define RHF_RCV_REPROCESS 2 /* stop. retain this packet */ | |
773 | ||
774 | struct rcv_array_data { | |
775 | u8 group_size; | |
776 | u16 ngroups; | |
777 | u16 nctxt_extra; | |
778 | }; | |
779 | ||
780 | struct per_vl_data { | |
781 | u16 mtu; | |
782 | struct send_context *sc; | |
783 | }; | |
784 | ||
785 | /* 16 to directly index */ | |
786 | #define PER_VL_SEND_CONTEXTS 16 | |
787 | ||
788 | struct err_info_rcvport { | |
789 | u8 status_and_code; | |
790 | u64 packet_flit1; | |
791 | u64 packet_flit2; | |
792 | }; | |
793 | ||
794 | struct err_info_constraint { | |
795 | u8 status; | |
796 | u16 pkey; | |
797 | u32 slid; | |
798 | }; | |
799 | ||
800 | struct hfi1_temp { | |
801 | unsigned int curr; /* current temperature */ | |
802 | unsigned int lo_lim; /* low temperature limit */ | |
803 | unsigned int hi_lim; /* high temperature limit */ | |
804 | unsigned int crit_lim; /* critical temperature limit */ | |
805 | u8 triggers; /* temperature triggers */ | |
806 | }; | |
807 | ||
808 | /* device data struct now contains only "general per-device" info. | |
809 | * fields related to a physical IB port are in a hfi1_pportdata struct. | |
810 | */ | |
811 | struct sdma_engine; | |
812 | struct sdma_vl_map; | |
813 | ||
814 | #define BOARD_VERS_MAX 96 /* how long the version string can be */ | |
815 | #define SERIAL_MAX 16 /* length of the serial number */ | |
816 | ||
14553ca1 | 817 | typedef int (*send_routine)(struct rvt_qp *, struct hfi1_pkt_state *, u64); |
77241056 MM |
818 | struct hfi1_devdata { |
819 | struct hfi1_ibdev verbs_dev; /* must be first */ | |
820 | struct list_head list; | |
821 | /* pointers to related structs for this device */ | |
822 | /* pci access data structure */ | |
823 | struct pci_dev *pcidev; | |
824 | struct cdev user_cdev; | |
825 | struct cdev diag_cdev; | |
826 | struct cdev ui_cdev; | |
827 | struct device *user_device; | |
828 | struct device *diag_device; | |
829 | struct device *ui_device; | |
830 | ||
831 | /* mem-mapped pointer to base of chip regs */ | |
832 | u8 __iomem *kregbase; | |
833 | /* end of mem-mapped chip space excluding sendbuf and user regs */ | |
834 | u8 __iomem *kregend; | |
835 | /* physical address of chip for io_remap, etc. */ | |
836 | resource_size_t physaddr; | |
837 | /* receive context data */ | |
838 | struct hfi1_ctxtdata **rcd; | |
839 | /* send context data */ | |
840 | struct send_context_info *send_contexts; | |
841 | /* map hardware send contexts to software index */ | |
842 | u8 *hw_to_sw; | |
843 | /* spinlock for allocating and releasing send context resources */ | |
844 | spinlock_t sc_lock; | |
845 | /* Per VL data. Enough for all VLs but not all elements are set/used. */ | |
846 | struct per_vl_data vld[PER_VL_SEND_CONTEXTS]; | |
35f6befc JJ |
847 | /* lock for pio_map */ |
848 | spinlock_t pio_map_lock; | |
849 | /* array of kernel send contexts */ | |
850 | struct send_context **kernel_send_context; | |
851 | /* array of vl maps */ | |
852 | struct pio_vl_map __rcu *pio_map; | |
77241056 MM |
853 | /* seqlock for sc2vl */ |
854 | seqlock_t sc2vl_lock; | |
855 | u64 sc2vl[4]; | |
856 | /* Send Context initialization lock. */ | |
857 | spinlock_t sc_init_lock; | |
858 | ||
859 | /* fields common to all SDMA engines */ | |
860 | ||
861 | /* default flags to last descriptor */ | |
862 | u64 default_desc1; | |
863 | volatile __le64 *sdma_heads_dma; /* DMA'ed by chip */ | |
864 | dma_addr_t sdma_heads_phys; | |
865 | void *sdma_pad_dma; /* DMA'ed by chip */ | |
866 | dma_addr_t sdma_pad_phys; | |
867 | /* for deallocation */ | |
868 | size_t sdma_heads_size; | |
869 | /* number from the chip */ | |
870 | u32 chip_sdma_engines; | |
871 | /* num used */ | |
872 | u32 num_sdma; | |
873 | /* lock for sdma_map */ | |
874 | spinlock_t sde_map_lock; | |
875 | /* array of engines sized by num_sdma */ | |
876 | struct sdma_engine *per_sdma; | |
877 | /* array of vl maps */ | |
878 | struct sdma_vl_map __rcu *sdma_map; | |
879 | /* SPC freeze waitqueue and variable */ | |
880 | wait_queue_head_t sdma_unfreeze_wq; | |
881 | atomic_t sdma_unfreeze_count; | |
882 | ||
77241056 MM |
883 | /* hfi1_pportdata, points to array of (physical) port-specific |
884 | * data structs, indexed by pidx (0..n-1) | |
885 | */ | |
886 | struct hfi1_pportdata *pport; | |
887 | ||
888 | /* mem-mapped pointer to base of PIO buffers */ | |
889 | void __iomem *piobase; | |
890 | /* | |
891 | * write-combining mem-mapped pointer to base of RcvArray | |
892 | * memory. | |
893 | */ | |
894 | void __iomem *rcvarray_wc; | |
895 | /* | |
896 | * credit return base - a per-NUMA range of DMA address that | |
897 | * the chip will use to update the per-context free counter | |
898 | */ | |
899 | struct credit_return_base *cr_base; | |
900 | ||
901 | /* send context numbers and sizes for each type */ | |
902 | struct sc_config_sizes sc_sizes[SC_MAX]; | |
903 | ||
904 | u32 lcb_access_count; /* count of LCB users */ | |
905 | ||
906 | char *boardname; /* human readable board info */ | |
907 | ||
908 | /* device (not port) flags, basically device capabilities */ | |
909 | u32 flags; | |
910 | ||
911 | /* reset value */ | |
912 | u64 z_int_counter; | |
913 | u64 z_rcv_limit; | |
89abfc8d | 914 | u64 z_send_schedule; |
77241056 MM |
915 | /* percpu int_counter */ |
916 | u64 __percpu *int_counter; | |
917 | u64 __percpu *rcv_limit; | |
89abfc8d | 918 | u64 __percpu *send_schedule; |
77241056 MM |
919 | /* number of receive contexts in use by the driver */ |
920 | u32 num_rcv_contexts; | |
921 | /* number of pio send contexts in use by the driver */ | |
922 | u32 num_send_contexts; | |
923 | /* | |
924 | * number of ctxts available for PSM open | |
925 | */ | |
926 | u32 freectxts; | |
affa48de AD |
927 | /* total number of available user/PSM contexts */ |
928 | u32 num_user_contexts; | |
77241056 MM |
929 | /* base receive interrupt timeout, in CSR units */ |
930 | u32 rcv_intr_timeout_csr; | |
931 | ||
932 | u64 __iomem *egrtidbase; | |
933 | spinlock_t sendctrl_lock; /* protect changes to SendCtrl */ | |
934 | spinlock_t rcvctrl_lock; /* protect changes to RcvCtrl */ | |
935 | /* around rcd and (user ctxts) ctxt_cnt use (intr vs free) */ | |
936 | spinlock_t uctxt_lock; /* rcd and user context changes */ | |
937 | /* exclusive access to 8051 */ | |
938 | spinlock_t dc8051_lock; | |
939 | /* exclusive access to 8051 memory */ | |
940 | spinlock_t dc8051_memlock; | |
941 | int dc8051_timed_out; /* remember if the 8051 timed out */ | |
942 | /* | |
943 | * A page that will hold event notification bitmaps for all | |
944 | * contexts. This page will be mapped into all processes. | |
945 | */ | |
946 | unsigned long *events; | |
947 | /* | |
948 | * per unit status, see also portdata statusp | |
949 | * mapped read-only into user processes so they can get unit and | |
950 | * IB link status cheaply | |
951 | */ | |
952 | struct hfi1_status *status; | |
953 | u32 freezelen; /* max length of freezemsg */ | |
954 | ||
955 | /* revision register shadow */ | |
956 | u64 revision; | |
957 | /* Base GUID for device (network order) */ | |
958 | u64 base_guid; | |
959 | ||
960 | /* these are the "32 bit" regs */ | |
961 | ||
962 | /* value we put in kr_rcvhdrsize */ | |
963 | u32 rcvhdrsize; | |
964 | /* number of receive contexts the chip supports */ | |
965 | u32 chip_rcv_contexts; | |
966 | /* number of receive array entries */ | |
967 | u32 chip_rcv_array_count; | |
968 | /* number of PIO send contexts the chip supports */ | |
969 | u32 chip_send_contexts; | |
970 | /* number of bytes in the PIO memory buffer */ | |
971 | u32 chip_pio_mem_size; | |
972 | /* number of bytes in the SDMA memory buffer */ | |
973 | u32 chip_sdma_mem_size; | |
974 | ||
975 | /* size of each rcvegrbuffer */ | |
976 | u32 rcvegrbufsize; | |
977 | /* log2 of above */ | |
978 | u16 rcvegrbufsize_shift; | |
979 | /* both sides of the PCIe link are gen3 capable */ | |
980 | u8 link_gen3_capable; | |
981 | /* localbus width (1, 2,4,8,16,32) from config space */ | |
982 | u32 lbus_width; | |
983 | /* localbus speed in MHz */ | |
984 | u32 lbus_speed; | |
985 | int unit; /* unit # of this chip */ | |
986 | int node; /* home node of this chip */ | |
987 | ||
988 | /* save these PCI fields to restore after a reset */ | |
989 | u32 pcibar0; | |
990 | u32 pcibar1; | |
991 | u32 pci_rom; | |
992 | u16 pci_command; | |
993 | u16 pcie_devctl; | |
994 | u16 pcie_lnkctl; | |
995 | u16 pcie_devctl2; | |
996 | u32 pci_msix0; | |
997 | u32 pci_lnkctl3; | |
998 | u32 pci_tph2; | |
999 | ||
1000 | /* | |
1001 | * ASCII serial number, from flash, large enough for original | |
1002 | * all digit strings, and longer serial number format | |
1003 | */ | |
1004 | u8 serial[SERIAL_MAX]; | |
1005 | /* human readable board version */ | |
1006 | u8 boardversion[BOARD_VERS_MAX]; | |
1007 | u8 lbus_info[32]; /* human readable localbus info */ | |
1008 | /* chip major rev, from CceRevision */ | |
1009 | u8 majrev; | |
1010 | /* chip minor rev, from CceRevision */ | |
1011 | u8 minrev; | |
1012 | /* hardware ID */ | |
1013 | u8 hfi1_id; | |
1014 | /* implementation code */ | |
1015 | u8 icode; | |
1016 | /* default link down value (poll/sleep) */ | |
1017 | u8 link_default; | |
1018 | /* vAU of this device */ | |
1019 | u8 vau; | |
1020 | /* vCU of this device */ | |
1021 | u8 vcu; | |
1022 | /* link credits of this device */ | |
1023 | u16 link_credits; | |
1024 | /* initial vl15 credits to use */ | |
1025 | u16 vl15_init; | |
1026 | ||
1027 | /* Misc small ints */ | |
1028 | /* Number of physical ports available */ | |
1029 | u8 num_pports; | |
1030 | /* Lowest context number which can be used by user processes */ | |
1031 | u8 first_user_ctxt; | |
1032 | u8 n_krcv_queues; | |
1033 | u8 qos_shift; | |
1034 | u8 qpn_mask; | |
1035 | ||
1036 | u16 rhf_offset; /* offset of RHF within receive header entry */ | |
1037 | u16 irev; /* implementation revision */ | |
1038 | u16 dc8051_ver; /* 8051 firmware version */ | |
1039 | ||
c3838b39 | 1040 | struct platform_config platform_config; |
77241056 MM |
1041 | struct platform_config_cache pcfg_cache; |
1042 | /* control high-level access to qsfp */ | |
1043 | struct mutex qsfp_i2c_mutex; | |
1044 | ||
1045 | struct diag_client *diag_client; | |
1046 | spinlock_t hfi1_diag_trans_lock; /* protect diag observer ops */ | |
1047 | ||
1048 | u8 psxmitwait_supported; | |
1049 | /* cycle length of PS* counters in HW (in picoseconds) */ | |
1050 | u16 psxmitwait_check_rate; | |
1051 | /* high volume overflow errors deferred to tasklet */ | |
1052 | struct tasklet_struct error_tasklet; | |
77241056 MM |
1053 | |
1054 | /* MSI-X information */ | |
1055 | struct hfi1_msix_entry *msix_entries; | |
1056 | u32 num_msix_entries; | |
1057 | ||
1058 | /* INTx information */ | |
1059 | u32 requested_intx_irq; /* did we request one? */ | |
1060 | char intx_name[MAX_NAME_SIZE]; /* INTx name */ | |
1061 | ||
1062 | /* general interrupt: mask of handled interrupts */ | |
1063 | u64 gi_mask[CCE_NUM_INT_CSRS]; | |
1064 | ||
1065 | struct rcv_array_data rcv_entries; | |
1066 | ||
1067 | /* | |
1068 | * 64 bit synthetic counters | |
1069 | */ | |
1070 | struct timer_list synth_stats_timer; | |
1071 | ||
1072 | /* | |
1073 | * device counters | |
1074 | */ | |
1075 | char *cntrnames; | |
1076 | size_t cntrnameslen; | |
1077 | size_t ndevcntrs; | |
1078 | u64 *cntrs; | |
1079 | u64 *scntrs; | |
1080 | ||
1081 | /* | |
1082 | * remembered values for synthetic counters | |
1083 | */ | |
1084 | u64 last_tx; | |
1085 | u64 last_rx; | |
1086 | ||
1087 | /* | |
1088 | * per-port counters | |
1089 | */ | |
1090 | size_t nportcntrs; | |
1091 | char *portcntrnames; | |
1092 | size_t portcntrnameslen; | |
1093 | ||
1094 | struct hfi1_snoop_data hfi1_snoop; | |
1095 | ||
1096 | struct err_info_rcvport err_info_rcvport; | |
1097 | struct err_info_constraint err_info_rcv_constraint; | |
1098 | struct err_info_constraint err_info_xmit_constraint; | |
1099 | u8 err_info_uncorrectable; | |
1100 | u8 err_info_fmconfig; | |
1101 | ||
1102 | atomic_t drop_packet; | |
1103 | u8 do_drop; | |
1104 | ||
2c5b521a JR |
1105 | /* |
1106 | * Software counters for the status bits defined by the | |
1107 | * associated error status registers | |
1108 | */ | |
1109 | u64 cce_err_status_cnt[NUM_CCE_ERR_STATUS_COUNTERS]; | |
1110 | u64 rcv_err_status_cnt[NUM_RCV_ERR_STATUS_COUNTERS]; | |
1111 | u64 misc_err_status_cnt[NUM_MISC_ERR_STATUS_COUNTERS]; | |
1112 | u64 send_pio_err_status_cnt[NUM_SEND_PIO_ERR_STATUS_COUNTERS]; | |
1113 | u64 send_dma_err_status_cnt[NUM_SEND_DMA_ERR_STATUS_COUNTERS]; | |
1114 | u64 send_egress_err_status_cnt[NUM_SEND_EGRESS_ERR_STATUS_COUNTERS]; | |
1115 | u64 send_err_status_cnt[NUM_SEND_ERR_STATUS_COUNTERS]; | |
1116 | ||
1117 | /* Software counter that spans all contexts */ | |
1118 | u64 sw_ctxt_err_status_cnt[NUM_SEND_CTXT_ERR_STATUS_COUNTERS]; | |
1119 | /* Software counter that spans all DMA engines */ | |
1120 | u64 sw_send_dma_eng_err_status_cnt[ | |
1121 | NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS]; | |
1122 | /* Software counter that aggregates all cce_err_status errors */ | |
1123 | u64 sw_cce_err_status_aggregate; | |
1124 | ||
77241056 MM |
1125 | /* receive interrupt functions */ |
1126 | rhf_rcv_function_ptr *rhf_rcv_function_map; | |
1127 | rhf_rcv_function_ptr normal_rhf_rcv_functions[8]; | |
1128 | ||
1129 | /* | |
1130 | * Handlers for outgoing data so that snoop/capture does not | |
1131 | * have to have its hooks in the send path | |
1132 | */ | |
14553ca1 MM |
1133 | send_routine process_pio_send; |
1134 | send_routine process_dma_send; | |
77241056 MM |
1135 | void (*pio_inline_send)(struct hfi1_devdata *dd, struct pio_buf *pbuf, |
1136 | u64 pbc, const void *from, size_t count); | |
1137 | ||
1138 | /* OUI comes from the HW. Used everywhere as 3 separate bytes. */ | |
1139 | u8 oui1; | |
1140 | u8 oui2; | |
1141 | u8 oui3; | |
1142 | /* Timer and counter used to detect RcvBufOvflCnt changes */ | |
1143 | struct timer_list rcverr_timer; | |
1144 | u32 rcv_ovfl_cnt; | |
1145 | ||
77241056 MM |
1146 | wait_queue_head_t event_queue; |
1147 | ||
1148 | /* Save the enabled LCB error bits */ | |
1149 | u64 lcb_err_en; | |
1150 | u8 dc_shutdown; | |
46b010d3 MB |
1151 | |
1152 | /* receive context tail dummy address */ | |
1153 | __le64 *rcvhdrtail_dummy_kvaddr; | |
1154 | dma_addr_t rcvhdrtail_dummy_physaddr; | |
affa48de | 1155 | |
e154f127 | 1156 | bool eprom_available; /* true if EPROM is available for this device */ |
affa48de AD |
1157 | bool aspm_supported; /* Does HW support ASPM */ |
1158 | bool aspm_enabled; /* ASPM state: enabled/disabled */ | |
1159 | /* Serialize ASPM enable/disable between multiple verbs contexts */ | |
1160 | spinlock_t aspm_lock; | |
1161 | /* Number of verbs contexts which have disabled ASPM */ | |
1162 | atomic_t aspm_disabled_cnt; | |
957558c9 MH |
1163 | |
1164 | struct hfi1_affinity *affinity; | |
77241056 MM |
1165 | }; |
1166 | ||
1167 | /* 8051 firmware version helper */ | |
1168 | #define dc8051_ver(a, b) ((a) << 8 | (b)) | |
1169 | ||
1170 | /* f_put_tid types */ | |
1171 | #define PT_EXPECTED 0 | |
1172 | #define PT_EAGER 1 | |
1173 | #define PT_INVALID 2 | |
1174 | ||
f727a0c3 MH |
1175 | struct mmu_rb_node; |
1176 | ||
77241056 MM |
1177 | /* Private data for file operations */ |
1178 | struct hfi1_filedata { | |
1179 | struct hfi1_ctxtdata *uctxt; | |
1180 | unsigned subctxt; | |
1181 | struct hfi1_user_sdma_comp_q *cq; | |
1182 | struct hfi1_user_sdma_pkt_q *pq; | |
1183 | /* for cpu affinity; -1 if none */ | |
1184 | int rec_cpu_num; | |
a86cd357 MH |
1185 | struct mmu_notifier mn; |
1186 | struct rb_root tid_rb_root; | |
a92ba6d6 | 1187 | struct mmu_rb_node **entry_to_rb; |
a86cd357 MH |
1188 | spinlock_t tid_lock; /* protect tid_[limit,used] counters */ |
1189 | u32 tid_limit; | |
1190 | u32 tid_used; | |
1191 | spinlock_t rb_lock; /* protect tid_rb_root RB tree */ | |
1192 | u32 *invalid_tids; | |
1193 | u32 invalid_tid_idx; | |
1194 | spinlock_t invalid_lock; /* protect the invalid_tids array */ | |
a92ba6d6 MH |
1195 | int (*mmu_rb_insert)(struct hfi1_filedata *, struct rb_root *, |
1196 | struct mmu_rb_node *); | |
1197 | void (*mmu_rb_remove)(struct hfi1_filedata *, struct rb_root *, | |
1198 | struct mmu_rb_node *); | |
77241056 MM |
1199 | }; |
1200 | ||
1201 | extern struct list_head hfi1_dev_list; | |
1202 | extern spinlock_t hfi1_devs_lock; | |
1203 | struct hfi1_devdata *hfi1_lookup(int unit); | |
1204 | extern u32 hfi1_cpulist_count; | |
1205 | extern unsigned long *hfi1_cpulist; | |
1206 | ||
1207 | extern unsigned int snoop_drop_send; | |
1208 | extern unsigned int snoop_force_capture; | |
1209 | int hfi1_init(struct hfi1_devdata *, int); | |
1210 | int hfi1_count_units(int *npresentp, int *nupp); | |
1211 | int hfi1_count_active_units(void); | |
1212 | ||
1213 | int hfi1_diag_add(struct hfi1_devdata *); | |
1214 | void hfi1_diag_remove(struct hfi1_devdata *); | |
1215 | void handle_linkup_change(struct hfi1_devdata *dd, u32 linkup); | |
1216 | ||
1217 | void handle_user_interrupt(struct hfi1_ctxtdata *rcd); | |
1218 | ||
1219 | int hfi1_create_rcvhdrq(struct hfi1_devdata *, struct hfi1_ctxtdata *); | |
1220 | int hfi1_setup_eagerbufs(struct hfi1_ctxtdata *); | |
1221 | int hfi1_create_ctxts(struct hfi1_devdata *dd); | |
957558c9 | 1222 | struct hfi1_ctxtdata *hfi1_create_ctxtdata(struct hfi1_pportdata *, u32, int); |
77241056 MM |
1223 | void hfi1_init_pportdata(struct pci_dev *, struct hfi1_pportdata *, |
1224 | struct hfi1_devdata *, u8, u8); | |
1225 | void hfi1_free_ctxtdata(struct hfi1_devdata *, struct hfi1_ctxtdata *); | |
1226 | ||
f4f30031 DL |
1227 | int handle_receive_interrupt(struct hfi1_ctxtdata *, int); |
1228 | int handle_receive_interrupt_nodma_rtail(struct hfi1_ctxtdata *, int); | |
1229 | int handle_receive_interrupt_dma_rtail(struct hfi1_ctxtdata *, int); | |
fb9036dd | 1230 | void set_all_slowpath(struct hfi1_devdata *dd); |
f4f30031 DL |
1231 | |
1232 | /* receive packet handler dispositions */ | |
1233 | #define RCV_PKT_OK 0x0 /* keep going */ | |
1234 | #define RCV_PKT_LIMIT 0x1 /* stop, hit limit, start thread */ | |
1235 | #define RCV_PKT_DONE 0x2 /* stop, no more packets detected */ | |
1236 | ||
1237 | /* calculate the current RHF address */ | |
1238 | static inline __le32 *get_rhf_addr(struct hfi1_ctxtdata *rcd) | |
1239 | { | |
1240 | return (__le32 *)rcd->rcvhdrq + rcd->head + rcd->dd->rhf_offset; | |
1241 | } | |
1242 | ||
77241056 MM |
1243 | int hfi1_reset_device(int); |
1244 | ||
1245 | /* return the driver's idea of the logical OPA port state */ | |
1246 | static inline u32 driver_lstate(struct hfi1_pportdata *ppd) | |
1247 | { | |
1248 | return ppd->lstate; /* use the cached value */ | |
1249 | } | |
1250 | ||
fb9036dd JS |
1251 | void receive_interrupt_work(struct work_struct *work); |
1252 | ||
1253 | /* extract service channel from header and rhf */ | |
1254 | static inline int hdr2sc(struct hfi1_message_header *hdr, u64 rhf) | |
1255 | { | |
1256 | return ((be16_to_cpu(hdr->lrh[0]) >> 12) & 0xf) | | |
1257 | ((!!(rhf & RHF_DC_INFO_MASK)) << 4); | |
1258 | } | |
1259 | ||
77241056 MM |
1260 | static inline u16 generate_jkey(kuid_t uid) |
1261 | { | |
1262 | return from_kuid(current_user_ns(), uid) & 0xffff; | |
1263 | } | |
1264 | ||
1265 | /* | |
1266 | * active_egress_rate | |
1267 | * | |
1268 | * returns the active egress rate in units of [10^6 bits/sec] | |
1269 | */ | |
1270 | static inline u32 active_egress_rate(struct hfi1_pportdata *ppd) | |
1271 | { | |
1272 | u16 link_speed = ppd->link_speed_active; | |
1273 | u16 link_width = ppd->link_width_active; | |
1274 | u32 egress_rate; | |
1275 | ||
1276 | if (link_speed == OPA_LINK_SPEED_25G) | |
1277 | egress_rate = 25000; | |
1278 | else /* assume OPA_LINK_SPEED_12_5G */ | |
1279 | egress_rate = 12500; | |
1280 | ||
1281 | switch (link_width) { | |
1282 | case OPA_LINK_WIDTH_4X: | |
1283 | egress_rate *= 4; | |
1284 | break; | |
1285 | case OPA_LINK_WIDTH_3X: | |
1286 | egress_rate *= 3; | |
1287 | break; | |
1288 | case OPA_LINK_WIDTH_2X: | |
1289 | egress_rate *= 2; | |
1290 | break; | |
1291 | default: | |
1292 | /* assume IB_WIDTH_1X */ | |
1293 | break; | |
1294 | } | |
1295 | ||
1296 | return egress_rate; | |
1297 | } | |
1298 | ||
1299 | /* | |
1300 | * egress_cycles | |
1301 | * | |
1302 | * Returns the number of 'fabric clock cycles' to egress a packet | |
1303 | * of length 'len' bytes, at 'rate' Mbit/s. Since the fabric clock | |
1304 | * rate is (approximately) 805 MHz, the units of the returned value | |
1305 | * are (1/805 MHz). | |
1306 | */ | |
1307 | static inline u32 egress_cycles(u32 len, u32 rate) | |
1308 | { | |
1309 | u32 cycles; | |
1310 | ||
1311 | /* | |
1312 | * cycles is: | |
1313 | * | |
1314 | * (length) [bits] / (rate) [bits/sec] | |
1315 | * --------------------------------------------------- | |
1316 | * fabric_clock_period == 1 /(805 * 10^6) [cycles/sec] | |
1317 | */ | |
1318 | ||
1319 | cycles = len * 8; /* bits */ | |
1320 | cycles *= 805; | |
1321 | cycles /= rate; | |
1322 | ||
1323 | return cycles; | |
1324 | } | |
1325 | ||
1326 | void set_link_ipg(struct hfi1_pportdata *ppd); | |
1327 | void process_becn(struct hfi1_pportdata *ppd, u8 sl, u16 rlid, u32 lqpn, | |
1328 | u32 rqpn, u8 svc_type); | |
895420dd | 1329 | void return_cnp(struct hfi1_ibport *ibp, struct rvt_qp *qp, u32 remote_qpn, |
77241056 MM |
1330 | u32 pkey, u32 slid, u32 dlid, u8 sc5, |
1331 | const struct ib_grh *old_grh); | |
1332 | ||
1333 | #define PACKET_EGRESS_TIMEOUT 350 | |
1334 | static inline void pause_for_credit_return(struct hfi1_devdata *dd) | |
1335 | { | |
1336 | /* Pause at least 1us, to ensure chip returns all credits */ | |
1337 | u32 usec = cclock_to_ns(dd, PACKET_EGRESS_TIMEOUT) / 1000; | |
1338 | ||
1339 | udelay(usec ? usec : 1); | |
1340 | } | |
1341 | ||
1342 | /** | |
1343 | * sc_to_vlt() reverse lookup sc to vl | |
1344 | * @dd - devdata | |
1345 | * @sc5 - 5 bit sc | |
1346 | */ | |
1347 | static inline u8 sc_to_vlt(struct hfi1_devdata *dd, u8 sc5) | |
1348 | { | |
1349 | unsigned seq; | |
1350 | u8 rval; | |
1351 | ||
1352 | if (sc5 >= OPA_MAX_SCS) | |
1353 | return (u8)(0xff); | |
1354 | ||
1355 | do { | |
1356 | seq = read_seqbegin(&dd->sc2vl_lock); | |
1357 | rval = *(((u8 *)dd->sc2vl) + sc5); | |
1358 | } while (read_seqretry(&dd->sc2vl_lock, seq)); | |
1359 | ||
1360 | return rval; | |
1361 | } | |
1362 | ||
1363 | #define PKEY_MEMBER_MASK 0x8000 | |
1364 | #define PKEY_LOW_15_MASK 0x7fff | |
1365 | ||
1366 | /* | |
1367 | * ingress_pkey_matches_entry - return 1 if the pkey matches ent (ent | |
1368 | * being an entry from the ingress partition key table), return 0 | |
1369 | * otherwise. Use the matching criteria for ingress partition keys | |
1370 | * specified in the OPAv1 spec., section 9.10.14. | |
1371 | */ | |
1372 | static inline int ingress_pkey_matches_entry(u16 pkey, u16 ent) | |
1373 | { | |
1374 | u16 mkey = pkey & PKEY_LOW_15_MASK; | |
1375 | u16 ment = ent & PKEY_LOW_15_MASK; | |
1376 | ||
1377 | if (mkey == ment) { | |
1378 | /* | |
1379 | * If pkey[15] is clear (limited partition member), | |
1380 | * is bit 15 in the corresponding table element | |
1381 | * clear (limited member)? | |
1382 | */ | |
1383 | if (!(pkey & PKEY_MEMBER_MASK)) | |
1384 | return !!(ent & PKEY_MEMBER_MASK); | |
1385 | return 1; | |
1386 | } | |
1387 | return 0; | |
1388 | } | |
1389 | ||
1390 | /* | |
1391 | * ingress_pkey_table_search - search the entire pkey table for | |
1392 | * an entry which matches 'pkey'. return 0 if a match is found, | |
1393 | * and 1 otherwise. | |
1394 | */ | |
1395 | static int ingress_pkey_table_search(struct hfi1_pportdata *ppd, u16 pkey) | |
1396 | { | |
1397 | int i; | |
1398 | ||
1399 | for (i = 0; i < MAX_PKEY_VALUES; i++) { | |
1400 | if (ingress_pkey_matches_entry(pkey, ppd->pkeys[i])) | |
1401 | return 0; | |
1402 | } | |
1403 | return 1; | |
1404 | } | |
1405 | ||
1406 | /* | |
1407 | * ingress_pkey_table_fail - record a failure of ingress pkey validation, | |
1408 | * i.e., increment port_rcv_constraint_errors for the port, and record | |
1409 | * the 'error info' for this failure. | |
1410 | */ | |
1411 | static void ingress_pkey_table_fail(struct hfi1_pportdata *ppd, u16 pkey, | |
1412 | u16 slid) | |
1413 | { | |
1414 | struct hfi1_devdata *dd = ppd->dd; | |
1415 | ||
1416 | incr_cntr64(&ppd->port_rcv_constraint_errors); | |
1417 | if (!(dd->err_info_rcv_constraint.status & OPA_EI_STATUS_SMASK)) { | |
1418 | dd->err_info_rcv_constraint.status |= OPA_EI_STATUS_SMASK; | |
1419 | dd->err_info_rcv_constraint.slid = slid; | |
1420 | dd->err_info_rcv_constraint.pkey = pkey; | |
1421 | } | |
1422 | } | |
1423 | ||
1424 | /* | |
1425 | * ingress_pkey_check - Return 0 if the ingress pkey is valid, return 1 | |
1426 | * otherwise. Use the criteria in the OPAv1 spec, section 9.10.14. idx | |
1427 | * is a hint as to the best place in the partition key table to begin | |
1428 | * searching. This function should not be called on the data path because | |
1429 | * of performance reasons. On datapath pkey check is expected to be done | |
1430 | * by HW and rcv_pkey_check function should be called instead. | |
1431 | */ | |
1432 | static inline int ingress_pkey_check(struct hfi1_pportdata *ppd, u16 pkey, | |
1433 | u8 sc5, u8 idx, u16 slid) | |
1434 | { | |
1435 | if (!(ppd->part_enforce & HFI1_PART_ENFORCE_IN)) | |
1436 | return 0; | |
1437 | ||
1438 | /* If SC15, pkey[0:14] must be 0x7fff */ | |
1439 | if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK)) | |
1440 | goto bad; | |
1441 | ||
1442 | /* Is the pkey = 0x0, or 0x8000? */ | |
1443 | if ((pkey & PKEY_LOW_15_MASK) == 0) | |
1444 | goto bad; | |
1445 | ||
1446 | /* The most likely matching pkey has index 'idx' */ | |
1447 | if (ingress_pkey_matches_entry(pkey, ppd->pkeys[idx])) | |
1448 | return 0; | |
1449 | ||
1450 | /* no match - try the whole table */ | |
1451 | if (!ingress_pkey_table_search(ppd, pkey)) | |
1452 | return 0; | |
1453 | ||
1454 | bad: | |
1455 | ingress_pkey_table_fail(ppd, pkey, slid); | |
1456 | return 1; | |
1457 | } | |
1458 | ||
1459 | /* | |
1460 | * rcv_pkey_check - Return 0 if the ingress pkey is valid, return 1 | |
1461 | * otherwise. It only ensures pkey is vlid for QP0. This function | |
1462 | * should be called on the data path instead of ingress_pkey_check | |
1463 | * as on data path, pkey check is done by HW (except for QP0). | |
1464 | */ | |
1465 | static inline int rcv_pkey_check(struct hfi1_pportdata *ppd, u16 pkey, | |
1466 | u8 sc5, u16 slid) | |
1467 | { | |
1468 | if (!(ppd->part_enforce & HFI1_PART_ENFORCE_IN)) | |
1469 | return 0; | |
1470 | ||
1471 | /* If SC15, pkey[0:14] must be 0x7fff */ | |
1472 | if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK)) | |
1473 | goto bad; | |
1474 | ||
1475 | return 0; | |
1476 | bad: | |
1477 | ingress_pkey_table_fail(ppd, pkey, slid); | |
1478 | return 1; | |
1479 | } | |
1480 | ||
1481 | /* MTU handling */ | |
1482 | ||
1483 | /* MTU enumeration, 256-4k match IB */ | |
1484 | #define OPA_MTU_0 0 | |
1485 | #define OPA_MTU_256 1 | |
1486 | #define OPA_MTU_512 2 | |
1487 | #define OPA_MTU_1024 3 | |
1488 | #define OPA_MTU_2048 4 | |
1489 | #define OPA_MTU_4096 5 | |
1490 | ||
1491 | u32 lrh_max_header_bytes(struct hfi1_devdata *dd); | |
1492 | int mtu_to_enum(u32 mtu, int default_if_bad); | |
1493 | u16 enum_to_mtu(int); | |
1494 | static inline int valid_ib_mtu(unsigned int mtu) | |
1495 | { | |
1496 | return mtu == 256 || mtu == 512 || | |
1497 | mtu == 1024 || mtu == 2048 || | |
1498 | mtu == 4096; | |
1499 | } | |
f4d507cd | 1500 | |
77241056 MM |
1501 | static inline int valid_opa_max_mtu(unsigned int mtu) |
1502 | { | |
1503 | return mtu >= 2048 && | |
1504 | (valid_ib_mtu(mtu) || mtu == 8192 || mtu == 10240); | |
1505 | } | |
1506 | ||
1507 | int set_mtu(struct hfi1_pportdata *); | |
1508 | ||
1509 | int hfi1_set_lid(struct hfi1_pportdata *, u32, u8); | |
1510 | void hfi1_disable_after_error(struct hfi1_devdata *); | |
1511 | int hfi1_set_uevent_bits(struct hfi1_pportdata *, const int); | |
1512 | int hfi1_rcvbuf_validate(u32, u8, u16 *); | |
1513 | ||
1514 | int fm_get_table(struct hfi1_pportdata *, int, void *); | |
1515 | int fm_set_table(struct hfi1_pportdata *, int, void *); | |
1516 | ||
1517 | void set_up_vl15(struct hfi1_devdata *dd, u8 vau, u16 vl15buf); | |
1518 | void reset_link_credits(struct hfi1_devdata *dd); | |
1519 | void assign_remote_cm_au_table(struct hfi1_devdata *dd, u8 vcu); | |
1520 | ||
1521 | int snoop_recv_handler(struct hfi1_packet *packet); | |
895420dd | 1522 | int snoop_send_dma_handler(struct rvt_qp *qp, struct hfi1_pkt_state *ps, |
d46e5144 | 1523 | u64 pbc); |
895420dd | 1524 | int snoop_send_pio_handler(struct rvt_qp *qp, struct hfi1_pkt_state *ps, |
d46e5144 | 1525 | u64 pbc); |
77241056 MM |
1526 | void snoop_inline_pio_send(struct hfi1_devdata *dd, struct pio_buf *pbuf, |
1527 | u64 pbc, const void *from, size_t count); | |
8a4d3444 | 1528 | int set_buffer_control(struct hfi1_pportdata *ppd, struct buffer_control *bc); |
77241056 | 1529 | |
77241056 MM |
1530 | static inline struct hfi1_devdata *dd_from_ppd(struct hfi1_pportdata *ppd) |
1531 | { | |
1532 | return ppd->dd; | |
1533 | } | |
1534 | ||
1535 | static inline struct hfi1_devdata *dd_from_dev(struct hfi1_ibdev *dev) | |
1536 | { | |
1537 | return container_of(dev, struct hfi1_devdata, verbs_dev); | |
1538 | } | |
1539 | ||
1540 | static inline struct hfi1_devdata *dd_from_ibdev(struct ib_device *ibdev) | |
1541 | { | |
1542 | return dd_from_dev(to_idev(ibdev)); | |
1543 | } | |
1544 | ||
1545 | static inline struct hfi1_pportdata *ppd_from_ibp(struct hfi1_ibport *ibp) | |
1546 | { | |
1547 | return container_of(ibp, struct hfi1_pportdata, ibport_data); | |
1548 | } | |
1549 | ||
45b59eef HC |
1550 | static inline struct hfi1_ibdev *dev_from_rdi(struct rvt_dev_info *rdi) |
1551 | { | |
1552 | return container_of(rdi, struct hfi1_ibdev, rdi); | |
1553 | } | |
1554 | ||
77241056 MM |
1555 | static inline struct hfi1_ibport *to_iport(struct ib_device *ibdev, u8 port) |
1556 | { | |
1557 | struct hfi1_devdata *dd = dd_from_ibdev(ibdev); | |
1558 | unsigned pidx = port - 1; /* IB number port from 1, hdw from 0 */ | |
1559 | ||
1560 | WARN_ON(pidx >= dd->num_pports); | |
1561 | return &dd->pport[pidx].ibport_data; | |
1562 | } | |
1563 | ||
1564 | /* | |
1565 | * Return the indexed PKEY from the port PKEY table. | |
1566 | */ | |
1567 | static inline u16 hfi1_get_pkey(struct hfi1_ibport *ibp, unsigned index) | |
1568 | { | |
1569 | struct hfi1_pportdata *ppd = ppd_from_ibp(ibp); | |
1570 | u16 ret; | |
1571 | ||
1572 | if (index >= ARRAY_SIZE(ppd->pkeys)) | |
1573 | ret = 0; | |
1574 | else | |
1575 | ret = ppd->pkeys[index]; | |
1576 | ||
1577 | return ret; | |
1578 | } | |
1579 | ||
1580 | /* | |
1581 | * Readers of cc_state must call get_cc_state() under rcu_read_lock(). | |
1582 | * Writers of cc_state must call get_cc_state() under cc_state_lock. | |
1583 | */ | |
1584 | static inline struct cc_state *get_cc_state(struct hfi1_pportdata *ppd) | |
1585 | { | |
1586 | return rcu_dereference(ppd->cc_state); | |
1587 | } | |
1588 | ||
1589 | /* | |
1590 | * values for dd->flags (_device_ related flags) | |
1591 | */ | |
1592 | #define HFI1_INITTED 0x1 /* chip and driver up and initted */ | |
1593 | #define HFI1_PRESENT 0x2 /* chip accesses can be done */ | |
1594 | #define HFI1_FROZEN 0x4 /* chip in SPC freeze */ | |
1595 | #define HFI1_HAS_SDMA_TIMEOUT 0x8 | |
1596 | #define HFI1_HAS_SEND_DMA 0x10 /* Supports Send DMA */ | |
1597 | #define HFI1_FORCED_FREEZE 0x80 /* driver forced freeze mode */ | |
1598 | #define HFI1_DO_INIT_ASIC 0x100 /* This device will init the ASIC */ | |
1599 | ||
1600 | /* IB dword length mask in PBC (lower 11 bits); same for all chips */ | |
1601 | #define HFI1_PBC_LENGTH_MASK ((1 << 11) - 1) | |
1602 | ||
77241056 MM |
1603 | /* ctxt_flag bit offsets */ |
1604 | /* context has been setup */ | |
1605 | #define HFI1_CTXT_SETUP_DONE 1 | |
1606 | /* waiting for a packet to arrive */ | |
1607 | #define HFI1_CTXT_WAITING_RCV 2 | |
1608 | /* master has not finished initializing */ | |
1609 | #define HFI1_CTXT_MASTER_UNINIT 4 | |
1610 | /* waiting for an urgent packet to arrive */ | |
1611 | #define HFI1_CTXT_WAITING_URG 5 | |
1612 | ||
1613 | /* free up any allocated data at closes */ | |
1614 | struct hfi1_devdata *hfi1_init_dd(struct pci_dev *, | |
1615 | const struct pci_device_id *); | |
1616 | void hfi1_free_devdata(struct hfi1_devdata *); | |
1617 | void cc_state_reclaim(struct rcu_head *rcu); | |
1618 | struct hfi1_devdata *hfi1_alloc_devdata(struct pci_dev *pdev, size_t extra); | |
1619 | ||
91ab4ed3 EH |
1620 | void hfi1_set_led_override(struct hfi1_pportdata *ppd, unsigned int timeon, |
1621 | unsigned int timeoff); | |
77241056 | 1622 | /* |
91ab4ed3 EH |
1623 | * Only to be used for driver unload or device reset where we cannot allow |
1624 | * the timer to fire even the one extra time, else use hfi1_set_led_override | |
1625 | * with timeon = timeoff = 0 | |
77241056 | 1626 | */ |
91ab4ed3 | 1627 | void shutdown_led_override(struct hfi1_pportdata *ppd); |
77241056 MM |
1628 | |
1629 | #define HFI1_CREDIT_RETURN_RATE (100) | |
1630 | ||
1631 | /* | |
1632 | * The number of words for the KDETH protocol field. If this is | |
1633 | * larger then the actual field used, then part of the payload | |
1634 | * will be in the header. | |
1635 | * | |
1636 | * Optimally, we want this sized so that a typical case will | |
1637 | * use full cache lines. The typical local KDETH header would | |
1638 | * be: | |
1639 | * | |
1640 | * Bytes Field | |
1641 | * 8 LRH | |
1642 | * 12 BHT | |
1643 | * ?? KDETH | |
1644 | * 8 RHF | |
1645 | * --- | |
1646 | * 28 + KDETH | |
1647 | * | |
1648 | * For a 64-byte cache line, KDETH would need to be 36 bytes or 9 DWORDS | |
1649 | */ | |
1650 | #define DEFAULT_RCVHDRSIZE 9 | |
1651 | ||
1652 | /* | |
1653 | * Maximal header byte count: | |
1654 | * | |
1655 | * Bytes Field | |
1656 | * 8 LRH | |
1657 | * 40 GRH (optional) | |
1658 | * 12 BTH | |
1659 | * ?? KDETH | |
1660 | * 8 RHF | |
1661 | * --- | |
1662 | * 68 + KDETH | |
1663 | * | |
1664 | * We also want to maintain a cache line alignment to assist DMA'ing | |
1665 | * of the header bytes. Round up to a good size. | |
1666 | */ | |
1667 | #define DEFAULT_RCVHDR_ENTSIZE 32 | |
1668 | ||
def82284 MH |
1669 | int hfi1_acquire_user_pages(unsigned long, size_t, bool, struct page **); |
1670 | void hfi1_release_user_pages(struct page **, size_t, bool); | |
77241056 MM |
1671 | |
1672 | static inline void clear_rcvhdrtail(const struct hfi1_ctxtdata *rcd) | |
1673 | { | |
50e5dcbe | 1674 | *((u64 *)rcd->rcvhdrtail_kvaddr) = 0ULL; |
77241056 MM |
1675 | } |
1676 | ||
1677 | static inline u32 get_rcvhdrtail(const struct hfi1_ctxtdata *rcd) | |
1678 | { | |
1679 | /* | |
1680 | * volatile because it's a DMA target from the chip, routine is | |
1681 | * inlined, and don't want register caching or reordering. | |
1682 | */ | |
50e5dcbe | 1683 | return (u32)le64_to_cpu(*rcd->rcvhdrtail_kvaddr); |
77241056 MM |
1684 | } |
1685 | ||
1686 | /* | |
1687 | * sysfs interface. | |
1688 | */ | |
1689 | ||
1690 | extern const char ib_hfi1_version[]; | |
1691 | ||
1692 | int hfi1_device_create(struct hfi1_devdata *); | |
1693 | void hfi1_device_remove(struct hfi1_devdata *); | |
1694 | ||
1695 | int hfi1_create_port_files(struct ib_device *ibdev, u8 port_num, | |
1696 | struct kobject *kobj); | |
1697 | int hfi1_verbs_register_sysfs(struct hfi1_devdata *); | |
1698 | void hfi1_verbs_unregister_sysfs(struct hfi1_devdata *); | |
1699 | /* Hook for sysfs read of QSFP */ | |
1700 | int qsfp_dump(struct hfi1_pportdata *ppd, char *buf, int len); | |
1701 | ||
1702 | int hfi1_pcie_init(struct pci_dev *, const struct pci_device_id *); | |
1703 | void hfi1_pcie_cleanup(struct pci_dev *); | |
1704 | int hfi1_pcie_ddinit(struct hfi1_devdata *, struct pci_dev *, | |
1705 | const struct pci_device_id *); | |
1706 | void hfi1_pcie_ddcleanup(struct hfi1_devdata *); | |
1707 | void hfi1_pcie_flr(struct hfi1_devdata *); | |
1708 | int pcie_speeds(struct hfi1_devdata *); | |
1709 | void request_msix(struct hfi1_devdata *, u32 *, struct hfi1_msix_entry *); | |
1710 | void hfi1_enable_intx(struct pci_dev *); | |
77241056 MM |
1711 | void restore_pci_variables(struct hfi1_devdata *dd); |
1712 | int do_pcie_gen3_transition(struct hfi1_devdata *dd); | |
1713 | int parse_platform_config(struct hfi1_devdata *dd); | |
1714 | int get_platform_config_field(struct hfi1_devdata *dd, | |
17fb4f29 JJ |
1715 | enum platform_config_table_type_encoding |
1716 | table_type, int table_index, int field_index, | |
1717 | u32 *data, u32 len); | |
77241056 | 1718 | |
77241056 | 1719 | const char *get_unit_name(int unit); |
49dbb6cf DD |
1720 | const char *get_card_name(struct rvt_dev_info *rdi); |
1721 | struct pci_dev *get_pci_dev(struct rvt_dev_info *rdi); | |
77241056 MM |
1722 | |
1723 | /* | |
1724 | * Flush write combining store buffers (if present) and perform a write | |
1725 | * barrier. | |
1726 | */ | |
1727 | static inline void flush_wc(void) | |
1728 | { | |
1729 | asm volatile("sfence" : : : "memory"); | |
1730 | } | |
1731 | ||
1732 | void handle_eflags(struct hfi1_packet *packet); | |
1733 | int process_receive_ib(struct hfi1_packet *packet); | |
1734 | int process_receive_bypass(struct hfi1_packet *packet); | |
1735 | int process_receive_error(struct hfi1_packet *packet); | |
1736 | int kdeth_process_expected(struct hfi1_packet *packet); | |
1737 | int kdeth_process_eager(struct hfi1_packet *packet); | |
1738 | int process_receive_invalid(struct hfi1_packet *packet); | |
1739 | ||
1740 | extern rhf_rcv_function_ptr snoop_rhf_rcv_functions[8]; | |
1741 | ||
895420dd | 1742 | void update_sge(struct rvt_sge_state *ss, u32 length); |
77241056 MM |
1743 | |
1744 | /* global module parameter variables */ | |
1745 | extern unsigned int hfi1_max_mtu; | |
1746 | extern unsigned int hfi1_cu; | |
1747 | extern unsigned int user_credit_return_threshold; | |
2ce6bf22 | 1748 | extern int num_user_contexts; |
77241056 | 1749 | extern unsigned n_krcvqs; |
5b55ea3b | 1750 | extern uint krcvqs[]; |
77241056 MM |
1751 | extern int krcvqsset; |
1752 | extern uint kdeth_qp; | |
1753 | extern uint loopback; | |
1754 | extern uint quick_linkup; | |
1755 | extern uint rcv_intr_timeout; | |
1756 | extern uint rcv_intr_count; | |
1757 | extern uint rcv_intr_dynamic; | |
1758 | extern ushort link_crc_mask; | |
1759 | ||
1760 | extern struct mutex hfi1_mutex; | |
1761 | ||
1762 | /* Number of seconds before our card status check... */ | |
1763 | #define STATUS_TIMEOUT 60 | |
1764 | ||
1765 | #define DRIVER_NAME "hfi1" | |
1766 | #define HFI1_USER_MINOR_BASE 0 | |
1767 | #define HFI1_TRACE_MINOR 127 | |
1768 | #define HFI1_DIAGPKT_MINOR 128 | |
1769 | #define HFI1_DIAG_MINOR_BASE 129 | |
1770 | #define HFI1_SNOOP_CAPTURE_BASE 200 | |
1771 | #define HFI1_NMINORS 255 | |
1772 | ||
1773 | #define PCI_VENDOR_ID_INTEL 0x8086 | |
1774 | #define PCI_DEVICE_ID_INTEL0 0x24f0 | |
1775 | #define PCI_DEVICE_ID_INTEL1 0x24f1 | |
1776 | ||
1777 | #define HFI1_PKT_USER_SC_INTEGRITY \ | |
1778 | (SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK \ | |
1779 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SMASK \ | |
1780 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SMASK) | |
1781 | ||
1782 | #define HFI1_PKT_KERNEL_SC_INTEGRITY \ | |
1783 | (SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK) | |
1784 | ||
1785 | static inline u64 hfi1_pkt_default_send_ctxt_mask(struct hfi1_devdata *dd, | |
1786 | u16 ctxt_type) | |
1787 | { | |
1788 | u64 base_sc_integrity = | |
1789 | SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK | |
1790 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK | |
1791 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK | |
1792 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK | |
1793 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK | |
1794 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK | |
1795 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK | |
1796 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK | |
1797 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK | |
1798 | | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SMASK | |
1799 | | SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK | |
1800 | | SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK | |
1801 | | SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SMASK | |
1802 | | SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SMASK | |
1803 | | SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK | |
1804 | | SEND_CTXT_CHECK_ENABLE_CHECK_VL_SMASK | |
1805 | | SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SMASK; | |
1806 | ||
1807 | if (ctxt_type == SC_USER) | |
1808 | base_sc_integrity |= HFI1_PKT_USER_SC_INTEGRITY; | |
1809 | else | |
1810 | base_sc_integrity |= HFI1_PKT_KERNEL_SC_INTEGRITY; | |
1811 | ||
995deafa | 1812 | if (is_ax(dd)) |
624be1db | 1813 | /* turn off send-side job key checks - A0 */ |
77241056 MM |
1814 | return base_sc_integrity & |
1815 | ~SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK; | |
1816 | return base_sc_integrity; | |
1817 | } | |
1818 | ||
1819 | static inline u64 hfi1_pkt_base_sdma_integrity(struct hfi1_devdata *dd) | |
1820 | { | |
1821 | u64 base_sdma_integrity = | |
1822 | SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK | |
1823 | | SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK | |
1824 | | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK | |
1825 | | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK | |
1826 | | SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK | |
1827 | | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK | |
1828 | | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK | |
1829 | | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK | |
1830 | | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SMASK | |
1831 | | SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK | |
1832 | | SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK | |
1833 | | SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SMASK | |
1834 | | SEND_DMA_CHECK_ENABLE_CHECK_SLID_SMASK | |
1835 | | SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK | |
1836 | | SEND_DMA_CHECK_ENABLE_CHECK_VL_SMASK | |
1837 | | SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SMASK; | |
1838 | ||
995deafa | 1839 | if (is_ax(dd)) |
624be1db | 1840 | /* turn off send-side job key checks - A0 */ |
77241056 MM |
1841 | return base_sdma_integrity & |
1842 | ~SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK; | |
1843 | return base_sdma_integrity; | |
1844 | } | |
1845 | ||
1846 | /* | |
1847 | * hfi1_early_err is used (only!) to print early errors before devdata is | |
1848 | * allocated, or when dd->pcidev may not be valid, and at the tail end of | |
1849 | * cleanup when devdata may have been freed, etc. hfi1_dev_porterr is | |
1850 | * the same as dd_dev_err, but is used when the message really needs | |
1851 | * the IB port# to be definitive as to what's happening.. | |
1852 | */ | |
1853 | #define hfi1_early_err(dev, fmt, ...) \ | |
1854 | dev_err(dev, fmt, ##__VA_ARGS__) | |
1855 | ||
1856 | #define hfi1_early_info(dev, fmt, ...) \ | |
1857 | dev_info(dev, fmt, ##__VA_ARGS__) | |
1858 | ||
1859 | #define dd_dev_emerg(dd, fmt, ...) \ | |
1860 | dev_emerg(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1861 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1862 | #define dd_dev_err(dd, fmt, ...) \ | |
1863 | dev_err(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1864 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1865 | #define dd_dev_warn(dd, fmt, ...) \ | |
1866 | dev_warn(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1867 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1868 | ||
1869 | #define dd_dev_warn_ratelimited(dd, fmt, ...) \ | |
1870 | dev_warn_ratelimited(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1871 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1872 | ||
1873 | #define dd_dev_info(dd, fmt, ...) \ | |
1874 | dev_info(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1875 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1876 | ||
a1edc18a IW |
1877 | #define dd_dev_dbg(dd, fmt, ...) \ |
1878 | dev_dbg(&(dd)->pcidev->dev, "%s: " fmt, \ | |
1879 | get_unit_name((dd)->unit), ##__VA_ARGS__) | |
1880 | ||
77241056 MM |
1881 | #define hfi1_dev_porterr(dd, port, fmt, ...) \ |
1882 | dev_err(&(dd)->pcidev->dev, "%s: IB%u:%u " fmt, \ | |
1883 | get_unit_name((dd)->unit), (dd)->unit, (port), \ | |
1884 | ##__VA_ARGS__) | |
1885 | ||
1886 | /* | |
1887 | * this is used for formatting hw error messages... | |
1888 | */ | |
1889 | struct hfi1_hwerror_msgs { | |
1890 | u64 mask; | |
1891 | const char *msg; | |
1892 | size_t sz; | |
1893 | }; | |
1894 | ||
1895 | /* in intr.c... */ | |
1896 | void hfi1_format_hwerrors(u64 hwerrs, | |
1897 | const struct hfi1_hwerror_msgs *hwerrmsgs, | |
1898 | size_t nhwerrmsgs, char *msg, size_t lmsg); | |
1899 | ||
1900 | #define USER_OPCODE_CHECK_VAL 0xC0 | |
1901 | #define USER_OPCODE_CHECK_MASK 0xC0 | |
1902 | #define OPCODE_CHECK_VAL_DISABLED 0x0 | |
1903 | #define OPCODE_CHECK_MASK_DISABLED 0x0 | |
1904 | ||
1905 | static inline void hfi1_reset_cpu_counters(struct hfi1_devdata *dd) | |
1906 | { | |
1907 | struct hfi1_pportdata *ppd; | |
1908 | int i; | |
1909 | ||
1910 | dd->z_int_counter = get_all_cpu_total(dd->int_counter); | |
1911 | dd->z_rcv_limit = get_all_cpu_total(dd->rcv_limit); | |
89abfc8d | 1912 | dd->z_send_schedule = get_all_cpu_total(dd->send_schedule); |
77241056 MM |
1913 | |
1914 | ppd = (struct hfi1_pportdata *)(dd + 1); | |
1915 | for (i = 0; i < dd->num_pports; i++, ppd++) { | |
4eb06882 DD |
1916 | ppd->ibport_data.rvp.z_rc_acks = |
1917 | get_all_cpu_total(ppd->ibport_data.rvp.rc_acks); | |
1918 | ppd->ibport_data.rvp.z_rc_qacks = | |
1919 | get_all_cpu_total(ppd->ibport_data.rvp.rc_qacks); | |
77241056 MM |
1920 | } |
1921 | } | |
1922 | ||
1923 | /* Control LED state */ | |
1924 | static inline void setextled(struct hfi1_devdata *dd, u32 on) | |
1925 | { | |
1926 | if (on) | |
1927 | write_csr(dd, DCC_CFG_LED_CNTRL, 0x1F); | |
1928 | else | |
1929 | write_csr(dd, DCC_CFG_LED_CNTRL, 0x10); | |
1930 | } | |
1931 | ||
1932 | int hfi1_tempsense_rd(struct hfi1_devdata *dd, struct hfi1_temp *temp); | |
1933 | ||
1934 | #endif /* _HFI1_KERNEL_H */ |