]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/staging/sm750fb/sm750.c
staging: sm750fb: replace lynx_share with sm750_dev in function calls
[mirror_ubuntu-artful-kernel.git] / drivers / staging / sm750fb / sm750.c
CommitLineData
67088d49
MR
1#include <linux/kernel.h>
2#include <linux/module.h>
3#include <linux/errno.h>
4#include <linux/string.h>
5#include <linux/mm.h>
6#include <linux/slab.h>
7#include <linux/delay.h>
8#include <linux/fb.h>
9#include <linux/ioport.h>
10#include <linux/init.h>
11#include <linux/pci.h>
12#include <linux/mm_types.h>
13#include <linux/vmalloc.h>
14#include <linux/pagemap.h>
15#include <linux/screen_info.h>
16#include <linux/vmalloc.h>
17#include <linux/pagemap.h>
81dee67e 18#include <linux/console.h>
81dee67e
SM
19#include <asm/fb.h>
20#include "sm750.h"
81dee67e
SM
21#include "sm750_accel.h"
22#include "sm750_cursor.h"
23
24#include "modedb.h"
25
81dee67e 26/*
c52c3700
MC
27 * #ifdef __BIG_ENDIAN
28 * ssize_t lynxfb_ops_write(struct fb_info *info, const char __user *buf,
29 * size_t count, loff_t *ppos);
30 * ssize_t lynxfb_ops_read(struct fb_info *info, char __user *buf,
31 * size_t count, loff_t *ppos);
32 * #endif
81dee67e
SM
33 */
34
81dee67e
SM
35/* common var for all device */
36static int g_hwcursor = 1;
b30edfcd 37static int g_noaccel;
b30edfcd 38static int g_nomtrr;
27fa159b
MC
39static const char *g_fbmode[] = {NULL, NULL};
40static const char *g_def_fbmode = "800x600-16@60";
df525686 41static char *g_settings;
b30edfcd 42static int g_dualview;
df525686 43static char *g_option;
27fa159b 44
81dee67e 45static const struct fb_videomode lynx750_ext[] = {
4bd9503d 46 /* 1024x600-60 VESA [1.71:1] */
81dee67e 47 {NULL, 60, 1024, 600, 20423, 144, 40, 18, 1, 104, 3,
3318bb5e
MC
48 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
49 FB_VMODE_NONINTERLACED},
81dee67e 50
4bd9503d 51 /* 1024x600-70 VESA */
81dee67e 52 {NULL, 70, 1024, 600, 17211, 152, 48, 21, 1, 104, 3,
3318bb5e
MC
53 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
54 FB_VMODE_NONINTERLACED},
81dee67e 55
4bd9503d 56 /* 1024x600-75 VESA */
81dee67e 57 {NULL, 75, 1024, 600, 15822, 160, 56, 23, 1, 104, 3,
3318bb5e
MC
58 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
59 FB_VMODE_NONINTERLACED},
81dee67e 60
4bd9503d 61 /* 1024x600-85 VESA */
81dee67e 62 {NULL, 85, 1024, 600, 13730, 168, 56, 26, 1, 112, 3,
3318bb5e
MC
63 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
64 FB_VMODE_NONINTERLACED},
81dee67e
SM
65
66 /* 720x480 */
67 {NULL, 60, 720, 480, 37427, 88, 16, 13, 1, 72, 3,
3318bb5e
MC
68 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
69 FB_VMODE_NONINTERLACED},
81dee67e
SM
70
71 /* 1280x720 [1.78:1] */
72 {NULL, 60, 1280, 720, 13426, 162, 86, 22, 1, 136, 3,
3318bb5e
MC
73 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
74 FB_VMODE_NONINTERLACED},
81dee67e 75
4bd9503d 76 /* 1280x768@60 */
45e3b3da 77 {NULL, 60, 1280, 768, 12579, 192, 64, 20, 3, 128, 7,
3318bb5e
MC
78 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
79 FB_VMODE_NONINTERLACED},
81dee67e 80
81dee67e
SM
81 /* 1360 x 768 [1.77083:1] */
82 {NULL, 60, 1360, 768, 11804, 208, 64, 23, 1, 144, 3,
3318bb5e
MC
83 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
84 FB_VMODE_NONINTERLACED},
81dee67e
SM
85
86 /* 1368 x 768 [1.78:1] */
87 {NULL, 60, 1368, 768, 11647, 216, 72, 23, 1, 144, 3,
3318bb5e
MC
88 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
89 FB_VMODE_NONINTERLACED},
81dee67e 90
4bd9503d 91 /* 1440 x 900 [16:10] */
81dee67e 92 {NULL, 60, 1440, 900, 9392, 232, 80, 28, 1, 152, 3,
3318bb5e
MC
93 FB_SYNC_VERT_HIGH_ACT,
94 FB_VMODE_NONINTERLACED},
81dee67e
SM
95
96 /* 1440x960 [15:10] */
97 {NULL, 60, 1440, 960, 8733, 240, 88, 30, 1, 152, 3,
3318bb5e
MC
98 FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
99 FB_VMODE_NONINTERLACED},
81dee67e
SM
100
101 /* 1920x1080 [16:9] */
102 {NULL, 60, 1920, 1080, 6734, 148, 88, 41, 1, 44, 3,
3318bb5e
MC
103 FB_SYNC_VERT_HIGH_ACT,
104 FB_VMODE_NONINTERLACED},
81dee67e
SM
105};
106
107
81dee67e 108/* no hardware cursor supported under version 2.6.10, kernel bug */
27fa159b 109static int lynxfb_ops_cursor(struct fb_info *info, struct fb_cursor *fbcursor)
81dee67e 110{
27fa159b
MC
111 struct lynxfb_par *par;
112 struct lynxfb_crtc *crtc;
113 struct lynx_cursor *cursor;
81dee67e
SM
114
115 par = info->par;
116 crtc = &par->crtc;
117 cursor = &crtc->cursor;
118
5ace4e10 119 if (fbcursor->image.width > cursor->maxW ||
c52c3700 120 fbcursor->image.height > cursor->maxH ||
5ace4e10 121 fbcursor->image.depth > 1) {
81dee67e
SM
122 return -ENXIO;
123 }
124
fb7f4055 125 hw_cursor_disable(cursor);
f46a04c7 126 if (fbcursor->set & FB_CUR_SETSIZE)
fb7f4055
MR
127 hw_cursor_setSize(cursor,
128 fbcursor->image.width,
129 fbcursor->image.height);
81dee67e 130
3318bb5e 131 if (fbcursor->set & FB_CUR_SETPOS)
fb7f4055
MR
132 hw_cursor_setPos(cursor,
133 fbcursor->image.dx - info->var.xoffset,
134 fbcursor->image.dy - info->var.yoffset);
81dee67e 135
5ace4e10 136 if (fbcursor->set & FB_CUR_SETCMAP) {
81dee67e 137 /* get the 16bit color of kernel means */
45e3b3da 138 u16 fg, bg;
876e5a70 139
13ef3458
SM
140 fg = ((info->cmap.red[fbcursor->image.fg_color] & 0xf800)) |
141 ((info->cmap.green[fbcursor->image.fg_color] & 0xfc00) >> 5) |
c52c3700 142 ((info->cmap.blue[fbcursor->image.fg_color] & 0xf800) >> 11);
81dee67e 143
13ef3458
SM
144 bg = ((info->cmap.red[fbcursor->image.bg_color] & 0xf800)) |
145 ((info->cmap.green[fbcursor->image.bg_color] & 0xfc00) >> 5) |
c52c3700 146 ((info->cmap.blue[fbcursor->image.bg_color] & 0xf800) >> 11);
81dee67e 147
fb7f4055 148 hw_cursor_setColor(cursor, fg, bg);
81dee67e
SM
149 }
150
5ace4e10 151 if (fbcursor->set & (FB_CUR_SETSHAPE | FB_CUR_SETIMAGE)) {
fb7f4055
MR
152 hw_cursor_setData(cursor,
153 fbcursor->rop,
154 fbcursor->image.data,
155 fbcursor->mask);
81dee67e
SM
156 }
157
f46a04c7 158 if (fbcursor->enable)
fb7f4055 159 hw_cursor_enable(cursor);
81dee67e
SM
160
161 return 0;
162}
163
3318bb5e
MC
164static void lynxfb_ops_fillrect(struct fb_info *info,
165 const struct fb_fillrect *region)
81dee67e 166{
27fa159b
MC
167 struct lynxfb_par *par;
168 struct lynx_share *share;
45e3b3da 169 unsigned int base, pitch, Bpp, rop;
81dee67e
SM
170 u32 color;
171
f46a04c7 172 if (info->state != FBINFO_STATE_RUNNING)
81dee67e 173 return;
81dee67e
SM
174
175 par = info->par;
f11fa2a9 176 share = &par->dev->share;
81dee67e 177
d11ac7cb
SM
178 /*
179 * each time 2d function begin to work,below three variable always need
180 * be set, seems we can put them together in some place
181 */
81dee67e
SM
182 base = par->crtc.oScreen;
183 pitch = info->fix.line_length;
184 Bpp = info->var.bits_per_pixel >> 3;
185
13ef3458
SM
186 color = (Bpp == 1) ? region->color :
187 ((u32 *)info->pseudo_palette)[region->color];
188 rop = (region->rop != ROP_COPY) ? HW_ROP2_XOR : HW_ROP2_COPY;
81dee67e 189
cb422f3b
LS
190 /*
191 * If not use spin_lock,system will die if user load driver
69e98df7 192 * and immediately unload driver frequently (dual)
cb422f3b
LS
193 */
194 if (share->dual)
195 spin_lock(&share->slock);
196
81dee67e 197 share->accel.de_fillrect(&share->accel,
45e3b3da
MC
198 base, pitch, Bpp,
199 region->dx, region->dy,
200 region->width, region->height,
201 color, rop);
cb422f3b
LS
202 if (share->dual)
203 spin_unlock(&share->slock);
81dee67e
SM
204}
205
3318bb5e
MC
206static void lynxfb_ops_copyarea(struct fb_info *info,
207 const struct fb_copyarea *region)
81dee67e 208{
27fa159b
MC
209 struct lynxfb_par *par;
210 struct lynx_share *share;
45e3b3da 211 unsigned int base, pitch, Bpp;
81dee67e
SM
212
213 par = info->par;
f11fa2a9 214 share = &par->dev->share;
81dee67e 215
d11ac7cb
SM
216 /*
217 * each time 2d function begin to work,below three variable always need
218 * be set, seems we can put them together in some place
219 */
81dee67e
SM
220 base = par->crtc.oScreen;
221 pitch = info->fix.line_length;
222 Bpp = info->var.bits_per_pixel >> 3;
223
cb422f3b
LS
224 /*
225 * If not use spin_lock, system will die if user load driver
69e98df7 226 * and immediately unload driver frequently (dual)
cb422f3b
LS
227 */
228 if (share->dual)
229 spin_lock(&share->slock);
230
81dee67e 231 share->accel.de_copyarea(&share->accel,
45e3b3da
MC
232 base, pitch, region->sx, region->sy,
233 base, pitch, Bpp, region->dx, region->dy,
234 region->width, region->height, HW_ROP2_COPY);
cb422f3b
LS
235 if (share->dual)
236 spin_unlock(&share->slock);
81dee67e
SM
237}
238
3318bb5e
MC
239static void lynxfb_ops_imageblit(struct fb_info *info,
240 const struct fb_image *image)
81dee67e 241{
45e3b3da
MC
242 unsigned int base, pitch, Bpp;
243 unsigned int fgcol, bgcol;
27fa159b
MC
244 struct lynxfb_par *par;
245 struct lynx_share *share;
81dee67e
SM
246
247 par = info->par;
f11fa2a9 248 share = &par->dev->share;
d11ac7cb
SM
249 /*
250 * each time 2d function begin to work,below three variable always need
251 * be set, seems we can put them together in some place
252 */
81dee67e
SM
253 base = par->crtc.oScreen;
254 pitch = info->fix.line_length;
255 Bpp = info->var.bits_per_pixel >> 3;
256
288ef567 257 /* TODO: Implement hardware acceleration for image->depth > 1 */
f8fbc838
SM
258 if (image->depth != 1) {
259 cfb_imageblit(info, image);
260 return;
261 }
262
263 if (info->fix.visual == FB_VISUAL_TRUECOLOR ||
264 info->fix.visual == FB_VISUAL_DIRECTCOLOR) {
265 fgcol = ((u32 *)info->pseudo_palette)[image->fg_color];
266 bgcol = ((u32 *)info->pseudo_palette)[image->bg_color];
267 } else {
268 fgcol = image->fg_color;
269 bgcol = image->bg_color;
270 }
288ef567 271
cb422f3b
LS
272 /*
273 * If not use spin_lock, system will die if user load driver
69e98df7 274 * and immediately unload driver frequently (dual)
cb422f3b
LS
275 */
276 if (share->dual)
277 spin_lock(&share->slock);
278
81dee67e 279 share->accel.de_imageblit(&share->accel,
13ef3458 280 image->data, image->width >> 3, 0,
45e3b3da
MC
281 base, pitch, Bpp,
282 image->dx, image->dy,
283 image->width, image->height,
284 fgcol, bgcol, HW_ROP2_COPY);
cb422f3b
LS
285 if (share->dual)
286 spin_unlock(&share->slock);
81dee67e
SM
287}
288
289static int lynxfb_ops_pan_display(struct fb_var_screeninfo *var,
c52c3700 290 struct fb_info *info)
81dee67e 291{
27fa159b
MC
292 struct lynxfb_par *par;
293 struct lynxfb_crtc *crtc;
81dee67e 294
5ace4e10 295 if (!info)
c52c3700 296 return -EINVAL;
81dee67e 297
c52c3700
MC
298 par = info->par;
299 crtc = &par->crtc;
c202beee 300 return hw_sm750_pan_display(crtc, var, info);
81dee67e
SM
301}
302
27fa159b 303static int lynxfb_ops_set_par(struct fb_info *info)
81dee67e 304{
27fa159b
MC
305 struct lynxfb_par *par;
306 struct lynx_share *share;
307 struct lynxfb_crtc *crtc;
308 struct lynxfb_output *output;
309 struct fb_var_screeninfo *var;
310 struct fb_fix_screeninfo *fix;
81dee67e
SM
311 int ret;
312 unsigned int line_length;
81dee67e 313
5ace4e10 314 if (!info)
81dee67e
SM
315 return -EINVAL;
316
317 ret = 0;
318 par = info->par;
f11fa2a9 319 share = &par->dev->share;
81dee67e
SM
320 crtc = &par->crtc;
321 output = &par->output;
322 var = &info->var;
323 fix = &info->fix;
324
325 /* fix structur is not so FIX ... */
326 line_length = var->xres_virtual * var->bits_per_pixel / 8;
e3a3f9f5 327 line_length = ALIGN(line_length, crtc->line_pad);
81dee67e 328 fix->line_length = line_length;
78cb7a38 329 pr_info("fix->line_length = %d\n", fix->line_length);
81dee67e 330
d11ac7cb
SM
331 /*
332 * var->red,green,blue,transp are need to be set by driver
81dee67e 333 * and these data should be set before setcolreg routine
d11ac7cb 334 */
81dee67e 335
5ace4e10 336 switch (var->bits_per_pixel) {
d6b0d6de
IC
337 case 8:
338 fix->visual = FB_VISUAL_PSEUDOCOLOR;
339 var->red.offset = 0;
340 var->red.length = 8;
341 var->green.offset = 0;
342 var->green.length = 8;
343 var->blue.offset = 0;
344 var->blue.length = 8;
345 var->transp.length = 0;
346 var->transp.offset = 0;
347 break;
348 case 16:
349 var->red.offset = 11;
350 var->red.length = 5;
351 var->green.offset = 5;
352 var->green.length = 6;
353 var->blue.offset = 0;
354 var->blue.length = 5;
355 var->transp.length = 0;
356 var->transp.offset = 0;
357 fix->visual = FB_VISUAL_TRUECOLOR;
358 break;
359 case 24:
360 case 32:
361 var->red.offset = 16;
362 var->red.length = 8;
363 var->green.offset = 8;
364 var->green.length = 8;
a0c838f1 365 var->blue.offset = 0;
d6b0d6de
IC
366 var->blue.length = 8;
367 fix->visual = FB_VISUAL_TRUECOLOR;
368 break;
369 default:
370 ret = -EINVAL;
371 break;
81dee67e
SM
372 }
373 var->height = var->width = -1;
374 var->accel_flags = 0;/*FB_ACCELF_TEXT;*/
375
5ace4e10 376 if (ret) {
81dee67e
SM
377 pr_err("pixel bpp format not satisfied\n.");
378 return ret;
379 }
c202beee 380 ret = hw_sm750_crtc_setMode(crtc, var, fix);
5ace4e10 381 if (!ret)
9821ed04 382 ret = hw_sm750_output_setMode(output, var, fix);
81dee67e
SM
383 return ret;
384}
848f2fce 385
3318bb5e
MC
386static inline unsigned int chan_to_field(unsigned int chan,
387 struct fb_bitfield *bf)
81dee67e
SM
388{
389 chan &= 0xffff;
390 chan >>= 16 - bf->length;
391 return chan << bf->offset;
392}
393
848f2fce
SM
394#ifdef CONFIG_PM
395static int lynxfb_suspend(struct pci_dev *pdev, pm_message_t mesg)
396{
397 struct fb_info *info;
398 struct lynx_share *share;
399 int ret;
400
401 if (mesg.event == pdev->dev.power.power_state.event)
402 return 0;
403
404 ret = 0;
405 share = pci_get_drvdata(pdev);
406 switch (mesg.event) {
407 case PM_EVENT_FREEZE:
408 case PM_EVENT_PRETHAW:
409 pdev->dev.power.power_state = mesg;
410 return 0;
411 }
412
413 console_lock();
414 if (mesg.event & PM_EVENT_SLEEP) {
415 info = share->fbinfo[0];
416 if (info)
4bd9503d 417 /* 1 means do suspend */
848f2fce
SM
418 fb_set_suspend(info, 1);
419 info = share->fbinfo[1];
420 if (info)
4bd9503d 421 /* 1 means do suspend */
848f2fce
SM
422 fb_set_suspend(info, 1);
423
424 ret = pci_save_state(pdev);
425 if (ret) {
426 pr_err("error:%d occurred in pci_save_state\n", ret);
427 return ret;
428 }
429
848f2fce
SM
430 pci_disable_device(pdev);
431 ret = pci_set_power_state(pdev, pci_choose_state(pdev, mesg));
432 if (ret) {
433 pr_err("error:%d occurred in pci_set_power_state\n", ret);
434 return ret;
435 }
436 }
437
438 pdev->dev.power.power_state = mesg;
439 console_unlock();
440 return ret;
441}
81dee67e 442
27fa159b 443static int lynxfb_resume(struct pci_dev *pdev)
81dee67e 444{
27fa159b
MC
445 struct fb_info *info;
446 struct lynx_share *share;
700591a9 447 struct sm750_dev *sm750_dev;
81dee67e 448
27fa159b
MC
449 struct lynxfb_par *par;
450 struct lynxfb_crtc *crtc;
451 struct lynx_cursor *cursor;
81dee67e
SM
452
453 int ret;
c52c3700 454
81dee67e
SM
455 ret = 0;
456 share = pci_get_drvdata(pdev);
700591a9 457 sm750_dev = container_of(share, struct sm750_dev, share);
81dee67e
SM
458
459 console_lock();
460
61c507cf
MC
461 ret = pci_set_power_state(pdev, PCI_D0);
462 if (ret) {
69e98df7 463 pr_err("error:%d occurred in pci_set_power_state\n", ret);
81dee67e
SM
464 return ret;
465 }
466
5ace4e10 467 if (pdev->dev.power.power_state.event != PM_EVENT_FREEZE) {
81dee67e 468 pci_restore_state(pdev);
61c507cf
MC
469 ret = pci_enable_device(pdev);
470 if (ret) {
69e98df7 471 pr_err("error:%d occurred in pci_enable_device\n", ret);
81dee67e
SM
472 return ret;
473 }
474 pci_set_master(pdev);
475 }
81dee67e 476
700591a9 477 hw_sm750_inithw(sm750_dev, pdev);
81dee67e 478
81dee67e
SM
479 info = share->fbinfo[0];
480
5ace4e10 481 if (info) {
81dee67e
SM
482 par = info->par;
483 crtc = &par->crtc;
484 cursor = &crtc->cursor;
3de08a2d
LS
485 memset_io(cursor->vstart, 0x0, cursor->size);
486 memset_io(crtc->vScreen, 0x0, crtc->vidmem_size);
81dee67e
SM
487 lynxfb_ops_set_par(info);
488 fb_set_suspend(info, 0);
489 }
490
491 info = share->fbinfo[1];
492
5ace4e10 493 if (info) {
81dee67e
SM
494 par = info->par;
495 crtc = &par->crtc;
496 cursor = &crtc->cursor;
3de08a2d
LS
497 memset_io(cursor->vstart, 0x0, cursor->size);
498 memset_io(crtc->vScreen, 0x0, crtc->vidmem_size);
81dee67e
SM
499 lynxfb_ops_set_par(info);
500 fb_set_suspend(info, 0);
501 }
502
31557ea0 503 pdev->dev.power.power_state.event = PM_EVENT_RESUME;
81dee67e
SM
504 console_unlock();
505 return ret;
506}
507#endif
508
3318bb5e
MC
509static int lynxfb_ops_check_var(struct fb_var_screeninfo *var,
510 struct fb_info *info)
81dee67e 511{
27fa159b
MC
512 struct lynxfb_par *par;
513 struct lynxfb_crtc *crtc;
514 struct lynxfb_output *output;
515 struct lynx_share *share;
81dee67e
SM
516 resource_size_t request;
517
81dee67e
SM
518 par = info->par;
519 crtc = &par->crtc;
520 output = &par->output;
f11fa2a9 521 share = &par->dev->share;
81dee67e
SM
522
523 pr_debug("check var:%dx%d-%d\n",
c52c3700
MC
524 var->xres,
525 var->yres,
526 var->bits_per_pixel);
81dee67e 527
5ace4e10 528 switch (var->bits_per_pixel) {
d6b0d6de
IC
529 case 8:
530 info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
531 var->red.offset = 0;
532 var->red.length = 8;
533 var->green.offset = 0;
534 var->green.length = 8;
535 var->blue.offset = 0;
536 var->blue.length = 8;
537 var->transp.length = 0;
538 var->transp.offset = 0;
539 break;
540 case 16:
541 var->red.offset = 11;
542 var->red.length = 5;
543 var->green.offset = 5;
544 var->green.length = 6;
545 var->blue.offset = 0;
546 var->blue.length = 5;
547 var->transp.length = 0;
548 var->transp.offset = 0;
549 info->fix.visual = FB_VISUAL_TRUECOLOR;
550 break;
551 case 24:
552 case 32:
553 var->red.offset = 16;
554 var->red.length = 8;
555 var->green.offset = 8;
556 var->green.length = 8;
a0c838f1 557 var->blue.offset = 0;
d6b0d6de
IC
558 var->blue.length = 8;
559 info->fix.visual = FB_VISUAL_TRUECOLOR;
560 break;
561 default:
104f456c
MR
562 pr_err("bpp %d not supported\n", var->bits_per_pixel);
563 return -EINVAL;
81dee67e
SM
564 }
565 var->height = var->width = -1;
4bd9503d 566 var->accel_flags = 0;/* FB_ACCELF_TEXT; */
81dee67e 567
3318bb5e 568 /* check if current fb's video memory big enought to hold the onscreen*/
81dee67e
SM
569 request = var->xres_virtual * (var->bits_per_pixel >> 3);
570 /* defaulty crtc->channel go with par->index */
571
e3a3f9f5 572 request = ALIGN(request, crtc->line_pad);
81dee67e 573 request = request * var->yres_virtual;
5ace4e10 574 if (crtc->vidmem_size < request) {
81dee67e
SM
575 pr_err("not enough video memory for mode\n");
576 return -ENOMEM;
577 }
578
c202beee 579 return hw_sm750_crtc_checkMode(crtc, var);
81dee67e
SM
580}
581
876e5a70
MC
582static int lynxfb_ops_setcolreg(unsigned regno,
583 unsigned red,
584 unsigned green,
585 unsigned blue,
586 unsigned transp,
587 struct fb_info *info)
81dee67e 588{
27fa159b
MC
589 struct lynxfb_par *par;
590 struct lynxfb_crtc *crtc;
591 struct fb_var_screeninfo *var;
c52c3700
MC
592 int ret;
593
594 par = info->par;
595 crtc = &par->crtc;
596 var = &info->var;
597 ret = 0;
598
5ace4e10 599 if (regno > 256) {
45e3b3da 600 pr_err("regno = %d\n", regno);
c52c3700
MC
601 return -EINVAL;
602 }
603
5ace4e10 604 if (info->var.grayscale)
c52c3700
MC
605 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
606
3318bb5e
MC
607 if (var->bits_per_pixel == 8 &&
608 info->fix.visual == FB_VISUAL_PSEUDOCOLOR) {
c52c3700
MC
609 red >>= 8;
610 green >>= 8;
611 blue >>= 8;
c202beee 612 ret = hw_sm750_setColReg(crtc, regno, red, green, blue);
c52c3700
MC
613 goto exit;
614 }
615
5ace4e10 616 if (info->fix.visual == FB_VISUAL_TRUECOLOR && regno < 256) {
c52c3700 617 u32 val;
876e5a70 618
5ace4e10 619 if (var->bits_per_pixel == 16 ||
876e5a70
MC
620 var->bits_per_pixel == 32 ||
621 var->bits_per_pixel == 24) {
45e3b3da
MC
622 val = chan_to_field(red, &var->red);
623 val |= chan_to_field(green, &var->green);
624 val |= chan_to_field(blue, &var->blue);
c52c3700
MC
625 par->pseudo_palette[regno] = val;
626 goto exit;
627 }
628 }
629
630 ret = -EINVAL;
81dee67e
SM
631
632exit:
c52c3700 633 return ret;
81dee67e
SM
634}
635
27fa159b 636static int lynxfb_ops_blank(int blank, struct fb_info *info)
81dee67e 637{
27fa159b
MC
638 struct lynxfb_par *par;
639 struct lynxfb_output *output;
c52c3700 640
45e3b3da 641 pr_debug("blank = %d.\n", blank);
81dee67e
SM
642 par = info->par;
643 output = &par->output;
45e3b3da 644 return output->proc_setBLANK(output, blank);
81dee67e
SM
645}
646
27fa159b 647static int sm750fb_set_drv(struct lynxfb_par *par)
81dee67e 648{
c52c3700 649 int ret;
27fa159b 650 struct lynx_share *share;
5ef2f688 651 struct sm750_dev *sm750_dev;
27fa159b
MC
652 struct lynxfb_output *output;
653 struct lynxfb_crtc *crtc;
c52c3700
MC
654
655 ret = 0;
656
f11fa2a9
MR
657 sm750_dev = par->dev;
658 share = &sm750_dev->share;
c52c3700
MC
659 output = &par->output;
660 crtc = &par->crtc;
661
13ef3458
SM
662 crtc->vidmem_size = (share->dual) ? share->vidmem_size >> 1 :
663 share->vidmem_size;
c52c3700 664 /* setup crtc and output member */
5ef2f688 665 sm750_dev->hwCursor = g_hwcursor;
c52c3700 666
c52c3700 667 crtc->line_pad = 16;
c52c3700
MC
668 crtc->xpanstep = 8;
669 crtc->ypanstep = 1;
670 crtc->ywrapstep = 0;
671
13ef3458
SM
672 output->proc_setBLANK = (share->revid == SM750LE_REVISION_ID) ?
673 hw_sm750le_setBLANK : hw_sm750_setBLANK;
c52c3700 674 /* chip specific phase */
13ef3458
SM
675 share->accel.de_wait = (share->revid == SM750LE_REVISION_ID) ?
676 hw_sm750le_deWait : hw_sm750_deWait;
1757d106 677 switch (sm750_dev->dataflow) {
c52c3700
MC
678 case sm750_simul_pri:
679 output->paths = sm750_pnc;
680 crtc->channel = sm750_primary;
681 crtc->oScreen = 0;
682 crtc->vScreen = share->pvMem;
683 pr_info("use simul primary mode\n");
684 break;
685 case sm750_simul_sec:
686 output->paths = sm750_pnc;
687 crtc->channel = sm750_secondary;
688 crtc->oScreen = 0;
689 crtc->vScreen = share->pvMem;
690 break;
691 case sm750_dual_normal:
5ace4e10 692 if (par->index == 0) {
c52c3700
MC
693 output->paths = sm750_panel;
694 crtc->channel = sm750_primary;
695 crtc->oScreen = 0;
696 crtc->vScreen = share->pvMem;
5ace4e10 697 } else {
c52c3700
MC
698 output->paths = sm750_crt;
699 crtc->channel = sm750_secondary;
4bd9503d 700 /* not consider of padding stuffs for oScreen,need fix */
c52c3700
MC
701 crtc->oScreen = (share->vidmem_size >> 1);
702 crtc->vScreen = share->pvMem + crtc->oScreen;
703 }
704 break;
705 case sm750_dual_swap:
5ace4e10 706 if (par->index == 0) {
c52c3700
MC
707 output->paths = sm750_panel;
708 crtc->channel = sm750_secondary;
709 crtc->oScreen = 0;
710 crtc->vScreen = share->pvMem;
5ace4e10 711 } else {
c52c3700
MC
712 output->paths = sm750_crt;
713 crtc->channel = sm750_primary;
4bd9503d 714 /* not consider of padding stuffs for oScreen,need fix */
c52c3700
MC
715 crtc->oScreen = (share->vidmem_size >> 1);
716 crtc->vScreen = share->pvMem + crtc->oScreen;
717 }
718 break;
719 default:
720 ret = -EINVAL;
721 }
722
723 return ret;
81dee67e
SM
724}
725
a0c838f1 726static struct fb_ops lynxfb_ops = {
81dee67e
SM
727 .owner = THIS_MODULE,
728 .fb_check_var = lynxfb_ops_check_var,
729 .fb_set_par = lynxfb_ops_set_par,
730 .fb_setcolreg = lynxfb_ops_setcolreg,
731 .fb_blank = lynxfb_ops_blank,
81dee67e
SM
732 .fb_fillrect = cfb_fillrect,
733 .fb_imageblit = cfb_imageblit,
734 .fb_copyarea = cfb_copyarea,
735 /* cursor */
736 .fb_cursor = lynxfb_ops_cursor,
737};
738
27fa159b 739static int lynxfb_set_fbinfo(struct fb_info *info, int index)
81dee67e 740{
c52c3700 741 int i;
27fa159b
MC
742 struct lynxfb_par *par;
743 struct lynx_share *share;
744 struct lynxfb_crtc *crtc;
745 struct lynxfb_output *output;
746 struct fb_var_screeninfo *var;
747 struct fb_fix_screeninfo *fix;
748
749 const struct fb_videomode *pdb[] = {
45e3b3da 750 lynx750_ext, NULL, vesa_modes,
c52c3700 751 };
45e3b3da 752 int cdb[] = {ARRAY_SIZE(lynx750_ext), 0, VESA_MODEDB_SIZE};
a0c838f1 753 static const char *mdb_desc[] = {
c52c3700
MC
754 "driver prepared modes",
755 "kernel prepared default modedb",
756 "kernel HELPERS prepared vesa_modes",
757 };
758
27fa159b 759 static const char *fixId[2] = {
45e3b3da 760 "sm750_fb1", "sm750_fb2",
c52c3700
MC
761 };
762
45e3b3da 763 int ret, line_length;
c52c3700
MC
764
765 ret = 0;
766 par = (struct lynxfb_par *)info->par;
f11fa2a9 767 share = &par->dev->share;
c52c3700
MC
768 crtc = &par->crtc;
769 output = &par->output;
770 var = &info->var;
771 fix = &info->fix;
772
773 /* set index */
774 par->index = index;
775 output->channel = &crtc->channel;
81dee67e 776 sm750fb_set_drv(par);
c52c3700
MC
777 lynxfb_ops.fb_pan_display = lynxfb_ops_pan_display;
778
d11ac7cb
SM
779 /*
780 * set current cursor variable and proc pointer,
781 * must be set after crtc member initialized
782 */
c52c3700
MC
783 crtc->cursor.offset = crtc->oScreen + crtc->vidmem_size - 1024;
784 crtc->cursor.mmio = share->pvReg + 0x800f0 + (int)crtc->channel * 0x140;
785
45e3b3da 786 pr_info("crtc->cursor.mmio = %p\n", crtc->cursor.mmio);
c52c3700 787 crtc->cursor.maxH = crtc->cursor.maxW = 64;
13ef3458 788 crtc->cursor.size = crtc->cursor.maxH * crtc->cursor.maxW * 2 / 8;
c52c3700
MC
789 crtc->cursor.vstart = share->pvMem + crtc->cursor.offset;
790
c52c3700
MC
791 crtc->cursor.share = share;
792 memset_io(crtc->cursor.vstart, 0, crtc->cursor.size);
5ace4e10 793 if (!g_hwcursor) {
c52c3700 794 lynxfb_ops.fb_cursor = NULL;
fb7f4055 795 hw_cursor_disable(&crtc->cursor);
c52c3700
MC
796 }
797
c52c3700 798 /* set info->fbops, must be set before fb_find_mode */
5ace4e10 799 if (!share->accel_off) {
c52c3700
MC
800 /* use 2d acceleration */
801 lynxfb_ops.fb_fillrect = lynxfb_ops_fillrect;
802 lynxfb_ops.fb_copyarea = lynxfb_ops_copyarea;
803 lynxfb_ops.fb_imageblit = lynxfb_ops_imageblit;
804 }
805 info->fbops = &lynxfb_ops;
806
5ace4e10 807 if (!g_fbmode[index]) {
c52c3700 808 g_fbmode[index] = g_def_fbmode;
5ace4e10 809 if (index)
c52c3700
MC
810 g_fbmode[index] = g_fbmode[0];
811 }
81dee67e 812
a0c838f1 813 for (i = 0; i < 3; i++) {
81dee67e 814
45e3b3da
MC
815 ret = fb_find_mode(var, info, g_fbmode[index],
816 pdb[i], cdb[i], NULL, 8);
81dee67e 817
5ace4e10 818 if (ret == 1) {
81dee67e 819 pr_info("success! use specified mode:%s in %s\n",
c52c3700
MC
820 g_fbmode[index],
821 mdb_desc[i]);
81dee67e 822 break;
5ace4e10 823 } else if (ret == 2) {
81dee67e 824 pr_warn("use specified mode:%s in %s,with an ignored refresh rate\n",
c52c3700
MC
825 g_fbmode[index],
826 mdb_desc[i]);
81dee67e 827 break;
5ace4e10 828 } else if (ret == 3) {
81dee67e 829 pr_warn("wanna use default mode\n");
4bd9503d 830 /*break;*/
5ace4e10 831 } else if (ret == 4) {
81dee67e 832 pr_warn("fall back to any valid mode\n");
5ace4e10 833 } else {
3318bb5e
MC
834 pr_warn("ret = %d,fb_find_mode failed,with %s\n",
835 ret,
836 mdb_desc[i]);
81dee67e
SM
837 }
838 }
839
c52c3700
MC
840 /* some member of info->var had been set by fb_find_mode */
841
842 pr_info("Member of info->var is :\n\
3318bb5e
MC
843 xres=%d\n\
844 yres=%d\n\
845 xres_virtual=%d\n\
846 yres_virtual=%d\n\
847 xoffset=%d\n\
848 yoffset=%d\n\
849 bits_per_pixel=%d\n \
850 ...\n",
851 var->xres,
852 var->yres,
853 var->xres_virtual,
854 var->yres_virtual,
855 var->xoffset,
856 var->yoffset,
857 var->bits_per_pixel);
c52c3700
MC
858
859 /* set par */
860 par->info = info;
861
862 /* set info */
e3a3f9f5
MR
863 line_length = ALIGN((var->xres_virtual * var->bits_per_pixel / 8),
864 crtc->line_pad);
c52c3700
MC
865
866 info->pseudo_palette = &par->pseudo_palette[0];
867 info->screen_base = crtc->vScreen;
45e3b3da 868 pr_debug("screen_base vaddr = %p\n", info->screen_base);
81dee67e 869 info->screen_size = line_length * var->yres_virtual;
13ef3458 870 info->flags = FBINFO_FLAG_DEFAULT | 0;
81dee67e 871
c52c3700
MC
872 /* set info->fix */
873 fix->type = FB_TYPE_PACKED_PIXELS;
874 fix->type_aux = 0;
875 fix->xpanstep = crtc->xpanstep;
876 fix->ypanstep = crtc->ypanstep;
877 fix->ywrapstep = crtc->ywrapstep;
878 fix->accel = FB_ACCEL_SMI;
81dee67e 879
45e3b3da 880 strlcpy(fix->id, fixId[index], sizeof(fix->id));
81dee67e 881
81dee67e 882 fix->smem_start = crtc->oScreen + share->vidmem_start;
45e3b3da 883 pr_info("fix->smem_start = %lx\n", fix->smem_start);
d11ac7cb
SM
884 /*
885 * according to mmap experiment from user space application,
c52c3700
MC
886 * fix->mmio_len should not larger than virtual size
887 * (xres_virtual x yres_virtual x ByPP)
888 * Below line maybe buggy when user mmap fb dev node and write
889 * data into the bound over virtual size
d11ac7cb 890 */
c52c3700 891 fix->smem_len = crtc->vidmem_size;
45e3b3da 892 pr_info("fix->smem_len = %x\n", fix->smem_len);
c52c3700
MC
893 info->screen_size = fix->smem_len;
894 fix->line_length = line_length;
895 fix->mmio_start = share->vidreg_start;
45e3b3da 896 pr_info("fix->mmio_start = %lx\n", fix->mmio_start);
c52c3700 897 fix->mmio_len = share->vidreg_size;
45e3b3da 898 pr_info("fix->mmio_len = %x\n", fix->mmio_len);
5ace4e10 899 switch (var->bits_per_pixel) {
c52c3700
MC
900 case 8:
901 fix->visual = FB_VISUAL_PSEUDOCOLOR;
902 break;
903 case 16:
904 case 32:
905 fix->visual = FB_VISUAL_TRUECOLOR;
906 break;
907 }
908
909 /* set var */
910 var->activate = FB_ACTIVATE_NOW;
911 var->accel_flags = 0;
912 var->vmode = FB_VMODE_NONINTERLACED;
913
a1fe154f 914 pr_debug("#1 show info->cmap :\nstart=%d,len=%d,red=%p,green=%p,blue=%p,transp=%p\n",
45e3b3da
MC
915 info->cmap.start, info->cmap.len,
916 info->cmap.red, info->cmap.green, info->cmap.blue,
c52c3700
MC
917 info->cmap.transp);
918
61c507cf
MC
919 ret = fb_alloc_cmap(&info->cmap, 256, 0);
920 if (ret < 0) {
00827207 921 pr_err("Could not allocate memory for cmap.\n");
c52c3700
MC
922 goto exit;
923 }
924
a0c838f1 925 pr_debug("#2 show info->cmap :\nstart=%d,len=%d,red=%p,green=%p,blue=%p,transp=%p\n",
45e3b3da
MC
926 info->cmap.start, info->cmap.len,
927 info->cmap.red, info->cmap.green, info->cmap.blue,
c52c3700 928 info->cmap.transp);
81dee67e
SM
929
930exit:
45e3b3da 931 lynxfb_ops_check_var(var, info);
c52c3700 932 return ret;
81dee67e
SM
933}
934
c52c3700 935/* chip specific g_option configuration routine */
700591a9 936static void sm750fb_setup(struct sm750_dev *sm750_dev, char *src)
81dee67e 937{
700591a9 938 struct lynx_share *share = &sm750_dev->share;
27fa159b 939 char *opt;
81dee67e 940#ifdef CAP_EXPENSION
27fa159b 941 char *exp_res;
81dee67e
SM
942#endif
943 int swap;
c52c3700 944
81dee67e 945#ifdef CAP_EXPENSIION
c52c3700 946 exp_res = NULL;
81dee67e 947#endif
c52c3700
MC
948 swap = 0;
949
1757d106
MR
950 sm750_dev->initParm.chip_clk = 0;
951 sm750_dev->initParm.mem_clk = 0;
952 sm750_dev->initParm.master_clk = 0;
953 sm750_dev->initParm.powerMode = 0;
954 sm750_dev->initParm.setAllEngOff = 0;
955 sm750_dev->initParm.resetMemory = 1;
c52c3700 956
4bd9503d 957 /* defaultly turn g_hwcursor on for both view */
c52c3700
MC
958 g_hwcursor = 3;
959
5ace4e10 960 if (!src || !*src) {
c52c3700
MC
961 pr_warn("no specific g_option.\n");
962 goto NO_PARAM;
963 }
964
5ace4e10 965 while ((opt = strsep(&src, ":")) != NULL && *opt != 0) {
78cb7a38
HPGE
966 pr_info("opt=%s\n", opt);
967 pr_info("src=%s\n", src);
c52c3700 968
5ace4e10 969 if (!strncmp(opt, "swap", strlen("swap")))
c52c3700 970 swap = 1;
5ace4e10 971 else if (!strncmp(opt, "nocrt", strlen("nocrt")))
1757d106 972 sm750_dev->nocrt = 1;
5ace4e10 973 else if (!strncmp(opt, "36bit", strlen("36bit")))
1757d106 974 sm750_dev->pnltype = sm750_doubleTFT;
5ace4e10 975 else if (!strncmp(opt, "18bit", strlen("18bit")))
1757d106 976 sm750_dev->pnltype = sm750_dualTFT;
5ace4e10 977 else if (!strncmp(opt, "24bit", strlen("24bit")))
1757d106 978 sm750_dev->pnltype = sm750_24TFT;
81dee67e 979#ifdef CAP_EXPANSION
5ace4e10 980 else if (!strncmp(opt, "exp:", strlen("exp:")))
c52c3700 981 exp_res = opt + strlen("exp:");
81dee67e 982#endif
5ace4e10 983 else if (!strncmp(opt, "nohwc0", strlen("nohwc0")))
c52c3700 984 g_hwcursor &= ~0x1;
5ace4e10 985 else if (!strncmp(opt, "nohwc1", strlen("nohwc1")))
c52c3700 986 g_hwcursor &= ~0x2;
5ace4e10 987 else if (!strncmp(opt, "nohwc", strlen("nohwc")))
c52c3700 988 g_hwcursor = 0;
70407df7 989 else {
5ace4e10 990 if (!g_fbmode[0]) {
c52c3700 991 g_fbmode[0] = opt;
45e3b3da 992 pr_info("find fbmode0 : %s\n", g_fbmode[0]);
5ace4e10 993 } else if (!g_fbmode[1]) {
c52c3700 994 g_fbmode[1] = opt;
45e3b3da 995 pr_info("find fbmode1 : %s\n", g_fbmode[1]);
5ace4e10 996 } else {
c52c3700
MC
997 pr_warn("How many view you wann set?\n");
998 }
999 }
1000 }
81dee67e 1001#ifdef CAP_EXPANSION
3318bb5e 1002 if (getExpRes(exp_res,
1757d106
MR
1003 &sm750_dev->xLCD,
1004 &sm750_dev->yLCD)) {
4bd9503d 1005 /* seems exp_res is not valid */
1757d106 1006 sm750_dev->xLCD = sm750_dev->yLCD = 0;
c52c3700 1007 }
81dee67e
SM
1008#endif
1009
1010NO_PARAM:
5ace4e10
MC
1011 if (share->revid != SM750LE_REVISION_ID) {
1012 if (share->dual) {
1013 if (swap)
1757d106 1014 sm750_dev->dataflow = sm750_dual_swap;
c52c3700 1015 else
1757d106 1016 sm750_dev->dataflow = sm750_dual_normal;
5ace4e10
MC
1017 } else {
1018 if (swap)
1757d106 1019 sm750_dev->dataflow = sm750_simul_sec;
c52c3700 1020 else
1757d106 1021 sm750_dev->dataflow = sm750_simul_pri;
c52c3700 1022 }
5ace4e10 1023 } else {
c52c3700 1024 /* SM750LE only have one crt channel */
1757d106 1025 sm750_dev->dataflow = sm750_simul_sec;
4bd9503d 1026 /* sm750le do not have complex attributes */
1757d106 1027 sm750_dev->nocrt = 0;
c52c3700 1028 }
81dee67e
SM
1029}
1030
27fa159b 1031static int lynxfb_pci_probe(struct pci_dev *pdev,
eb0f4271 1032 const struct pci_device_id *ent)
81dee67e 1033{
27fa159b
MC
1034 struct fb_info *info[] = {NULL, NULL};
1035 struct lynx_share *share = NULL;
81dee67e 1036
5ef2f688 1037 struct sm750_dev *sm750_dev = NULL;
81dee67e
SM
1038 size_t spec_offset = 0;
1039 int fbidx;
c52c3700 1040
81dee67e 1041 /* enable device */
5ace4e10 1042 if (pci_enable_device(pdev)) {
81dee67e
SM
1043 pr_err("can not enable device.\n");
1044 goto err_enable;
1045 }
1046
d11ac7cb 1047 /*
bc3d48f3 1048 * though offset of share in sm750_dev is 0,
d11ac7cb
SM
1049 * we use this marcro as the same
1050 */
bc3d48f3 1051 spec_offset = offsetof(struct sm750_dev, share);
81dee67e 1052
5ef2f688
MR
1053 sm750_dev = kzalloc(sizeof(*sm750_dev), GFP_KERNEL);
1054 if (!sm750_dev) {
81dee67e
SM
1055 pr_err("Could not allocate memory for share.\n");
1056 goto err_share;
1057 }
1058
1059 /* setting share structure */
5ef2f688 1060 share = (struct lynx_share *)(&(sm750_dev->share));
81dee67e
SM
1061 share->fbinfo[0] = share->fbinfo[1] = NULL;
1062 share->devid = pdev->device;
1063 share->revid = pdev->revision;
1064
45e3b3da 1065 pr_info("share->revid = %02x\n", share->revid);
81dee67e 1066 share->pdev = pdev;
81dee67e
SM
1067 share->mtrr_off = g_nomtrr;
1068 share->mtrr.vram = 0;
81dee67e
SM
1069 share->accel_off = g_noaccel;
1070 share->dual = g_dualview;
1071 spin_lock_init(&share->slock);
1072
5ace4e10 1073 if (!share->accel_off) {
d11ac7cb
SM
1074 /*
1075 * hook deInit and 2d routines, notes that below hw_xxx
81dee67e 1076 * routine can work on most of lynx chips
3318bb5e 1077 * if some chip need specific function,
d11ac7cb
SM
1078 * please hook it in smXXX_set_drv routine
1079 */
81dee67e
SM
1080 share->accel.de_init = hw_de_init;
1081 share->accel.de_fillrect = hw_fillrect;
1082 share->accel.de_copyarea = hw_copyarea;
1083 share->accel.de_imageblit = hw_imageblit;
1084 pr_info("enable 2d acceleration\n");
5ace4e10 1085 } else {
81dee67e
SM
1086 pr_info("disable 2d acceleration\n");
1087 }
1088
1089 /* call chip specific setup routine */
700591a9 1090 sm750fb_setup(sm750_dev, g_settings);
81dee67e
SM
1091
1092 /* call chip specific mmap routine */
700591a9 1093 if (hw_sm750_map(sm750_dev, pdev)) {
81dee67e
SM
1094 pr_err("Memory map failed\n");
1095 goto err_map;
1096 }
1097
2e043a92
LR
1098 if (!share->mtrr_off)
1099 share->mtrr.vram = arch_phys_wc_add(share->vidmem_start,
1100 share->vidmem_size);
81dee67e 1101
3de08a2d 1102 memset_io(share->pvMem, 0, share->vidmem_size);
81dee67e 1103
45e3b3da 1104 pr_info("sm%3x mmio address = %p\n", share->devid, share->pvReg);
81dee67e 1105
45e3b3da 1106 pci_set_drvdata(pdev, share);
81dee67e
SM
1107
1108 /* call chipInit routine */
700591a9 1109 hw_sm750_inithw(sm750_dev, pdev);
81dee67e
SM
1110
1111 /* allocate frame buffer info structor according to g_dualview */
c52c3700 1112 fbidx = 0;
81dee67e 1113ALLOC_FB:
45e3b3da 1114 info[fbidx] = framebuffer_alloc(sizeof(struct lynxfb_par), &pdev->dev);
5ace4e10 1115 if (!info[fbidx]) {
45e3b3da 1116 pr_err("Could not allocate framebuffer #%d.\n", fbidx);
5ace4e10 1117 if (fbidx == 0)
c52c3700
MC
1118 goto err_info0_alloc;
1119 else
1120 goto err_info1_alloc;
70407df7 1121 } else {
27fa159b 1122 struct lynxfb_par *par;
c52c3700 1123 int errno;
876e5a70 1124
45e3b3da 1125 pr_info("framebuffer #%d alloc okay\n", fbidx);
c52c3700
MC
1126 share->fbinfo[fbidx] = info[fbidx];
1127 par = info[fbidx]->par;
f11fa2a9 1128 par->dev = sm750_dev;
c52c3700
MC
1129
1130 /* set fb_info structure */
5ace4e10 1131 if (lynxfb_set_fbinfo(info[fbidx], fbidx)) {
45e3b3da 1132 pr_err("Failed to initial fb_info #%d.\n", fbidx);
5ace4e10 1133 if (fbidx == 0)
c52c3700 1134 goto err_info0_set;
81dee67e 1135 else
c52c3700 1136 goto err_info1_set;
81dee67e 1137 }
81dee67e 1138
4bd9503d 1139 /* register frame buffer */
45e3b3da 1140 pr_info("Ready to register framebuffer #%d.\n", fbidx);
c52c3700
MC
1141 errno = register_framebuffer(info[fbidx]);
1142 if (errno < 0) {
3318bb5e 1143 pr_err("Failed to register fb_info #%d. err %d\n",
876e5a70
MC
1144 fbidx,
1145 errno);
5ace4e10 1146 if (fbidx == 0)
c52c3700
MC
1147 goto err_register0;
1148 else
1149 goto err_register1;
81dee67e 1150 }
45e3b3da 1151 pr_info("Accomplished register framebuffer #%d.\n", fbidx);
c52c3700 1152 }
81dee67e 1153
c52c3700
MC
1154 /* no dual view by far */
1155 fbidx++;
5ace4e10 1156 if (share->dual && fbidx < 2)
c52c3700 1157 goto ALLOC_FB;
81dee67e
SM
1158
1159 return 0;
1160
1161err_register1:
1162err_info1_set:
1163 framebuffer_release(info[1]);
1164err_info1_alloc:
1165 unregister_framebuffer(info[0]);
1166err_register0:
1167err_info0_set:
1168 framebuffer_release(info[0]);
1169err_info0_alloc:
1170err_map:
5ef2f688 1171 kfree(sm750_dev);
81dee67e
SM
1172err_share:
1173err_enable:
1174 return -ENODEV;
1175}
1176
bb6ce8b2 1177static void lynxfb_pci_remove(struct pci_dev *pdev)
81dee67e 1178{
27fa159b
MC
1179 struct fb_info *info;
1180 struct lynx_share *share;
5ef2f688 1181 void *sm750_dev;
27fa159b 1182 struct lynxfb_par *par;
81dee67e
SM
1183 int cnt;
1184
1185 cnt = 2;
1186 share = pci_get_drvdata(pdev);
1187
5ace4e10 1188 while (cnt-- > 0) {
81dee67e 1189 info = share->fbinfo[cnt];
5ace4e10 1190 if (!info)
81dee67e
SM
1191 continue;
1192 par = info->par;
1193
1194 unregister_framebuffer(info);
4bd9503d 1195 /* release frame buffer */
81dee67e
SM
1196 framebuffer_release(info);
1197 }
2e043a92 1198 arch_phys_wc_del(share->mtrr.vram);
81dee67e
SM
1199
1200 iounmap(share->pvReg);
1201 iounmap(share->pvMem);
5ef2f688 1202 sm750_dev = container_of(share, struct sm750_dev, share);
81dee67e 1203 kfree(g_settings);
5ef2f688 1204 kfree(sm750_dev);
45e3b3da 1205 pci_set_drvdata(pdev, NULL);
81dee67e
SM
1206}
1207
27fa159b 1208static int __init lynxfb_setup(char *options)
81dee67e
SM
1209{
1210 int len;
27fa159b 1211 char *opt, *tmp;
c52c3700 1212
5ace4e10 1213 if (!options || !*options) {
81dee67e
SM
1214 pr_warn("no options.\n");
1215 return 0;
1216 }
1217
45e3b3da 1218 pr_info("options:%s\n", options);
81dee67e
SM
1219
1220 len = strlen(options) + 1;
a99e334d 1221 g_settings = kzalloc(len, GFP_KERNEL);
5ace4e10 1222 if (!g_settings)
81dee67e
SM
1223 return -ENOMEM;
1224
81dee67e
SM
1225 tmp = g_settings;
1226
d11ac7cb
SM
1227 /*
1228 * Notes:
1229 * char * strsep(char **s,const char * ct);
1230 * @s: the string to be searched
1231 * @ct :the characters to search for
1232 *
1233 * strsep() updates @options to pointer after the first found token
1234 * it also returns the pointer ahead the token.
1235 */
a0c838f1 1236 while ((opt = strsep(&options, ":")) != NULL) {
81dee67e 1237 /* options that mean for any lynx chips are configured here */
5ace4e10 1238 if (!strncmp(opt, "noaccel", strlen("noaccel")))
81dee67e 1239 g_noaccel = 1;
5ace4e10 1240 else if (!strncmp(opt, "nomtrr", strlen("nomtrr")))
81dee67e 1241 g_nomtrr = 1;
5ace4e10 1242 else if (!strncmp(opt, "dual", strlen("dual")))
81dee67e 1243 g_dualview = 1;
70407df7 1244 else {
45e3b3da 1245 strcat(tmp, opt);
81dee67e 1246 tmp += strlen(opt);
5ace4e10 1247 if (options != NULL)
81dee67e
SM
1248 *tmp++ = ':';
1249 else
1250 *tmp++ = 0;
1251 }
1252 }
1253
1254 /* misc g_settings are transport to chip specific routines */
45e3b3da 1255 pr_info("parameter left for chip specific analysis:%s\n", g_settings);
81dee67e
SM
1256 return 0;
1257}
1258
1259static struct pci_device_id smi_pci_table[] = {
1260 { PCI_DEVICE(0x126f, 0x0750), },
1261 {0,}
1262};
1263
45e3b3da 1264MODULE_DEVICE_TABLE(pci, smi_pci_table);
81dee67e
SM
1265
1266static struct pci_driver lynxfb_driver = {
1267 .name = "sm750fb",
1268 .id_table = smi_pci_table,
1269 .probe = lynxfb_pci_probe,
1270 .remove = lynxfb_pci_remove,
1271#ifdef CONFIG_PM
1272 .suspend = lynxfb_suspend,
1273 .resume = lynxfb_resume,
1274#endif
1275};
1276
81dee67e
SM
1277static int __init lynxfb_init(void)
1278{
a0c838f1 1279 char *option;
81dee67e
SM
1280 int ret;
1281
1282#ifdef MODULE
1283 option = g_option;
1284#else
5ace4e10 1285 if (fb_get_options("sm750fb", &option))
81dee67e
SM
1286 return -ENODEV;
1287#endif
1288
1289 lynxfb_setup(option);
1290 ret = pci_register_driver(&lynxfb_driver);
1291 return ret;
1292}
1293module_init(lynxfb_init);
1294
1295static void __exit lynxfb_exit(void)
1296{
1297 pci_unregister_driver(&lynxfb_driver);
1298}
1299module_exit(lynxfb_exit);
1300
45e3b3da 1301module_param(g_option, charp, S_IRUGO);
81dee67e
SM
1302
1303MODULE_PARM_DESC(g_option,
c52c3700
MC
1304 "\n\t\tCommon options:\n"
1305 "\t\tnoaccel:disable 2d capabilities\n"
1306 "\t\tnomtrr:disable MTRR attribute for video memory\n"
1307 "\t\tdualview:dual frame buffer feature enabled\n"
1308 "\t\tnohwc:disable hardware cursor\n"
1309 "\t\tUsual example:\n"
1310 "\t\tinsmod ./sm750fb.ko g_option=\"noaccel,nohwc,1280x1024-8@60\"\n"
1311 );
81dee67e
SM
1312
1313MODULE_AUTHOR("monk liu <monk.liu@siliconmotion.com>");
1314MODULE_AUTHOR("Sudip Mukherjee <sudip@vectorindia.org>");
1315MODULE_DESCRIPTION("Frame buffer driver for SM750 chipset");
1316MODULE_LICENSE("GPL v2");