]>
Commit | Line | Data |
---|---|---|
a92db1c8 SH |
1 | /* |
2 | * Copyright (c) 2015 MediaTek Inc. | |
3 | * Author: Hanyi Wu <hanyi.wu@mediatek.com> | |
4 | * Sascha Hauer <s.hauer@pengutronix.de> | |
b7cf0053 | 5 | * Dawei Chien <dawei.chien@mediatek.com> |
6cf7f002 | 6 | * Louis Yu <louis.yu@mediatek.com> |
a92db1c8 SH |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | */ | |
17 | ||
18 | #include <linux/clk.h> | |
19 | #include <linux/delay.h> | |
20 | #include <linux/interrupt.h> | |
21 | #include <linux/kernel.h> | |
22 | #include <linux/module.h> | |
23 | #include <linux/nvmem-consumer.h> | |
24 | #include <linux/of.h> | |
25 | #include <linux/of_address.h> | |
b7cf0053 | 26 | #include <linux/of_device.h> |
a92db1c8 SH |
27 | #include <linux/platform_device.h> |
28 | #include <linux/slab.h> | |
29 | #include <linux/io.h> | |
30 | #include <linux/thermal.h> | |
31 | #include <linux/reset.h> | |
32 | #include <linux/types.h> | |
a92db1c8 SH |
33 | |
34 | /* AUXADC Registers */ | |
a92db1c8 SH |
35 | #define AUXADC_CON1_SET_V 0x008 |
36 | #define AUXADC_CON1_CLR_V 0x00c | |
37 | #define AUXADC_CON2_V 0x010 | |
38 | #define AUXADC_DATA(channel) (0x14 + (channel) * 4) | |
a92db1c8 SH |
39 | |
40 | #define APMIXED_SYS_TS_CON1 0x604 | |
41 | ||
42 | /* Thermal Controller Registers */ | |
43 | #define TEMP_MONCTL0 0x000 | |
44 | #define TEMP_MONCTL1 0x004 | |
45 | #define TEMP_MONCTL2 0x008 | |
46 | #define TEMP_MONIDET0 0x014 | |
47 | #define TEMP_MONIDET1 0x018 | |
48 | #define TEMP_MSRCTL0 0x038 | |
49 | #define TEMP_AHBPOLL 0x040 | |
50 | #define TEMP_AHBTO 0x044 | |
51 | #define TEMP_ADCPNP0 0x048 | |
52 | #define TEMP_ADCPNP1 0x04c | |
53 | #define TEMP_ADCPNP2 0x050 | |
54 | #define TEMP_ADCPNP3 0x0b4 | |
55 | ||
56 | #define TEMP_ADCMUX 0x054 | |
57 | #define TEMP_ADCEN 0x060 | |
58 | #define TEMP_PNPMUXADDR 0x064 | |
59 | #define TEMP_ADCMUXADDR 0x068 | |
60 | #define TEMP_ADCENADDR 0x074 | |
61 | #define TEMP_ADCVALIDADDR 0x078 | |
62 | #define TEMP_ADCVOLTADDR 0x07c | |
63 | #define TEMP_RDCTRL 0x080 | |
64 | #define TEMP_ADCVALIDMASK 0x084 | |
65 | #define TEMP_ADCVOLTAGESHIFT 0x088 | |
66 | #define TEMP_ADCWRITECTRL 0x08c | |
67 | #define TEMP_MSR0 0x090 | |
68 | #define TEMP_MSR1 0x094 | |
69 | #define TEMP_MSR2 0x098 | |
70 | #define TEMP_MSR3 0x0B8 | |
71 | ||
72 | #define TEMP_SPARE0 0x0f0 | |
73 | ||
a4ffe6b5 MK |
74 | #define TEMP_ADCPNP0_1 0x148 |
75 | #define TEMP_ADCPNP1_1 0x14c | |
76 | #define TEMP_ADCPNP2_1 0x150 | |
77 | #define TEMP_MSR0_1 0x190 | |
78 | #define TEMP_MSR1_1 0x194 | |
79 | #define TEMP_MSR2_1 0x198 | |
80 | #define TEMP_ADCPNP3_1 0x1b4 | |
81 | #define TEMP_MSR3_1 0x1B8 | |
82 | ||
a92db1c8 SH |
83 | #define PTPCORESEL 0x400 |
84 | ||
85 | #define TEMP_MONCTL1_PERIOD_UNIT(x) ((x) & 0x3ff) | |
86 | ||
eb4fc33e | 87 | #define TEMP_MONCTL2_FILTER_INTERVAL(x) (((x) & 0x3ff) << 16) |
a92db1c8 SH |
88 | #define TEMP_MONCTL2_SENSOR_INTERVAL(x) ((x) & 0x3ff) |
89 | ||
90 | #define TEMP_AHBPOLL_ADC_POLL_INTERVAL(x) (x) | |
91 | ||
92 | #define TEMP_ADCWRITECTRL_ADC_PNP_WRITE BIT(0) | |
93 | #define TEMP_ADCWRITECTRL_ADC_MUX_WRITE BIT(1) | |
94 | ||
95 | #define TEMP_ADCVALIDMASK_VALID_HIGH BIT(5) | |
96 | #define TEMP_ADCVALIDMASK_VALID_POS(bit) (bit) | |
97 | ||
b7cf0053 | 98 | /* MT8173 thermal sensors */ |
a92db1c8 SH |
99 | #define MT8173_TS1 0 |
100 | #define MT8173_TS2 1 | |
101 | #define MT8173_TS3 2 | |
102 | #define MT8173_TS4 3 | |
103 | #define MT8173_TSABB 4 | |
104 | ||
105 | /* AUXADC channel 11 is used for the temperature sensors */ | |
106 | #define MT8173_TEMP_AUXADC_CHANNEL 11 | |
107 | ||
108 | /* The total number of temperature sensors in the MT8173 */ | |
109 | #define MT8173_NUM_SENSORS 5 | |
110 | ||
111 | /* The number of banks in the MT8173 */ | |
112 | #define MT8173_NUM_ZONES 4 | |
113 | ||
114 | /* The number of sensing points per bank */ | |
115 | #define MT8173_NUM_SENSORS_PER_ZONE 4 | |
116 | ||
bd940394 MK |
117 | /* The number of controller in the MT8173 */ |
118 | #define MT8173_NUM_CONTROLLER 1 | |
119 | ||
f8451476 MK |
120 | /* The calibration coefficient of sensor */ |
121 | #define MT8173_CALIBRATION 165 | |
122 | ||
b7cf0053 | 123 | /* |
124 | * Layout of the fuses providing the calibration data | |
a4ffe6b5 MK |
125 | * These macros could be used for MT8183, MT8173, MT2701, and MT2712. |
126 | * MT8183 has 6 sensors and needs 6 VTS calibration data. | |
0a068993 LY |
127 | * MT8173 has 5 sensors and needs 5 VTS calibration data. |
128 | * MT2701 has 3 sensors and needs 3 VTS calibration data. | |
129 | * MT2712 has 4 sensors and needs 4 VTS calibration data. | |
b7cf0053 | 130 | */ |
1d081945 MK |
131 | #define CALIB_BUF0_VALID BIT(0) |
132 | #define CALIB_BUF1_ADC_GE(x) (((x) >> 22) & 0x3ff) | |
133 | #define CALIB_BUF0_VTS_TS1(x) (((x) >> 17) & 0x1ff) | |
134 | #define CALIB_BUF0_VTS_TS2(x) (((x) >> 8) & 0x1ff) | |
135 | #define CALIB_BUF1_VTS_TS3(x) (((x) >> 0) & 0x1ff) | |
136 | #define CALIB_BUF2_VTS_TS4(x) (((x) >> 23) & 0x1ff) | |
a4ffe6b5 | 137 | #define CALIB_BUF2_VTS_TS5(x) (((x) >> 5) & 0x1ff) |
1d081945 MK |
138 | #define CALIB_BUF2_VTS_TSABB(x) (((x) >> 14) & 0x1ff) |
139 | #define CALIB_BUF0_DEGC_CALI(x) (((x) >> 1) & 0x3f) | |
140 | #define CALIB_BUF0_O_SLOPE(x) (((x) >> 26) & 0x3f) | |
141 | #define CALIB_BUF0_O_SLOPE_SIGN(x) (((x) >> 7) & 0x1) | |
142 | #define CALIB_BUF1_ID(x) (((x) >> 9) & 0x1) | |
143 | ||
144 | enum { | |
145 | VTS1, | |
146 | VTS2, | |
147 | VTS3, | |
148 | VTS4, | |
a4ffe6b5 | 149 | VTS5, |
1d081945 MK |
150 | VTSABB, |
151 | MAX_NUM_VTS, | |
152 | }; | |
a92db1c8 | 153 | |
b7cf0053 | 154 | /* MT2701 thermal sensors */ |
155 | #define MT2701_TS1 0 | |
156 | #define MT2701_TS2 1 | |
157 | #define MT2701_TSABB 2 | |
158 | ||
159 | /* AUXADC channel 11 is used for the temperature sensors */ | |
160 | #define MT2701_TEMP_AUXADC_CHANNEL 11 | |
161 | ||
162 | /* The total number of temperature sensors in the MT2701 */ | |
163 | #define MT2701_NUM_SENSORS 3 | |
164 | ||
b7cf0053 | 165 | /* The number of sensing points per bank */ |
166 | #define MT2701_NUM_SENSORS_PER_ZONE 3 | |
167 | ||
bd940394 MK |
168 | /* The number of controller in the MT2701 */ |
169 | #define MT2701_NUM_CONTROLLER 1 | |
170 | ||
f8451476 MK |
171 | /* The calibration coefficient of sensor */ |
172 | #define MT2701_CALIBRATION 165 | |
173 | ||
6cf7f002 LY |
174 | /* MT2712 thermal sensors */ |
175 | #define MT2712_TS1 0 | |
176 | #define MT2712_TS2 1 | |
177 | #define MT2712_TS3 2 | |
178 | #define MT2712_TS4 3 | |
179 | ||
180 | /* AUXADC channel 11 is used for the temperature sensors */ | |
181 | #define MT2712_TEMP_AUXADC_CHANNEL 11 | |
182 | ||
183 | /* The total number of temperature sensors in the MT2712 */ | |
184 | #define MT2712_NUM_SENSORS 4 | |
185 | ||
186 | /* The number of sensing points per bank */ | |
187 | #define MT2712_NUM_SENSORS_PER_ZONE 4 | |
188 | ||
bd940394 MK |
189 | /* The number of controller in the MT2712 */ |
190 | #define MT2712_NUM_CONTROLLER 1 | |
191 | ||
f8451476 MK |
192 | /* The calibration coefficient of sensor */ |
193 | #define MT2712_CALIBRATION 165 | |
194 | ||
3966be3c SW |
195 | #define MT7622_TEMP_AUXADC_CHANNEL 11 |
196 | #define MT7622_NUM_SENSORS 1 | |
197 | #define MT7622_NUM_ZONES 1 | |
198 | #define MT7622_NUM_SENSORS_PER_ZONE 1 | |
199 | #define MT7622_TS1 0 | |
bd940394 | 200 | #define MT7622_NUM_CONTROLLER 1 |
3966be3c | 201 | |
fb4d83f2 PHS |
202 | /* The maximum number of banks */ |
203 | #define MAX_NUM_ZONES 8 | |
204 | ||
f8451476 MK |
205 | /* The calibration coefficient of sensor */ |
206 | #define MT7622_CALIBRATION 165 | |
207 | ||
a4ffe6b5 MK |
208 | /* MT8183 thermal sensors */ |
209 | #define MT8183_TS1 0 | |
210 | #define MT8183_TS2 1 | |
211 | #define MT8183_TS3 2 | |
212 | #define MT8183_TS4 3 | |
213 | #define MT8183_TS5 4 | |
214 | #define MT8183_TSABB 5 | |
215 | ||
216 | /* AUXADC channel is used for the temperature sensors */ | |
217 | #define MT8183_TEMP_AUXADC_CHANNEL 11 | |
218 | ||
219 | /* The total number of temperature sensors in the MT8183 */ | |
220 | #define MT8183_NUM_SENSORS 6 | |
221 | ||
222 | /* The number of sensing points per bank */ | |
223 | #define MT8183_NUM_SENSORS_PER_ZONE 6 | |
224 | ||
225 | /* The number of controller in the MT8183 */ | |
226 | #define MT8183_NUM_CONTROLLER 2 | |
227 | ||
228 | /* The calibration coefficient of sensor */ | |
229 | #define MT8183_CALIBRATION 153 | |
230 | ||
a92db1c8 SH |
231 | struct mtk_thermal; |
232 | ||
b7cf0053 | 233 | struct thermal_bank_cfg { |
234 | unsigned int num_sensors; | |
235 | const int *sensors; | |
236 | }; | |
237 | ||
a92db1c8 SH |
238 | struct mtk_thermal_bank { |
239 | struct mtk_thermal *mt; | |
240 | int id; | |
241 | }; | |
242 | ||
b7cf0053 | 243 | struct mtk_thermal_data { |
244 | s32 num_banks; | |
245 | s32 num_sensors; | |
246 | s32 auxadc_channel; | |
1d081945 | 247 | const int *vts_index; |
b7cf0053 | 248 | const int *sensor_mux_values; |
249 | const int *msr; | |
250 | const int *adcpnp; | |
f8451476 | 251 | const int cali_val; |
bd940394 MK |
252 | const int num_controller; |
253 | const int *controller_offset; | |
cb82aaad | 254 | bool need_switch_bank; |
fb4d83f2 | 255 | struct thermal_bank_cfg bank_data[MAX_NUM_ZONES]; |
b7cf0053 | 256 | }; |
257 | ||
a92db1c8 SH |
258 | struct mtk_thermal { |
259 | struct device *dev; | |
260 | void __iomem *thermal_base; | |
261 | ||
262 | struct clk *clk_peri_therm; | |
263 | struct clk *clk_auxadc; | |
eb4fc33e | 264 | /* lock: for getting and putting banks */ |
a92db1c8 SH |
265 | struct mutex lock; |
266 | ||
267 | /* Calibration values */ | |
268 | s32 adc_ge; | |
269 | s32 degc_cali; | |
270 | s32 o_slope; | |
1d081945 | 271 | s32 vts[MAX_NUM_VTS]; |
a92db1c8 | 272 | |
b7cf0053 | 273 | const struct mtk_thermal_data *conf; |
fb4d83f2 | 274 | struct mtk_thermal_bank banks[MAX_NUM_ZONES]; |
a92db1c8 SH |
275 | }; |
276 | ||
a4ffe6b5 MK |
277 | /* MT8183 thermal sensor data */ |
278 | static const int mt8183_bank_data[MT8183_NUM_SENSORS] = { | |
279 | MT8183_TS1, MT8183_TS2, MT8183_TS3, MT8183_TS4, MT8183_TS5, MT8183_TSABB | |
280 | }; | |
281 | ||
282 | static const int mt8183_msr[MT8183_NUM_SENSORS_PER_ZONE] = { | |
283 | TEMP_MSR0_1, TEMP_MSR1_1, TEMP_MSR2_1, TEMP_MSR1, TEMP_MSR0, TEMP_MSR3_1 | |
284 | }; | |
285 | ||
286 | static const int mt8183_adcpnp[MT8183_NUM_SENSORS_PER_ZONE] = { | |
287 | TEMP_ADCPNP0_1, TEMP_ADCPNP1_1, TEMP_ADCPNP2_1, | |
288 | TEMP_ADCPNP1, TEMP_ADCPNP0, TEMP_ADCPNP3_1 | |
289 | }; | |
290 | ||
291 | static const int mt8183_mux_values[MT8183_NUM_SENSORS] = { 0, 1, 2, 3, 4, 0 }; | |
292 | static const int mt8183_tc_offset[MT8183_NUM_CONTROLLER] = {0x0, 0x100}; | |
293 | ||
294 | static const int mt8183_vts_index[MT8183_NUM_SENSORS] = { | |
295 | VTS1, VTS2, VTS3, VTS4, VTS5, VTSABB | |
296 | }; | |
297 | ||
b7cf0053 | 298 | /* MT8173 thermal sensor data */ |
992edf39 | 299 | static const int mt8173_bank_data[MT8173_NUM_ZONES][3] = { |
b7cf0053 | 300 | { MT8173_TS2, MT8173_TS3 }, |
301 | { MT8173_TS2, MT8173_TS4 }, | |
302 | { MT8173_TS1, MT8173_TS2, MT8173_TSABB }, | |
303 | { MT8173_TS2 }, | |
a92db1c8 SH |
304 | }; |
305 | ||
992edf39 | 306 | static const int mt8173_msr[MT8173_NUM_SENSORS_PER_ZONE] = { |
05d7839a | 307 | TEMP_MSR0, TEMP_MSR1, TEMP_MSR2, TEMP_MSR3 |
b7cf0053 | 308 | }; |
a92db1c8 | 309 | |
992edf39 | 310 | static const int mt8173_adcpnp[MT8173_NUM_SENSORS_PER_ZONE] = { |
b7cf0053 | 311 | TEMP_ADCPNP0, TEMP_ADCPNP1, TEMP_ADCPNP2, TEMP_ADCPNP3 |
312 | }; | |
313 | ||
992edf39 | 314 | static const int mt8173_mux_values[MT8173_NUM_SENSORS] = { 0, 1, 2, 3, 16 }; |
bd940394 | 315 | static const int mt8173_tc_offset[MT8173_NUM_CONTROLLER] = { 0x0, }; |
b7cf0053 | 316 | |
1d081945 MK |
317 | static const int mt8173_vts_index[MT8173_NUM_SENSORS] = { |
318 | VTS1, VTS2, VTS3, VTS4, VTSABB | |
319 | }; | |
320 | ||
b7cf0053 | 321 | /* MT2701 thermal sensor data */ |
992edf39 | 322 | static const int mt2701_bank_data[MT2701_NUM_SENSORS] = { |
b7cf0053 | 323 | MT2701_TS1, MT2701_TS2, MT2701_TSABB |
324 | }; | |
325 | ||
992edf39 | 326 | static const int mt2701_msr[MT2701_NUM_SENSORS_PER_ZONE] = { |
b7cf0053 | 327 | TEMP_MSR0, TEMP_MSR1, TEMP_MSR2 |
328 | }; | |
329 | ||
992edf39 | 330 | static const int mt2701_adcpnp[MT2701_NUM_SENSORS_PER_ZONE] = { |
b7cf0053 | 331 | TEMP_ADCPNP0, TEMP_ADCPNP1, TEMP_ADCPNP2 |
332 | }; | |
333 | ||
992edf39 | 334 | static const int mt2701_mux_values[MT2701_NUM_SENSORS] = { 0, 1, 16 }; |
bd940394 | 335 | static const int mt2701_tc_offset[MT2701_NUM_CONTROLLER] = { 0x0, }; |
b7cf0053 | 336 | |
1d081945 MK |
337 | static const int mt2701_vts_index[MT2701_NUM_SENSORS] = { |
338 | VTS1, VTS2, VTS3 | |
339 | }; | |
340 | ||
6cf7f002 LY |
341 | /* MT2712 thermal sensor data */ |
342 | static const int mt2712_bank_data[MT2712_NUM_SENSORS] = { | |
343 | MT2712_TS1, MT2712_TS2, MT2712_TS3, MT2712_TS4 | |
344 | }; | |
345 | ||
346 | static const int mt2712_msr[MT2712_NUM_SENSORS_PER_ZONE] = { | |
347 | TEMP_MSR0, TEMP_MSR1, TEMP_MSR2, TEMP_MSR3 | |
348 | }; | |
349 | ||
350 | static const int mt2712_adcpnp[MT2712_NUM_SENSORS_PER_ZONE] = { | |
351 | TEMP_ADCPNP0, TEMP_ADCPNP1, TEMP_ADCPNP2, TEMP_ADCPNP3 | |
352 | }; | |
353 | ||
354 | static const int mt2712_mux_values[MT2712_NUM_SENSORS] = { 0, 1, 2, 3 }; | |
bd940394 | 355 | static const int mt2712_tc_offset[MT2712_NUM_CONTROLLER] = { 0x0, }; |
6cf7f002 | 356 | |
1d081945 MK |
357 | static const int mt2712_vts_index[MT2712_NUM_SENSORS] = { |
358 | VTS1, VTS2, VTS3, VTS4 | |
359 | }; | |
360 | ||
3966be3c SW |
361 | /* MT7622 thermal sensor data */ |
362 | static const int mt7622_bank_data[MT7622_NUM_SENSORS] = { MT7622_TS1, }; | |
363 | static const int mt7622_msr[MT7622_NUM_SENSORS_PER_ZONE] = { TEMP_MSR0, }; | |
364 | static const int mt7622_adcpnp[MT7622_NUM_SENSORS_PER_ZONE] = { TEMP_ADCPNP0, }; | |
365 | static const int mt7622_mux_values[MT7622_NUM_SENSORS] = { 0, }; | |
1d081945 | 366 | static const int mt7622_vts_index[MT7622_NUM_SENSORS] = { VTS1 }; |
bd940394 | 367 | static const int mt7622_tc_offset[MT7622_NUM_CONTROLLER] = { 0x0, }; |
3966be3c | 368 | |
b7cf0053 | 369 | /** |
a92db1c8 SH |
370 | * The MT8173 thermal controller has four banks. Each bank can read up to |
371 | * four temperature sensors simultaneously. The MT8173 has a total of 5 | |
372 | * temperature sensors. We use each bank to measure a certain area of the | |
373 | * SoC. Since TS2 is located centrally in the SoC it is influenced by multiple | |
374 | * areas, hence is used in different banks. | |
375 | * | |
376 | * The thermal core only gets the maximum temperature of all banks, so | |
377 | * the bank concept wouldn't be necessary here. However, the SVS (Smart | |
378 | * Voltage Scaling) unit makes its decisions based on the same bank | |
379 | * data, and this indeed needs the temperatures of the individual banks | |
380 | * for making better decisions. | |
381 | */ | |
b7cf0053 | 382 | static const struct mtk_thermal_data mt8173_thermal_data = { |
383 | .auxadc_channel = MT8173_TEMP_AUXADC_CHANNEL, | |
384 | .num_banks = MT8173_NUM_ZONES, | |
385 | .num_sensors = MT8173_NUM_SENSORS, | |
1d081945 | 386 | .vts_index = mt8173_vts_index, |
f8451476 | 387 | .cali_val = MT8173_CALIBRATION, |
bd940394 MK |
388 | .num_controller = MT8173_NUM_CONTROLLER, |
389 | .controller_offset = mt8173_tc_offset, | |
cb82aaad | 390 | .need_switch_bank = true, |
b7cf0053 | 391 | .bank_data = { |
392 | { | |
393 | .num_sensors = 2, | |
394 | .sensors = mt8173_bank_data[0], | |
395 | }, { | |
396 | .num_sensors = 2, | |
397 | .sensors = mt8173_bank_data[1], | |
398 | }, { | |
399 | .num_sensors = 3, | |
400 | .sensors = mt8173_bank_data[2], | |
401 | }, { | |
402 | .num_sensors = 1, | |
403 | .sensors = mt8173_bank_data[3], | |
404 | }, | |
a92db1c8 | 405 | }, |
b7cf0053 | 406 | .msr = mt8173_msr, |
407 | .adcpnp = mt8173_adcpnp, | |
408 | .sensor_mux_values = mt8173_mux_values, | |
a92db1c8 SH |
409 | }; |
410 | ||
b7cf0053 | 411 | /** |
412 | * The MT2701 thermal controller has one bank, which can read up to | |
413 | * three temperature sensors simultaneously. The MT2701 has a total of 3 | |
414 | * temperature sensors. | |
415 | * | |
416 | * The thermal core only gets the maximum temperature of this one bank, | |
417 | * so the bank concept wouldn't be necessary here. However, the SVS (Smart | |
418 | * Voltage Scaling) unit makes its decisions based on the same bank | |
419 | * data. | |
420 | */ | |
421 | static const struct mtk_thermal_data mt2701_thermal_data = { | |
422 | .auxadc_channel = MT2701_TEMP_AUXADC_CHANNEL, | |
423 | .num_banks = 1, | |
424 | .num_sensors = MT2701_NUM_SENSORS, | |
1d081945 | 425 | .vts_index = mt2701_vts_index, |
f8451476 | 426 | .cali_val = MT2701_CALIBRATION, |
bd940394 MK |
427 | .num_controller = MT2701_NUM_CONTROLLER, |
428 | .controller_offset = mt2701_tc_offset, | |
cb82aaad | 429 | .need_switch_bank = true, |
b7cf0053 | 430 | .bank_data = { |
431 | { | |
432 | .num_sensors = 3, | |
433 | .sensors = mt2701_bank_data, | |
434 | }, | |
a92db1c8 | 435 | }, |
b7cf0053 | 436 | .msr = mt2701_msr, |
437 | .adcpnp = mt2701_adcpnp, | |
438 | .sensor_mux_values = mt2701_mux_values, | |
a92db1c8 SH |
439 | }; |
440 | ||
6cf7f002 LY |
441 | /** |
442 | * The MT2712 thermal controller has one bank, which can read up to | |
443 | * four temperature sensors simultaneously. The MT2712 has a total of 4 | |
444 | * temperature sensors. | |
445 | * | |
446 | * The thermal core only gets the maximum temperature of this one bank, | |
447 | * so the bank concept wouldn't be necessary here. However, the SVS (Smart | |
448 | * Voltage Scaling) unit makes its decisions based on the same bank | |
449 | * data. | |
450 | */ | |
451 | static const struct mtk_thermal_data mt2712_thermal_data = { | |
452 | .auxadc_channel = MT2712_TEMP_AUXADC_CHANNEL, | |
453 | .num_banks = 1, | |
454 | .num_sensors = MT2712_NUM_SENSORS, | |
1d081945 | 455 | .vts_index = mt2712_vts_index, |
f8451476 | 456 | .cali_val = MT2712_CALIBRATION, |
bd940394 MK |
457 | .num_controller = MT2712_NUM_CONTROLLER, |
458 | .controller_offset = mt2712_tc_offset, | |
cb82aaad | 459 | .need_switch_bank = true, |
6cf7f002 LY |
460 | .bank_data = { |
461 | { | |
462 | .num_sensors = 4, | |
463 | .sensors = mt2712_bank_data, | |
464 | }, | |
465 | }, | |
466 | .msr = mt2712_msr, | |
467 | .adcpnp = mt2712_adcpnp, | |
468 | .sensor_mux_values = mt2712_mux_values, | |
469 | }; | |
470 | ||
3966be3c SW |
471 | /* |
472 | * MT7622 have only one sensing point which uses AUXADC Channel 11 for raw data | |
473 | * access. | |
474 | */ | |
475 | static const struct mtk_thermal_data mt7622_thermal_data = { | |
476 | .auxadc_channel = MT7622_TEMP_AUXADC_CHANNEL, | |
477 | .num_banks = MT7622_NUM_ZONES, | |
478 | .num_sensors = MT7622_NUM_SENSORS, | |
1d081945 | 479 | .vts_index = mt7622_vts_index, |
f8451476 | 480 | .cali_val = MT7622_CALIBRATION, |
bd940394 MK |
481 | .num_controller = MT7622_NUM_CONTROLLER, |
482 | .controller_offset = mt7622_tc_offset, | |
cb82aaad | 483 | .need_switch_bank = true, |
3966be3c SW |
484 | .bank_data = { |
485 | { | |
486 | .num_sensors = 1, | |
487 | .sensors = mt7622_bank_data, | |
488 | }, | |
489 | }, | |
490 | .msr = mt7622_msr, | |
491 | .adcpnp = mt7622_adcpnp, | |
492 | .sensor_mux_values = mt7622_mux_values, | |
493 | }; | |
494 | ||
a4ffe6b5 MK |
495 | /** |
496 | * The MT8183 thermal controller has one bank for the current SW framework. | |
497 | * The MT8183 has a total of 6 temperature sensors. | |
498 | * There are two thermal controller to control the six sensor. | |
499 | * The first one bind 2 sensor, and the other bind 4 sensors. | |
500 | * The thermal core only gets the maximum temperature of all sensor, so | |
501 | * the bank concept wouldn't be necessary here. However, the SVS (Smart | |
502 | * Voltage Scaling) unit makes its decisions based on the same bank | |
503 | * data, and this indeed needs the temperatures of the individual banks | |
504 | * for making better decisions. | |
505 | */ | |
506 | ||
507 | static const struct mtk_thermal_data mt8183_thermal_data = { | |
508 | .auxadc_channel = MT8183_TEMP_AUXADC_CHANNEL, | |
509 | .num_banks = MT8183_NUM_SENSORS_PER_ZONE, | |
510 | .num_sensors = MT8183_NUM_SENSORS, | |
511 | .vts_index = mt8183_vts_index, | |
512 | .cali_val = MT8183_CALIBRATION, | |
513 | .num_controller = MT8183_NUM_CONTROLLER, | |
514 | .controller_offset = mt8183_tc_offset, | |
515 | .need_switch_bank = false, | |
516 | .bank_data = { | |
517 | { | |
518 | .num_sensors = 6, | |
519 | .sensors = mt8183_bank_data, | |
520 | }, | |
521 | }, | |
522 | ||
523 | .msr = mt8183_msr, | |
524 | .adcpnp = mt8183_adcpnp, | |
525 | .sensor_mux_values = mt8183_mux_values, | |
526 | }; | |
527 | ||
a92db1c8 SH |
528 | /** |
529 | * raw_to_mcelsius - convert a raw ADC value to mcelsius | |
530 | * @mt: The thermal controller | |
531 | * @raw: raw ADC value | |
532 | * | |
533 | * This converts the raw ADC value to mcelsius using the SoC specific | |
534 | * calibration constants | |
535 | */ | |
536 | static int raw_to_mcelsius(struct mtk_thermal *mt, int sensno, s32 raw) | |
537 | { | |
538 | s32 tmp; | |
539 | ||
540 | raw &= 0xfff; | |
541 | ||
542 | tmp = 203450520 << 3; | |
f8451476 | 543 | tmp /= mt->conf->cali_val + mt->o_slope; |
a92db1c8 SH |
544 | tmp /= 10000 + mt->adc_ge; |
545 | tmp *= raw - mt->vts[sensno] - 3350; | |
546 | tmp >>= 3; | |
547 | ||
548 | return mt->degc_cali * 500 - tmp; | |
549 | } | |
550 | ||
551 | /** | |
552 | * mtk_thermal_get_bank - get bank | |
553 | * @bank: The bank | |
554 | * | |
555 | * The bank registers are banked, we have to select a bank in the | |
556 | * PTPCORESEL register to access it. | |
557 | */ | |
558 | static void mtk_thermal_get_bank(struct mtk_thermal_bank *bank) | |
559 | { | |
560 | struct mtk_thermal *mt = bank->mt; | |
561 | u32 val; | |
562 | ||
cb82aaad MK |
563 | if (mt->conf->need_switch_bank) { |
564 | mutex_lock(&mt->lock); | |
a92db1c8 | 565 | |
cb82aaad MK |
566 | val = readl(mt->thermal_base + PTPCORESEL); |
567 | val &= ~0xf; | |
568 | val |= bank->id; | |
569 | writel(val, mt->thermal_base + PTPCORESEL); | |
570 | } | |
a92db1c8 SH |
571 | } |
572 | ||
573 | /** | |
574 | * mtk_thermal_put_bank - release bank | |
575 | * @bank: The bank | |
576 | * | |
577 | * release a bank previously taken with mtk_thermal_get_bank, | |
578 | */ | |
579 | static void mtk_thermal_put_bank(struct mtk_thermal_bank *bank) | |
580 | { | |
581 | struct mtk_thermal *mt = bank->mt; | |
582 | ||
cb82aaad MK |
583 | if (mt->conf->need_switch_bank) |
584 | mutex_unlock(&mt->lock); | |
a92db1c8 SH |
585 | } |
586 | ||
587 | /** | |
588 | * mtk_thermal_bank_temperature - get the temperature of a bank | |
589 | * @bank: The bank | |
590 | * | |
591 | * The temperature of a bank is considered the maximum temperature of | |
592 | * the sensors associated to the bank. | |
593 | */ | |
594 | static int mtk_thermal_bank_temperature(struct mtk_thermal_bank *bank) | |
595 | { | |
596 | struct mtk_thermal *mt = bank->mt; | |
b7cf0053 | 597 | const struct mtk_thermal_data *conf = mt->conf; |
eb4fc33e | 598 | int i, temp = INT_MIN, max = INT_MIN; |
a92db1c8 SH |
599 | u32 raw; |
600 | ||
b7cf0053 | 601 | for (i = 0; i < conf->bank_data[bank->id].num_sensors; i++) { |
eb9aecd9 MK |
602 | raw = readl(mt->thermal_base + |
603 | conf->msr[conf->bank_data[bank->id].sensors[i]]); | |
a92db1c8 | 604 | |
b7cf0053 | 605 | temp = raw_to_mcelsius(mt, |
606 | conf->bank_data[bank->id].sensors[i], | |
607 | raw); | |
a92db1c8 SH |
608 | |
609 | /* | |
610 | * The first read of a sensor often contains very high bogus | |
611 | * temperature value. Filter these out so that the system does | |
612 | * not immediately shut down. | |
613 | */ | |
614 | if (temp > 200000) | |
615 | temp = 0; | |
616 | ||
617 | if (temp > max) | |
618 | max = temp; | |
619 | } | |
620 | ||
621 | return max; | |
622 | } | |
623 | ||
624 | static int mtk_read_temp(void *data, int *temperature) | |
625 | { | |
626 | struct mtk_thermal *mt = data; | |
627 | int i; | |
628 | int tempmax = INT_MIN; | |
629 | ||
b7cf0053 | 630 | for (i = 0; i < mt->conf->num_banks; i++) { |
a92db1c8 SH |
631 | struct mtk_thermal_bank *bank = &mt->banks[i]; |
632 | ||
633 | mtk_thermal_get_bank(bank); | |
634 | ||
635 | tempmax = max(tempmax, mtk_thermal_bank_temperature(bank)); | |
636 | ||
637 | mtk_thermal_put_bank(bank); | |
638 | } | |
639 | ||
640 | *temperature = tempmax; | |
641 | ||
642 | return 0; | |
643 | } | |
644 | ||
645 | static const struct thermal_zone_of_device_ops mtk_thermal_ops = { | |
646 | .get_temp = mtk_read_temp, | |
647 | }; | |
648 | ||
649 | static void mtk_thermal_init_bank(struct mtk_thermal *mt, int num, | |
bd940394 MK |
650 | u32 apmixed_phys_base, u32 auxadc_phys_base, |
651 | int ctrl_id) | |
a92db1c8 SH |
652 | { |
653 | struct mtk_thermal_bank *bank = &mt->banks[num]; | |
b7cf0053 | 654 | const struct mtk_thermal_data *conf = mt->conf; |
a92db1c8 SH |
655 | int i; |
656 | ||
bd940394 MK |
657 | int offset = mt->conf->controller_offset[ctrl_id]; |
658 | void __iomem *controller_base = mt->thermal_base + offset; | |
659 | ||
a92db1c8 SH |
660 | bank->id = num; |
661 | bank->mt = mt; | |
662 | ||
663 | mtk_thermal_get_bank(bank); | |
664 | ||
665 | /* bus clock 66M counting unit is 12 * 15.15ns * 256 = 46.540us */ | |
bd940394 | 666 | writel(TEMP_MONCTL1_PERIOD_UNIT(12), controller_base + TEMP_MONCTL1); |
a92db1c8 SH |
667 | |
668 | /* | |
669 | * filt interval is 1 * 46.540us = 46.54us, | |
670 | * sen interval is 429 * 46.540us = 19.96ms | |
671 | */ | |
672 | writel(TEMP_MONCTL2_FILTER_INTERVAL(1) | | |
673 | TEMP_MONCTL2_SENSOR_INTERVAL(429), | |
bd940394 | 674 | controller_base + TEMP_MONCTL2); |
a92db1c8 SH |
675 | |
676 | /* poll is set to 10u */ | |
677 | writel(TEMP_AHBPOLL_ADC_POLL_INTERVAL(768), | |
bd940394 | 678 | controller_base + TEMP_AHBPOLL); |
a92db1c8 SH |
679 | |
680 | /* temperature sampling control, 1 sample */ | |
bd940394 | 681 | writel(0x0, controller_base + TEMP_MSRCTL0); |
a92db1c8 SH |
682 | |
683 | /* exceed this polling time, IRQ would be inserted */ | |
bd940394 | 684 | writel(0xffffffff, controller_base + TEMP_AHBTO); |
a92db1c8 SH |
685 | |
686 | /* number of interrupts per event, 1 is enough */ | |
bd940394 MK |
687 | writel(0x0, controller_base + TEMP_MONIDET0); |
688 | writel(0x0, controller_base + TEMP_MONIDET1); | |
a92db1c8 SH |
689 | |
690 | /* | |
691 | * The MT8173 thermal controller does not have its own ADC. Instead it | |
692 | * uses AHB bus accesses to control the AUXADC. To do this the thermal | |
693 | * controller has to be programmed with the physical addresses of the | |
694 | * AUXADC registers and with the various bit positions in the AUXADC. | |
695 | * Also the thermal controller controls a mux in the APMIXEDSYS register | |
696 | * space. | |
697 | */ | |
698 | ||
699 | /* | |
700 | * this value will be stored to TEMP_PNPMUXADDR (TEMP_SPARE0) | |
701 | * automatically by hw | |
702 | */ | |
bd940394 | 703 | writel(BIT(conf->auxadc_channel), controller_base + TEMP_ADCMUX); |
a92db1c8 SH |
704 | |
705 | /* AHB address for auxadc mux selection */ | |
706 | writel(auxadc_phys_base + AUXADC_CON1_CLR_V, | |
bd940394 | 707 | controller_base + TEMP_ADCMUXADDR); |
a92db1c8 SH |
708 | |
709 | /* AHB address for pnp sensor mux selection */ | |
710 | writel(apmixed_phys_base + APMIXED_SYS_TS_CON1, | |
bd940394 | 711 | controller_base + TEMP_PNPMUXADDR); |
a92db1c8 SH |
712 | |
713 | /* AHB value for auxadc enable */ | |
bd940394 | 714 | writel(BIT(conf->auxadc_channel), controller_base + TEMP_ADCEN); |
a92db1c8 SH |
715 | |
716 | /* AHB address for auxadc enable (channel 0 immediate mode selected) */ | |
717 | writel(auxadc_phys_base + AUXADC_CON1_SET_V, | |
bd940394 | 718 | controller_base + TEMP_ADCENADDR); |
a92db1c8 SH |
719 | |
720 | /* AHB address for auxadc valid bit */ | |
b7cf0053 | 721 | writel(auxadc_phys_base + AUXADC_DATA(conf->auxadc_channel), |
bd940394 | 722 | controller_base + TEMP_ADCVALIDADDR); |
a92db1c8 SH |
723 | |
724 | /* AHB address for auxadc voltage output */ | |
b7cf0053 | 725 | writel(auxadc_phys_base + AUXADC_DATA(conf->auxadc_channel), |
bd940394 | 726 | controller_base + TEMP_ADCVOLTADDR); |
a92db1c8 SH |
727 | |
728 | /* read valid & voltage are at the same register */ | |
bd940394 | 729 | writel(0x0, controller_base + TEMP_RDCTRL); |
a92db1c8 SH |
730 | |
731 | /* indicate where the valid bit is */ | |
732 | writel(TEMP_ADCVALIDMASK_VALID_HIGH | TEMP_ADCVALIDMASK_VALID_POS(12), | |
bd940394 | 733 | controller_base + TEMP_ADCVALIDMASK); |
a92db1c8 SH |
734 | |
735 | /* no shift */ | |
bd940394 | 736 | writel(0x0, controller_base + TEMP_ADCVOLTAGESHIFT); |
a92db1c8 SH |
737 | |
738 | /* enable auxadc mux write transaction */ | |
739 | writel(TEMP_ADCWRITECTRL_ADC_MUX_WRITE, | |
bd940394 | 740 | controller_base + TEMP_ADCWRITECTRL); |
a92db1c8 | 741 | |
b7cf0053 | 742 | for (i = 0; i < conf->bank_data[num].num_sensors; i++) |
743 | writel(conf->sensor_mux_values[conf->bank_data[num].sensors[i]], | |
eb9aecd9 MK |
744 | mt->thermal_base + |
745 | conf->adcpnp[conf->bank_data[num].sensors[i]]); | |
a92db1c8 | 746 | |
b7cf0053 | 747 | writel((1 << conf->bank_data[num].num_sensors) - 1, |
bd940394 | 748 | controller_base + TEMP_MONCTL0); |
a92db1c8 | 749 | |
eb4fc33e EV |
750 | writel(TEMP_ADCWRITECTRL_ADC_PNP_WRITE | |
751 | TEMP_ADCWRITECTRL_ADC_MUX_WRITE, | |
bd940394 | 752 | controller_base + TEMP_ADCWRITECTRL); |
a92db1c8 SH |
753 | |
754 | mtk_thermal_put_bank(bank); | |
755 | } | |
756 | ||
757 | static u64 of_get_phys_base(struct device_node *np) | |
758 | { | |
759 | u64 size64; | |
760 | const __be32 *regaddr_p; | |
761 | ||
762 | regaddr_p = of_get_address(np, 0, &size64, NULL); | |
763 | if (!regaddr_p) | |
764 | return OF_BAD_ADDR; | |
765 | ||
766 | return of_translate_address(np, regaddr_p); | |
767 | } | |
768 | ||
eb4fc33e EV |
769 | static int mtk_thermal_get_calibration_data(struct device *dev, |
770 | struct mtk_thermal *mt) | |
a92db1c8 SH |
771 | { |
772 | struct nvmem_cell *cell; | |
773 | u32 *buf; | |
774 | size_t len; | |
775 | int i, ret = 0; | |
776 | ||
777 | /* Start with default values */ | |
778 | mt->adc_ge = 512; | |
b7cf0053 | 779 | for (i = 0; i < mt->conf->num_sensors; i++) |
a92db1c8 SH |
780 | mt->vts[i] = 260; |
781 | mt->degc_cali = 40; | |
782 | mt->o_slope = 0; | |
783 | ||
784 | cell = nvmem_cell_get(dev, "calibration-data"); | |
785 | if (IS_ERR(cell)) { | |
786 | if (PTR_ERR(cell) == -EPROBE_DEFER) | |
787 | return PTR_ERR(cell); | |
788 | return 0; | |
789 | } | |
790 | ||
791 | buf = (u32 *)nvmem_cell_read(cell, &len); | |
792 | ||
793 | nvmem_cell_put(cell); | |
794 | ||
795 | if (IS_ERR(buf)) | |
796 | return PTR_ERR(buf); | |
797 | ||
798 | if (len < 3 * sizeof(u32)) { | |
799 | dev_warn(dev, "invalid calibration data\n"); | |
800 | ret = -EINVAL; | |
801 | goto out; | |
802 | } | |
803 | ||
1d081945 MK |
804 | if (buf[0] & CALIB_BUF0_VALID) { |
805 | mt->adc_ge = CALIB_BUF1_ADC_GE(buf[1]); | |
806 | ||
807 | for (i = 0; i < mt->conf->num_sensors; i++) { | |
808 | switch (mt->conf->vts_index[i]) { | |
809 | case VTS1: | |
810 | mt->vts[VTS1] = CALIB_BUF0_VTS_TS1(buf[0]); | |
811 | break; | |
812 | case VTS2: | |
813 | mt->vts[VTS2] = CALIB_BUF0_VTS_TS2(buf[0]); | |
814 | break; | |
815 | case VTS3: | |
816 | mt->vts[VTS3] = CALIB_BUF1_VTS_TS3(buf[1]); | |
817 | break; | |
818 | case VTS4: | |
819 | mt->vts[VTS4] = CALIB_BUF2_VTS_TS4(buf[2]); | |
820 | break; | |
a4ffe6b5 MK |
821 | case VTS5: |
822 | mt->vts[VTS5] = CALIB_BUF2_VTS_TS5(buf[2]); | |
823 | break; | |
1d081945 MK |
824 | case VTSABB: |
825 | mt->vts[VTSABB] = CALIB_BUF2_VTS_TSABB(buf[2]); | |
826 | break; | |
827 | default: | |
828 | break; | |
829 | } | |
830 | } | |
831 | ||
832 | mt->degc_cali = CALIB_BUF0_DEGC_CALI(buf[0]); | |
833 | if (CALIB_BUF1_ID(buf[1]) & | |
834 | CALIB_BUF0_O_SLOPE_SIGN(buf[0])) | |
835 | mt->o_slope = -CALIB_BUF0_O_SLOPE(buf[0]); | |
0a068993 | 836 | else |
1d081945 | 837 | mt->o_slope = CALIB_BUF0_O_SLOPE(buf[0]); |
a92db1c8 SH |
838 | } else { |
839 | dev_info(dev, "Device not calibrated, using default calibration values\n"); | |
840 | } | |
841 | ||
842 | out: | |
843 | kfree(buf); | |
844 | ||
845 | return ret; | |
846 | } | |
847 | ||
b7cf0053 | 848 | static const struct of_device_id mtk_thermal_of_match[] = { |
849 | { | |
850 | .compatible = "mediatek,mt8173-thermal", | |
851 | .data = (void *)&mt8173_thermal_data, | |
852 | }, | |
853 | { | |
854 | .compatible = "mediatek,mt2701-thermal", | |
855 | .data = (void *)&mt2701_thermal_data, | |
6cf7f002 LY |
856 | }, |
857 | { | |
858 | .compatible = "mediatek,mt2712-thermal", | |
859 | .data = (void *)&mt2712_thermal_data, | |
3966be3c SW |
860 | }, |
861 | { | |
862 | .compatible = "mediatek,mt7622-thermal", | |
863 | .data = (void *)&mt7622_thermal_data, | |
a4ffe6b5 MK |
864 | }, |
865 | { | |
866 | .compatible = "mediatek,mt8183-thermal", | |
867 | .data = (void *)&mt8183_thermal_data, | |
b7cf0053 | 868 | }, { |
869 | }, | |
870 | }; | |
871 | MODULE_DEVICE_TABLE(of, mtk_thermal_of_match); | |
872 | ||
a92db1c8 SH |
873 | static int mtk_thermal_probe(struct platform_device *pdev) |
874 | { | |
bd940394 | 875 | int ret, i, ctrl_id; |
a92db1c8 SH |
876 | struct device_node *auxadc, *apmixedsys, *np = pdev->dev.of_node; |
877 | struct mtk_thermal *mt; | |
878 | struct resource *res; | |
879 | u64 auxadc_phys_base, apmixed_phys_base; | |
1f6b0889 | 880 | struct thermal_zone_device *tzdev; |
a92db1c8 SH |
881 | |
882 | mt = devm_kzalloc(&pdev->dev, sizeof(*mt), GFP_KERNEL); | |
883 | if (!mt) | |
884 | return -ENOMEM; | |
885 | ||
9efc58df | 886 | mt->conf = of_device_get_match_data(&pdev->dev); |
b7cf0053 | 887 | |
a92db1c8 SH |
888 | mt->clk_peri_therm = devm_clk_get(&pdev->dev, "therm"); |
889 | if (IS_ERR(mt->clk_peri_therm)) | |
890 | return PTR_ERR(mt->clk_peri_therm); | |
891 | ||
892 | mt->clk_auxadc = devm_clk_get(&pdev->dev, "auxadc"); | |
893 | if (IS_ERR(mt->clk_auxadc)) | |
894 | return PTR_ERR(mt->clk_auxadc); | |
895 | ||
896 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
897 | mt->thermal_base = devm_ioremap_resource(&pdev->dev, res); | |
898 | if (IS_ERR(mt->thermal_base)) | |
899 | return PTR_ERR(mt->thermal_base); | |
900 | ||
901 | ret = mtk_thermal_get_calibration_data(&pdev->dev, mt); | |
902 | if (ret) | |
903 | return ret; | |
904 | ||
905 | mutex_init(&mt->lock); | |
906 | ||
907 | mt->dev = &pdev->dev; | |
908 | ||
909 | auxadc = of_parse_phandle(np, "mediatek,auxadc", 0); | |
910 | if (!auxadc) { | |
911 | dev_err(&pdev->dev, "missing auxadc node\n"); | |
912 | return -ENODEV; | |
913 | } | |
914 | ||
915 | auxadc_phys_base = of_get_phys_base(auxadc); | |
916 | ||
917 | of_node_put(auxadc); | |
918 | ||
919 | if (auxadc_phys_base == OF_BAD_ADDR) { | |
920 | dev_err(&pdev->dev, "Can't get auxadc phys address\n"); | |
921 | return -EINVAL; | |
922 | } | |
923 | ||
924 | apmixedsys = of_parse_phandle(np, "mediatek,apmixedsys", 0); | |
925 | if (!apmixedsys) { | |
926 | dev_err(&pdev->dev, "missing apmixedsys node\n"); | |
927 | return -ENODEV; | |
928 | } | |
929 | ||
930 | apmixed_phys_base = of_get_phys_base(apmixedsys); | |
931 | ||
932 | of_node_put(apmixedsys); | |
933 | ||
934 | if (apmixed_phys_base == OF_BAD_ADDR) { | |
935 | dev_err(&pdev->dev, "Can't get auxadc phys address\n"); | |
936 | return -EINVAL; | |
937 | } | |
938 | ||
6760f3f7 LY |
939 | ret = device_reset(&pdev->dev); |
940 | if (ret) | |
941 | return ret; | |
942 | ||
a92db1c8 SH |
943 | ret = clk_prepare_enable(mt->clk_auxadc); |
944 | if (ret) { | |
945 | dev_err(&pdev->dev, "Can't enable auxadc clk: %d\n", ret); | |
946 | return ret; | |
947 | } | |
948 | ||
a92db1c8 SH |
949 | ret = clk_prepare_enable(mt->clk_peri_therm); |
950 | if (ret) { | |
951 | dev_err(&pdev->dev, "Can't enable peri clk: %d\n", ret); | |
952 | goto err_disable_clk_auxadc; | |
953 | } | |
954 | ||
bd940394 MK |
955 | for (ctrl_id = 0; ctrl_id < mt->conf->num_controller ; ctrl_id++) |
956 | for (i = 0; i < mt->conf->num_banks; i++) | |
957 | mtk_thermal_init_bank(mt, i, apmixed_phys_base, | |
958 | auxadc_phys_base, ctrl_id); | |
a92db1c8 SH |
959 | |
960 | platform_set_drvdata(pdev, mt); | |
961 | ||
1f6b0889 AL |
962 | tzdev = devm_thermal_zone_of_sensor_register(&pdev->dev, 0, mt, |
963 | &mtk_thermal_ops); | |
964 | if (IS_ERR(tzdev)) { | |
965 | ret = PTR_ERR(tzdev); | |
966 | goto err_disable_clk_peri_therm; | |
967 | } | |
a92db1c8 SH |
968 | |
969 | return 0; | |
970 | ||
1f6b0889 AL |
971 | err_disable_clk_peri_therm: |
972 | clk_disable_unprepare(mt->clk_peri_therm); | |
a92db1c8 SH |
973 | err_disable_clk_auxadc: |
974 | clk_disable_unprepare(mt->clk_auxadc); | |
975 | ||
976 | return ret; | |
977 | } | |
978 | ||
979 | static int mtk_thermal_remove(struct platform_device *pdev) | |
980 | { | |
981 | struct mtk_thermal *mt = platform_get_drvdata(pdev); | |
982 | ||
a92db1c8 SH |
983 | clk_disable_unprepare(mt->clk_peri_therm); |
984 | clk_disable_unprepare(mt->clk_auxadc); | |
985 | ||
986 | return 0; | |
987 | } | |
988 | ||
a92db1c8 SH |
989 | static struct platform_driver mtk_thermal_driver = { |
990 | .probe = mtk_thermal_probe, | |
991 | .remove = mtk_thermal_remove, | |
992 | .driver = { | |
f45ce7ee | 993 | .name = "mtk-thermal", |
a92db1c8 SH |
994 | .of_match_table = mtk_thermal_of_match, |
995 | }, | |
996 | }; | |
997 | ||
998 | module_platform_driver(mtk_thermal_driver); | |
999 | ||
a4ffe6b5 | 1000 | MODULE_AUTHOR("Michael Kao <michael.kao@mediatek.com>"); |
6cf7f002 | 1001 | MODULE_AUTHOR("Louis Yu <louis.yu@mediatek.com>"); |
b7cf0053 | 1002 | MODULE_AUTHOR("Dawei Chien <dawei.chien@mediatek.com>"); |
9ebfb4e0 | 1003 | MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de>"); |
a92db1c8 SH |
1004 | MODULE_AUTHOR("Hanyi Wu <hanyi.wu@mediatek.com>"); |
1005 | MODULE_DESCRIPTION("Mediatek thermal driver"); | |
1006 | MODULE_LICENSE("GPL v2"); |