]>
Commit | Line | Data |
---|---|---|
9d97e5c8 | 1 | /* |
59dfa54c | 2 | * exynos_tmu.c - Samsung EXYNOS TMU (Thermal Management Unit) |
9d97e5c8 | 3 | * |
3b6a1a80 LM |
4 | * Copyright (C) 2014 Samsung Electronics |
5 | * Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com> | |
6 | * Lukasz Majewski <l.majewski@samsung.com> | |
7 | * | |
9d97e5c8 DK |
8 | * Copyright (C) 2011 Samsung Electronics |
9 | * Donggeun Kim <dg77.kim@samsung.com> | |
c48cbba6 | 10 | * Amit Daniel Kachhap <amit.kachhap@linaro.org> |
9d97e5c8 DK |
11 | * |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2 of the License, or | |
15 | * (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; if not, write to the Free Software | |
24 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
25 | * | |
26 | */ | |
27 | ||
9d97e5c8 | 28 | #include <linux/clk.h> |
9d97e5c8 | 29 | #include <linux/io.h> |
1b678641 ADK |
30 | #include <linux/interrupt.h> |
31 | #include <linux/module.h> | |
fee88e2b | 32 | #include <linux/of_device.h> |
cebe7373 ADK |
33 | #include <linux/of_address.h> |
34 | #include <linux/of_irq.h> | |
1b678641 | 35 | #include <linux/platform_device.h> |
498d22f6 | 36 | #include <linux/regulator/consumer.h> |
1b678641 | 37 | |
0c1836a6 | 38 | #include "exynos_tmu.h" |
3b6a1a80 | 39 | #include "../thermal_core.h" |
2845f6ec BZ |
40 | |
41 | /* Exynos generic registers */ | |
42 | #define EXYNOS_TMU_REG_TRIMINFO 0x0 | |
43 | #define EXYNOS_TMU_REG_CONTROL 0x20 | |
44 | #define EXYNOS_TMU_REG_STATUS 0x28 | |
45 | #define EXYNOS_TMU_REG_CURRENT_TEMP 0x40 | |
46 | #define EXYNOS_TMU_REG_INTEN 0x70 | |
47 | #define EXYNOS_TMU_REG_INTSTAT 0x74 | |
48 | #define EXYNOS_TMU_REG_INTCLEAR 0x78 | |
49 | ||
50 | #define EXYNOS_TMU_TEMP_MASK 0xff | |
51 | #define EXYNOS_TMU_REF_VOLTAGE_SHIFT 24 | |
52 | #define EXYNOS_TMU_REF_VOLTAGE_MASK 0x1f | |
53 | #define EXYNOS_TMU_BUF_SLOPE_SEL_MASK 0xf | |
54 | #define EXYNOS_TMU_BUF_SLOPE_SEL_SHIFT 8 | |
55 | #define EXYNOS_TMU_CORE_EN_SHIFT 0 | |
56 | ||
57 | /* Exynos3250 specific registers */ | |
58 | #define EXYNOS_TMU_TRIMINFO_CON1 0x10 | |
59 | ||
60 | /* Exynos4210 specific registers */ | |
61 | #define EXYNOS4210_TMU_REG_THRESHOLD_TEMP 0x44 | |
62 | #define EXYNOS4210_TMU_REG_TRIG_LEVEL0 0x50 | |
63 | ||
64 | /* Exynos5250, Exynos4412, Exynos3250 specific registers */ | |
65 | #define EXYNOS_TMU_TRIMINFO_CON2 0x14 | |
66 | #define EXYNOS_THD_TEMP_RISE 0x50 | |
67 | #define EXYNOS_THD_TEMP_FALL 0x54 | |
68 | #define EXYNOS_EMUL_CON 0x80 | |
69 | ||
70 | #define EXYNOS_TRIMINFO_RELOAD_ENABLE 1 | |
71 | #define EXYNOS_TRIMINFO_25_SHIFT 0 | |
72 | #define EXYNOS_TRIMINFO_85_SHIFT 8 | |
73 | #define EXYNOS_TMU_TRIP_MODE_SHIFT 13 | |
74 | #define EXYNOS_TMU_TRIP_MODE_MASK 0x7 | |
75 | #define EXYNOS_TMU_THERM_TRIP_EN_SHIFT 12 | |
76 | ||
77 | #define EXYNOS_TMU_INTEN_RISE0_SHIFT 0 | |
78 | #define EXYNOS_TMU_INTEN_RISE1_SHIFT 4 | |
79 | #define EXYNOS_TMU_INTEN_RISE2_SHIFT 8 | |
80 | #define EXYNOS_TMU_INTEN_RISE3_SHIFT 12 | |
81 | #define EXYNOS_TMU_INTEN_FALL0_SHIFT 16 | |
82 | ||
83 | #define EXYNOS_EMUL_TIME 0x57F0 | |
84 | #define EXYNOS_EMUL_TIME_MASK 0xffff | |
85 | #define EXYNOS_EMUL_TIME_SHIFT 16 | |
86 | #define EXYNOS_EMUL_DATA_SHIFT 8 | |
87 | #define EXYNOS_EMUL_DATA_MASK 0xFF | |
88 | #define EXYNOS_EMUL_ENABLE 0x1 | |
89 | ||
90 | /* Exynos5260 specific */ | |
91 | #define EXYNOS5260_TMU_REG_INTEN 0xC0 | |
92 | #define EXYNOS5260_TMU_REG_INTSTAT 0xC4 | |
93 | #define EXYNOS5260_TMU_REG_INTCLEAR 0xC8 | |
94 | #define EXYNOS5260_EMUL_CON 0x100 | |
95 | ||
96 | /* Exynos4412 specific */ | |
97 | #define EXYNOS4412_MUX_ADDR_VALUE 6 | |
98 | #define EXYNOS4412_MUX_ADDR_SHIFT 20 | |
99 | ||
488c7455 CC |
100 | /* Exynos5433 specific registers */ |
101 | #define EXYNOS5433_TMU_REG_CONTROL1 0x024 | |
102 | #define EXYNOS5433_TMU_SAMPLING_INTERVAL 0x02c | |
103 | #define EXYNOS5433_TMU_COUNTER_VALUE0 0x030 | |
104 | #define EXYNOS5433_TMU_COUNTER_VALUE1 0x034 | |
105 | #define EXYNOS5433_TMU_REG_CURRENT_TEMP1 0x044 | |
106 | #define EXYNOS5433_THD_TEMP_RISE3_0 0x050 | |
107 | #define EXYNOS5433_THD_TEMP_RISE7_4 0x054 | |
108 | #define EXYNOS5433_THD_TEMP_FALL3_0 0x060 | |
109 | #define EXYNOS5433_THD_TEMP_FALL7_4 0x064 | |
110 | #define EXYNOS5433_TMU_REG_INTEN 0x0c0 | |
111 | #define EXYNOS5433_TMU_REG_INTPEND 0x0c8 | |
112 | #define EXYNOS5433_TMU_EMUL_CON 0x110 | |
113 | #define EXYNOS5433_TMU_PD_DET_EN 0x130 | |
114 | ||
115 | #define EXYNOS5433_TRIMINFO_SENSOR_ID_SHIFT 16 | |
116 | #define EXYNOS5433_TRIMINFO_CALIB_SEL_SHIFT 23 | |
117 | #define EXYNOS5433_TRIMINFO_SENSOR_ID_MASK \ | |
118 | (0xf << EXYNOS5433_TRIMINFO_SENSOR_ID_SHIFT) | |
119 | #define EXYNOS5433_TRIMINFO_CALIB_SEL_MASK BIT(23) | |
120 | ||
121 | #define EXYNOS5433_TRIMINFO_ONE_POINT_TRIMMING 0 | |
122 | #define EXYNOS5433_TRIMINFO_TWO_POINT_TRIMMING 1 | |
123 | ||
124 | #define EXYNOS5433_PD_DET_EN 1 | |
125 | ||
61020d18 BZ |
126 | #define EXYNOS5433_G3D_BASE 0x10070000 |
127 | ||
2845f6ec BZ |
128 | /*exynos5440 specific registers*/ |
129 | #define EXYNOS5440_TMU_S0_7_TRIM 0x000 | |
130 | #define EXYNOS5440_TMU_S0_7_CTRL 0x020 | |
131 | #define EXYNOS5440_TMU_S0_7_DEBUG 0x040 | |
132 | #define EXYNOS5440_TMU_S0_7_TEMP 0x0f0 | |
133 | #define EXYNOS5440_TMU_S0_7_TH0 0x110 | |
134 | #define EXYNOS5440_TMU_S0_7_TH1 0x130 | |
135 | #define EXYNOS5440_TMU_S0_7_TH2 0x150 | |
136 | #define EXYNOS5440_TMU_S0_7_IRQEN 0x210 | |
137 | #define EXYNOS5440_TMU_S0_7_IRQ 0x230 | |
138 | /* exynos5440 common registers */ | |
139 | #define EXYNOS5440_TMU_IRQ_STATUS 0x000 | |
140 | #define EXYNOS5440_TMU_PMIN 0x004 | |
141 | ||
142 | #define EXYNOS5440_TMU_INTEN_RISE0_SHIFT 0 | |
143 | #define EXYNOS5440_TMU_INTEN_RISE1_SHIFT 1 | |
144 | #define EXYNOS5440_TMU_INTEN_RISE2_SHIFT 2 | |
145 | #define EXYNOS5440_TMU_INTEN_RISE3_SHIFT 3 | |
146 | #define EXYNOS5440_TMU_INTEN_FALL0_SHIFT 4 | |
147 | #define EXYNOS5440_TMU_TH_RISE4_SHIFT 24 | |
148 | #define EXYNOS5440_EFUSE_SWAP_OFFSET 8 | |
f22d9c03 | 149 | |
6c247393 AK |
150 | /* Exynos7 specific registers */ |
151 | #define EXYNOS7_THD_TEMP_RISE7_6 0x50 | |
152 | #define EXYNOS7_THD_TEMP_FALL7_6 0x60 | |
153 | #define EXYNOS7_TMU_REG_INTEN 0x110 | |
154 | #define EXYNOS7_TMU_REG_INTPEND 0x118 | |
155 | #define EXYNOS7_TMU_REG_EMUL_CON 0x160 | |
156 | ||
157 | #define EXYNOS7_TMU_TEMP_MASK 0x1ff | |
158 | #define EXYNOS7_PD_DET_EN_SHIFT 23 | |
159 | #define EXYNOS7_TMU_INTEN_RISE0_SHIFT 0 | |
160 | #define EXYNOS7_TMU_INTEN_RISE1_SHIFT 1 | |
161 | #define EXYNOS7_TMU_INTEN_RISE2_SHIFT 2 | |
162 | #define EXYNOS7_TMU_INTEN_RISE3_SHIFT 3 | |
163 | #define EXYNOS7_TMU_INTEN_RISE4_SHIFT 4 | |
164 | #define EXYNOS7_TMU_INTEN_RISE5_SHIFT 5 | |
165 | #define EXYNOS7_TMU_INTEN_RISE6_SHIFT 6 | |
166 | #define EXYNOS7_TMU_INTEN_RISE7_SHIFT 7 | |
167 | #define EXYNOS7_EMUL_DATA_SHIFT 7 | |
168 | #define EXYNOS7_EMUL_DATA_MASK 0x1ff | |
169 | ||
718b4ca1 BZ |
170 | #define EXYNOS_FIRST_POINT_TRIM 25 |
171 | #define EXYNOS_SECOND_POINT_TRIM 85 | |
172 | ||
09d29426 BZ |
173 | #define EXYNOS_NOISE_CANCEL_MODE 4 |
174 | ||
3b6a1a80 | 175 | #define MCELSIUS 1000 |
cebe7373 ADK |
176 | /** |
177 | * struct exynos_tmu_data : A structure to hold the private data of the TMU | |
178 | driver | |
179 | * @id: identifier of the one instance of the TMU controller. | |
cebe7373 | 180 | * @base: base address of the single instance of the TMU controller. |
9025d563 | 181 | * @base_second: base address of the common registers of the TMU controller. |
cebe7373 ADK |
182 | * @irq: irq number of the TMU controller. |
183 | * @soc: id of the SOC type. | |
184 | * @irq_work: pointer to the irq work structure. | |
185 | * @lock: lock to implement synchronization. | |
186 | * @clk: pointer to the clock structure. | |
14a11dc7 | 187 | * @clk_sec: pointer to the clock structure for accessing the base_second. |
6c247393 | 188 | * @sclk: pointer to the clock structure for accessing the tmu special clk. |
199b3e3c | 189 | * @cal_type: calibration type for temperature |
e3ed3649 BZ |
190 | * @efuse_value: SoC defined fuse value |
191 | * @min_efuse_value: minimum valid trimming data | |
192 | * @max_efuse_value: maximum valid trimming data | |
cebe7373 ADK |
193 | * @temp_error1: fused value of the first point trim. |
194 | * @temp_error2: fused value of the second point trim. | |
fccfe099 BZ |
195 | * @gain: gain of amplifier in the positive-TC generator block |
196 | * 0 < gain <= 15 | |
61020d18 BZ |
197 | * @reference_voltage: reference voltage of amplifier |
198 | * in the positive-TC generator block | |
199 | * 0 < reference_voltage <= 31 | |
498d22f6 | 200 | * @regulator: pointer to the TMU regulator structure. |
cebe7373 | 201 | * @reg_conf: pointer to structure to register with core thermal. |
3a3a5f15 | 202 | * @ntrip: number of supported trip points. |
0eb875d8 | 203 | * @enabled: current status of TMU device |
72d1100b | 204 | * @tmu_initialize: SoC specific TMU initialization method |
37f9034f | 205 | * @tmu_control: SoC specific TMU control method |
b79985ca | 206 | * @tmu_read: SoC specific TMU temperature read method |
285d994a | 207 | * @tmu_set_emulation: SoC specific TMU emulation setting method |
a7331f72 | 208 | * @tmu_clear_irqs: SoC specific TMU interrupts clearing method |
cebe7373 | 209 | */ |
f22d9c03 | 210 | struct exynos_tmu_data { |
cebe7373 | 211 | int id; |
9d97e5c8 | 212 | void __iomem *base; |
9025d563 | 213 | void __iomem *base_second; |
9d97e5c8 | 214 | int irq; |
f22d9c03 | 215 | enum soc_type soc; |
9d97e5c8 DK |
216 | struct work_struct irq_work; |
217 | struct mutex lock; | |
6c247393 | 218 | struct clk *clk, *clk_sec, *sclk; |
199b3e3c | 219 | u32 cal_type; |
e3ed3649 BZ |
220 | u32 efuse_value; |
221 | u32 min_efuse_value; | |
222 | u32 max_efuse_value; | |
6c247393 | 223 | u16 temp_error1, temp_error2; |
fccfe099 | 224 | u8 gain; |
61020d18 | 225 | u8 reference_voltage; |
498d22f6 | 226 | struct regulator *regulator; |
3b6a1a80 | 227 | struct thermal_zone_device *tzd; |
3a3a5f15 | 228 | unsigned int ntrip; |
0eb875d8 | 229 | bool enabled; |
3b6a1a80 | 230 | |
72d1100b | 231 | int (*tmu_initialize)(struct platform_device *pdev); |
37f9034f | 232 | void (*tmu_control)(struct platform_device *pdev, bool on); |
b79985ca | 233 | int (*tmu_read)(struct exynos_tmu_data *data); |
17e8351a | 234 | void (*tmu_set_emulation)(struct exynos_tmu_data *data, int temp); |
a7331f72 | 235 | void (*tmu_clear_irqs)(struct exynos_tmu_data *data); |
9d97e5c8 DK |
236 | }; |
237 | ||
3b6a1a80 LM |
238 | static void exynos_report_trigger(struct exynos_tmu_data *p) |
239 | { | |
240 | char data[10], *envp[] = { data, NULL }; | |
241 | struct thermal_zone_device *tz = p->tzd; | |
17e8351a | 242 | int temp; |
3b6a1a80 LM |
243 | unsigned int i; |
244 | ||
eccb6014 LM |
245 | if (!tz) { |
246 | pr_err("No thermal zone device defined\n"); | |
3b6a1a80 LM |
247 | return; |
248 | } | |
249 | ||
0e70f466 | 250 | thermal_zone_device_update(tz, THERMAL_EVENT_UNSPECIFIED); |
3b6a1a80 LM |
251 | |
252 | mutex_lock(&tz->lock); | |
253 | /* Find the level for which trip happened */ | |
254 | for (i = 0; i < of_thermal_get_ntrips(tz); i++) { | |
255 | tz->ops->get_trip_temp(tz, i, &temp); | |
256 | if (tz->last_temperature < temp) | |
257 | break; | |
258 | } | |
259 | ||
260 | snprintf(data, sizeof(data), "%u", i); | |
261 | kobject_uevent_env(&tz->device.kobj, KOBJ_CHANGE, envp); | |
262 | mutex_unlock(&tz->lock); | |
263 | } | |
264 | ||
9d97e5c8 DK |
265 | /* |
266 | * TMU treats temperature as a mapped temperature code. | |
267 | * The temperature is converted differently depending on the calibration type. | |
268 | */ | |
f22d9c03 | 269 | static int temp_to_code(struct exynos_tmu_data *data, u8 temp) |
9d97e5c8 | 270 | { |
199b3e3c | 271 | if (data->cal_type == TYPE_ONE_POINT_TRIMMING) |
718b4ca1 | 272 | return temp + data->temp_error1 - EXYNOS_FIRST_POINT_TRIM; |
9c933b1b | 273 | |
718b4ca1 | 274 | return (temp - EXYNOS_FIRST_POINT_TRIM) * |
9c933b1b | 275 | (data->temp_error2 - data->temp_error1) / |
718b4ca1 | 276 | (EXYNOS_SECOND_POINT_TRIM - EXYNOS_FIRST_POINT_TRIM) + |
9c933b1b | 277 | data->temp_error1; |
9d97e5c8 DK |
278 | } |
279 | ||
280 | /* | |
281 | * Calculate a temperature value from a temperature code. | |
282 | * The unit of the temperature is degree Celsius. | |
283 | */ | |
6c247393 | 284 | static int code_to_temp(struct exynos_tmu_data *data, u16 temp_code) |
9d97e5c8 | 285 | { |
199b3e3c | 286 | if (data->cal_type == TYPE_ONE_POINT_TRIMMING) |
718b4ca1 | 287 | return temp_code - data->temp_error1 + EXYNOS_FIRST_POINT_TRIM; |
ddb31d43 | 288 | |
9c933b1b | 289 | return (temp_code - data->temp_error1) * |
718b4ca1 | 290 | (EXYNOS_SECOND_POINT_TRIM - EXYNOS_FIRST_POINT_TRIM) / |
9c933b1b | 291 | (data->temp_error2 - data->temp_error1) + |
718b4ca1 | 292 | EXYNOS_FIRST_POINT_TRIM; |
9d97e5c8 DK |
293 | } |
294 | ||
8328a4b1 | 295 | static void sanitize_temp_error(struct exynos_tmu_data *data, u32 trim_info) |
9d97e5c8 | 296 | { |
b8d582b9 | 297 | data->temp_error1 = trim_info & EXYNOS_TMU_TEMP_MASK; |
99d67fb9 | 298 | data->temp_error2 = ((trim_info >> EXYNOS_TRIMINFO_85_SHIFT) & |
b8d582b9 | 299 | EXYNOS_TMU_TEMP_MASK); |
f22d9c03 | 300 | |
5000806c | 301 | if (!data->temp_error1 || |
e3ed3649 BZ |
302 | (data->min_efuse_value > data->temp_error1) || |
303 | (data->temp_error1 > data->max_efuse_value)) | |
304 | data->temp_error1 = data->efuse_value & EXYNOS_TMU_TEMP_MASK; | |
5000806c ADK |
305 | |
306 | if (!data->temp_error2) | |
307 | data->temp_error2 = | |
e3ed3649 | 308 | (data->efuse_value >> EXYNOS_TRIMINFO_85_SHIFT) & |
5000806c | 309 | EXYNOS_TMU_TEMP_MASK; |
8328a4b1 | 310 | } |
f22d9c03 | 311 | |
fe87789c BZ |
312 | static u32 get_th_reg(struct exynos_tmu_data *data, u32 threshold, bool falling) |
313 | { | |
3b6a1a80 LM |
314 | struct thermal_zone_device *tz = data->tzd; |
315 | const struct thermal_trip * const trips = | |
316 | of_thermal_get_trip_points(tz); | |
317 | unsigned long temp; | |
fe87789c | 318 | int i; |
c65d3473 | 319 | |
3b6a1a80 LM |
320 | if (!trips) { |
321 | pr_err("%s: Cannot get trip points from of-thermal.c!\n", | |
322 | __func__); | |
323 | return 0; | |
324 | } | |
f22d9c03 | 325 | |
3b6a1a80 LM |
326 | for (i = 0; i < of_thermal_get_ntrips(tz); i++) { |
327 | if (trips[i].type == THERMAL_TRIP_CRITICAL) | |
328 | continue; | |
329 | ||
330 | temp = trips[i].temperature / MCELSIUS; | |
fe87789c | 331 | if (falling) |
3b6a1a80 | 332 | temp -= (trips[i].hysteresis / MCELSIUS); |
fe87789c BZ |
333 | else |
334 | threshold &= ~(0xff << 8 * i); | |
f22d9c03 | 335 | |
fe87789c | 336 | threshold |= temp_to_code(data, temp) << 8 * i; |
9d97e5c8 | 337 | } |
fe87789c BZ |
338 | |
339 | return threshold; | |
340 | } | |
341 | ||
f22d9c03 | 342 | static int exynos_tmu_initialize(struct platform_device *pdev) |
9d97e5c8 | 343 | { |
f22d9c03 | 344 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); |
72d1100b | 345 | int ret; |
9d97e5c8 | 346 | |
3a3a5f15 KK |
347 | if (of_thermal_get_ntrips(data->tzd) > data->ntrip) { |
348 | dev_info(&pdev->dev, | |
349 | "More trip points than supported by this TMU.\n"); | |
350 | dev_info(&pdev->dev, | |
351 | "%d trip points should be configured in polling mode.\n", | |
352 | (of_thermal_get_ntrips(data->tzd) - data->ntrip)); | |
353 | } | |
354 | ||
9d97e5c8 DK |
355 | mutex_lock(&data->lock); |
356 | clk_enable(data->clk); | |
14a11dc7 NKC |
357 | if (!IS_ERR(data->clk_sec)) |
358 | clk_enable(data->clk_sec); | |
72d1100b | 359 | ret = data->tmu_initialize(pdev); |
9d97e5c8 DK |
360 | clk_disable(data->clk); |
361 | mutex_unlock(&data->lock); | |
14a11dc7 NKC |
362 | if (!IS_ERR(data->clk_sec)) |
363 | clk_disable(data->clk_sec); | |
9d97e5c8 DK |
364 | |
365 | return ret; | |
366 | } | |
367 | ||
d00671c3 | 368 | static u32 get_con_reg(struct exynos_tmu_data *data, u32 con) |
9d97e5c8 | 369 | { |
7575983c BZ |
370 | if (data->soc == SOC_ARCH_EXYNOS4412 || |
371 | data->soc == SOC_ARCH_EXYNOS3250) | |
372 | con |= (EXYNOS4412_MUX_ADDR_VALUE << EXYNOS4412_MUX_ADDR_SHIFT); | |
86f5362e | 373 | |
99d67fb9 | 374 | con &= ~(EXYNOS_TMU_REF_VOLTAGE_MASK << EXYNOS_TMU_REF_VOLTAGE_SHIFT); |
61020d18 | 375 | con |= data->reference_voltage << EXYNOS_TMU_REF_VOLTAGE_SHIFT; |
d0a0ce3e | 376 | |
99d67fb9 | 377 | con &= ~(EXYNOS_TMU_BUF_SLOPE_SEL_MASK << EXYNOS_TMU_BUF_SLOPE_SEL_SHIFT); |
fccfe099 | 378 | con |= (data->gain << EXYNOS_TMU_BUF_SLOPE_SEL_SHIFT); |
d0a0ce3e | 379 | |
09d29426 BZ |
380 | con &= ~(EXYNOS_TMU_TRIP_MODE_MASK << EXYNOS_TMU_TRIP_MODE_SHIFT); |
381 | con |= (EXYNOS_NOISE_CANCEL_MODE << EXYNOS_TMU_TRIP_MODE_SHIFT); | |
f22d9c03 | 382 | |
d00671c3 BZ |
383 | return con; |
384 | } | |
385 | ||
386 | static void exynos_tmu_control(struct platform_device *pdev, bool on) | |
387 | { | |
388 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
9d97e5c8 | 389 | |
d00671c3 BZ |
390 | mutex_lock(&data->lock); |
391 | clk_enable(data->clk); | |
37f9034f | 392 | data->tmu_control(pdev, on); |
0eb875d8 | 393 | data->enabled = on; |
9d97e5c8 DK |
394 | clk_disable(data->clk); |
395 | mutex_unlock(&data->lock); | |
396 | } | |
397 | ||
72d1100b | 398 | static int exynos4210_tmu_initialize(struct platform_device *pdev) |
9d97e5c8 | 399 | { |
72d1100b | 400 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); |
3b6a1a80 LM |
401 | struct thermal_zone_device *tz = data->tzd; |
402 | const struct thermal_trip * const trips = | |
403 | of_thermal_get_trip_points(tz); | |
72d1100b | 404 | int ret = 0, threshold_code, i; |
3b6a1a80 LM |
405 | unsigned long reference, temp; |
406 | unsigned int status; | |
407 | ||
408 | if (!trips) { | |
409 | pr_err("%s: Cannot get trip points from of-thermal.c!\n", | |
410 | __func__); | |
411 | ret = -ENODEV; | |
412 | goto out; | |
413 | } | |
9d97e5c8 | 414 | |
72d1100b BZ |
415 | status = readb(data->base + EXYNOS_TMU_REG_STATUS); |
416 | if (!status) { | |
417 | ret = -EBUSY; | |
418 | goto out; | |
419 | } | |
9d97e5c8 | 420 | |
72d1100b | 421 | sanitize_temp_error(data, readl(data->base + EXYNOS_TMU_REG_TRIMINFO)); |
9d97e5c8 | 422 | |
72d1100b | 423 | /* Write temperature code for threshold */ |
3b6a1a80 LM |
424 | reference = trips[0].temperature / MCELSIUS; |
425 | threshold_code = temp_to_code(data, reference); | |
426 | if (threshold_code < 0) { | |
427 | ret = threshold_code; | |
428 | goto out; | |
429 | } | |
72d1100b BZ |
430 | writeb(threshold_code, data->base + EXYNOS4210_TMU_REG_THRESHOLD_TEMP); |
431 | ||
3b6a1a80 LM |
432 | for (i = 0; i < of_thermal_get_ntrips(tz); i++) { |
433 | temp = trips[i].temperature / MCELSIUS; | |
434 | writeb(temp - reference, data->base + | |
72d1100b | 435 | EXYNOS4210_TMU_REG_TRIG_LEVEL0 + i * 4); |
3b6a1a80 | 436 | } |
72d1100b | 437 | |
a7331f72 | 438 | data->tmu_clear_irqs(data); |
72d1100b BZ |
439 | out: |
440 | return ret; | |
441 | } | |
442 | ||
443 | static int exynos4412_tmu_initialize(struct platform_device *pdev) | |
444 | { | |
445 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
3b6a1a80 LM |
446 | const struct thermal_trip * const trips = |
447 | of_thermal_get_trip_points(data->tzd); | |
72d1100b BZ |
448 | unsigned int status, trim_info, con, ctrl, rising_threshold; |
449 | int ret = 0, threshold_code, i; | |
3b6a1a80 | 450 | unsigned long crit_temp = 0; |
72d1100b BZ |
451 | |
452 | status = readb(data->base + EXYNOS_TMU_REG_STATUS); | |
453 | if (!status) { | |
454 | ret = -EBUSY; | |
455 | goto out; | |
456 | } | |
457 | ||
458 | if (data->soc == SOC_ARCH_EXYNOS3250 || | |
459 | data->soc == SOC_ARCH_EXYNOS4412 || | |
460 | data->soc == SOC_ARCH_EXYNOS5250) { | |
461 | if (data->soc == SOC_ARCH_EXYNOS3250) { | |
462 | ctrl = readl(data->base + EXYNOS_TMU_TRIMINFO_CON1); | |
463 | ctrl |= EXYNOS_TRIMINFO_RELOAD_ENABLE; | |
464 | writel(ctrl, data->base + EXYNOS_TMU_TRIMINFO_CON1); | |
ddb31d43 | 465 | } |
72d1100b BZ |
466 | ctrl = readl(data->base + EXYNOS_TMU_TRIMINFO_CON2); |
467 | ctrl |= EXYNOS_TRIMINFO_RELOAD_ENABLE; | |
468 | writel(ctrl, data->base + EXYNOS_TMU_TRIMINFO_CON2); | |
469 | } | |
ddb31d43 | 470 | |
72d1100b BZ |
471 | /* On exynos5420 the triminfo register is in the shared space */ |
472 | if (data->soc == SOC_ARCH_EXYNOS5420_TRIMINFO) | |
473 | trim_info = readl(data->base_second + EXYNOS_TMU_REG_TRIMINFO); | |
474 | else | |
475 | trim_info = readl(data->base + EXYNOS_TMU_REG_TRIMINFO); | |
476 | ||
477 | sanitize_temp_error(data, trim_info); | |
478 | ||
479 | /* Write temperature code for rising and falling threshold */ | |
480 | rising_threshold = readl(data->base + EXYNOS_THD_TEMP_RISE); | |
481 | rising_threshold = get_th_reg(data, rising_threshold, false); | |
482 | writel(rising_threshold, data->base + EXYNOS_THD_TEMP_RISE); | |
483 | writel(get_th_reg(data, 0, true), data->base + EXYNOS_THD_TEMP_FALL); | |
484 | ||
a7331f72 | 485 | data->tmu_clear_irqs(data); |
72d1100b BZ |
486 | |
487 | /* if last threshold limit is also present */ | |
3b6a1a80 LM |
488 | for (i = 0; i < of_thermal_get_ntrips(data->tzd); i++) { |
489 | if (trips[i].type == THERMAL_TRIP_CRITICAL) { | |
490 | crit_temp = trips[i].temperature; | |
491 | break; | |
492 | } | |
72d1100b | 493 | } |
3b6a1a80 LM |
494 | |
495 | if (i == of_thermal_get_ntrips(data->tzd)) { | |
496 | pr_err("%s: No CRITICAL trip point defined at of-thermal.c!\n", | |
497 | __func__); | |
498 | ret = -EINVAL; | |
499 | goto out; | |
500 | } | |
501 | ||
502 | threshold_code = temp_to_code(data, crit_temp / MCELSIUS); | |
503 | /* 1-4 level to be assigned in th0 reg */ | |
504 | rising_threshold &= ~(0xff << 8 * i); | |
505 | rising_threshold |= threshold_code << 8 * i; | |
506 | writel(rising_threshold, data->base + EXYNOS_THD_TEMP_RISE); | |
507 | con = readl(data->base + EXYNOS_TMU_REG_CONTROL); | |
508 | con |= (1 << EXYNOS_TMU_THERM_TRIP_EN_SHIFT); | |
509 | writel(con, data->base + EXYNOS_TMU_REG_CONTROL); | |
510 | ||
ddb31d43 | 511 | out: |
72d1100b BZ |
512 | return ret; |
513 | } | |
9d97e5c8 | 514 | |
488c7455 CC |
515 | static int exynos5433_tmu_initialize(struct platform_device *pdev) |
516 | { | |
517 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
488c7455 CC |
518 | struct thermal_zone_device *tz = data->tzd; |
519 | unsigned int status, trim_info; | |
520 | unsigned int rising_threshold = 0, falling_threshold = 0; | |
17e8351a | 521 | int temp, temp_hist; |
488c7455 CC |
522 | int ret = 0, threshold_code, i, sensor_id, cal_type; |
523 | ||
524 | status = readb(data->base + EXYNOS_TMU_REG_STATUS); | |
525 | if (!status) { | |
526 | ret = -EBUSY; | |
527 | goto out; | |
528 | } | |
529 | ||
530 | trim_info = readl(data->base + EXYNOS_TMU_REG_TRIMINFO); | |
531 | sanitize_temp_error(data, trim_info); | |
532 | ||
533 | /* Read the temperature sensor id */ | |
534 | sensor_id = (trim_info & EXYNOS5433_TRIMINFO_SENSOR_ID_MASK) | |
535 | >> EXYNOS5433_TRIMINFO_SENSOR_ID_SHIFT; | |
536 | dev_info(&pdev->dev, "Temperature sensor ID: 0x%x\n", sensor_id); | |
537 | ||
538 | /* Read the calibration mode */ | |
539 | writel(trim_info, data->base + EXYNOS_TMU_REG_TRIMINFO); | |
540 | cal_type = (trim_info & EXYNOS5433_TRIMINFO_CALIB_SEL_MASK) | |
541 | >> EXYNOS5433_TRIMINFO_CALIB_SEL_SHIFT; | |
542 | ||
543 | switch (cal_type) { | |
488c7455 | 544 | case EXYNOS5433_TRIMINFO_TWO_POINT_TRIMMING: |
199b3e3c | 545 | data->cal_type = TYPE_TWO_POINT_TRIMMING; |
488c7455 | 546 | break; |
199b3e3c | 547 | case EXYNOS5433_TRIMINFO_ONE_POINT_TRIMMING: |
488c7455 | 548 | default: |
199b3e3c | 549 | data->cal_type = TYPE_ONE_POINT_TRIMMING; |
488c7455 | 550 | break; |
baba1ebb | 551 | } |
488c7455 CC |
552 | |
553 | dev_info(&pdev->dev, "Calibration type is %d-point calibration\n", | |
554 | cal_type ? 2 : 1); | |
555 | ||
556 | /* Write temperature code for rising and falling threshold */ | |
557 | for (i = 0; i < of_thermal_get_ntrips(tz); i++) { | |
558 | int rising_reg_offset, falling_reg_offset; | |
559 | int j = 0; | |
560 | ||
561 | switch (i) { | |
562 | case 0: | |
563 | case 1: | |
564 | case 2: | |
565 | case 3: | |
566 | rising_reg_offset = EXYNOS5433_THD_TEMP_RISE3_0; | |
567 | falling_reg_offset = EXYNOS5433_THD_TEMP_FALL3_0; | |
568 | j = i; | |
569 | break; | |
570 | case 4: | |
571 | case 5: | |
572 | case 6: | |
573 | case 7: | |
574 | rising_reg_offset = EXYNOS5433_THD_TEMP_RISE7_4; | |
575 | falling_reg_offset = EXYNOS5433_THD_TEMP_FALL7_4; | |
576 | j = i - 4; | |
577 | break; | |
578 | default: | |
579 | continue; | |
580 | } | |
581 | ||
582 | /* Write temperature code for rising threshold */ | |
583 | tz->ops->get_trip_temp(tz, i, &temp); | |
584 | temp /= MCELSIUS; | |
585 | threshold_code = temp_to_code(data, temp); | |
586 | ||
587 | rising_threshold = readl(data->base + rising_reg_offset); | |
588 | rising_threshold |= (threshold_code << j * 8); | |
589 | writel(rising_threshold, data->base + rising_reg_offset); | |
590 | ||
591 | /* Write temperature code for falling threshold */ | |
592 | tz->ops->get_trip_hyst(tz, i, &temp_hist); | |
593 | temp_hist = temp - (temp_hist / MCELSIUS); | |
594 | threshold_code = temp_to_code(data, temp_hist); | |
595 | ||
596 | falling_threshold = readl(data->base + falling_reg_offset); | |
597 | falling_threshold &= ~(0xff << j * 8); | |
598 | falling_threshold |= (threshold_code << j * 8); | |
599 | writel(falling_threshold, data->base + falling_reg_offset); | |
600 | } | |
601 | ||
602 | data->tmu_clear_irqs(data); | |
603 | out: | |
604 | return ret; | |
605 | } | |
606 | ||
72d1100b BZ |
607 | static int exynos5440_tmu_initialize(struct platform_device *pdev) |
608 | { | |
609 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
72d1100b | 610 | unsigned int trim_info = 0, con, rising_threshold; |
e35dbb4d | 611 | int threshold_code; |
17e8351a | 612 | int crit_temp = 0; |
72d1100b BZ |
613 | |
614 | /* | |
615 | * For exynos5440 soc triminfo value is swapped between TMU0 and | |
616 | * TMU2, so the below logic is needed. | |
617 | */ | |
618 | switch (data->id) { | |
619 | case 0: | |
620 | trim_info = readl(data->base + EXYNOS5440_EFUSE_SWAP_OFFSET + | |
621 | EXYNOS5440_TMU_S0_7_TRIM); | |
622 | break; | |
623 | case 1: | |
624 | trim_info = readl(data->base + EXYNOS5440_TMU_S0_7_TRIM); | |
625 | break; | |
626 | case 2: | |
627 | trim_info = readl(data->base - EXYNOS5440_EFUSE_SWAP_OFFSET + | |
628 | EXYNOS5440_TMU_S0_7_TRIM); | |
629 | } | |
630 | sanitize_temp_error(data, trim_info); | |
631 | ||
632 | /* Write temperature code for rising and falling threshold */ | |
633 | rising_threshold = readl(data->base + EXYNOS5440_TMU_S0_7_TH0); | |
634 | rising_threshold = get_th_reg(data, rising_threshold, false); | |
635 | writel(rising_threshold, data->base + EXYNOS5440_TMU_S0_7_TH0); | |
636 | writel(0, data->base + EXYNOS5440_TMU_S0_7_TH1); | |
637 | ||
a7331f72 | 638 | data->tmu_clear_irqs(data); |
72d1100b BZ |
639 | |
640 | /* if last threshold limit is also present */ | |
3b6a1a80 LM |
641 | if (!data->tzd->ops->get_crit_temp(data->tzd, &crit_temp)) { |
642 | threshold_code = temp_to_code(data, crit_temp / MCELSIUS); | |
72d1100b BZ |
643 | /* 5th level to be assigned in th2 reg */ |
644 | rising_threshold = | |
645 | threshold_code << EXYNOS5440_TMU_TH_RISE4_SHIFT; | |
646 | writel(rising_threshold, data->base + EXYNOS5440_TMU_S0_7_TH2); | |
647 | con = readl(data->base + EXYNOS5440_TMU_S0_7_CTRL); | |
648 | con |= (1 << EXYNOS_TMU_THERM_TRIP_EN_SHIFT); | |
649 | writel(con, data->base + EXYNOS5440_TMU_S0_7_CTRL); | |
650 | } | |
651 | /* Clear the PMIN in the common TMU register */ | |
652 | if (!data->id) | |
653 | writel(0, data->base_second + EXYNOS5440_TMU_PMIN); | |
e35dbb4d KK |
654 | |
655 | return 0; | |
9d97e5c8 DK |
656 | } |
657 | ||
6c247393 AK |
658 | static int exynos7_tmu_initialize(struct platform_device *pdev) |
659 | { | |
660 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
661 | struct thermal_zone_device *tz = data->tzd; | |
6c247393 AK |
662 | unsigned int status, trim_info; |
663 | unsigned int rising_threshold = 0, falling_threshold = 0; | |
664 | int ret = 0, threshold_code, i; | |
17e8351a | 665 | int temp, temp_hist; |
6c247393 AK |
666 | unsigned int reg_off, bit_off; |
667 | ||
668 | status = readb(data->base + EXYNOS_TMU_REG_STATUS); | |
669 | if (!status) { | |
670 | ret = -EBUSY; | |
671 | goto out; | |
672 | } | |
673 | ||
674 | trim_info = readl(data->base + EXYNOS_TMU_REG_TRIMINFO); | |
675 | ||
676 | data->temp_error1 = trim_info & EXYNOS7_TMU_TEMP_MASK; | |
677 | if (!data->temp_error1 || | |
e3ed3649 BZ |
678 | (data->min_efuse_value > data->temp_error1) || |
679 | (data->temp_error1 > data->max_efuse_value)) | |
680 | data->temp_error1 = data->efuse_value & EXYNOS_TMU_TEMP_MASK; | |
6c247393 AK |
681 | |
682 | /* Write temperature code for rising and falling threshold */ | |
683 | for (i = (of_thermal_get_ntrips(tz) - 1); i >= 0; i--) { | |
684 | /* | |
685 | * On exynos7 there are 4 rising and 4 falling threshold | |
686 | * registers (0x50-0x5c and 0x60-0x6c respectively). Each | |
687 | * register holds the value of two threshold levels (at bit | |
688 | * offsets 0 and 16). Based on the fact that there are atmost | |
689 | * eight possible trigger levels, calculate the register and | |
690 | * bit offsets where the threshold levels are to be written. | |
691 | * | |
692 | * e.g. EXYNOS7_THD_TEMP_RISE7_6 (0x50) | |
693 | * [24:16] - Threshold level 7 | |
694 | * [8:0] - Threshold level 6 | |
695 | * e.g. EXYNOS7_THD_TEMP_RISE5_4 (0x54) | |
696 | * [24:16] - Threshold level 5 | |
697 | * [8:0] - Threshold level 4 | |
698 | * | |
699 | * and similarly for falling thresholds. | |
700 | * | |
701 | * Based on the above, calculate the register and bit offsets | |
702 | * for rising/falling threshold levels and populate them. | |
703 | */ | |
704 | reg_off = ((7 - i) / 2) * 4; | |
705 | bit_off = ((8 - i) % 2); | |
706 | ||
707 | tz->ops->get_trip_temp(tz, i, &temp); | |
708 | temp /= MCELSIUS; | |
709 | ||
710 | tz->ops->get_trip_hyst(tz, i, &temp_hist); | |
711 | temp_hist = temp - (temp_hist / MCELSIUS); | |
712 | ||
713 | /* Set 9-bit temperature code for rising threshold levels */ | |
714 | threshold_code = temp_to_code(data, temp); | |
715 | rising_threshold = readl(data->base + | |
716 | EXYNOS7_THD_TEMP_RISE7_6 + reg_off); | |
717 | rising_threshold &= ~(EXYNOS7_TMU_TEMP_MASK << (16 * bit_off)); | |
718 | rising_threshold |= threshold_code << (16 * bit_off); | |
719 | writel(rising_threshold, | |
720 | data->base + EXYNOS7_THD_TEMP_RISE7_6 + reg_off); | |
721 | ||
722 | /* Set 9-bit temperature code for falling threshold levels */ | |
723 | threshold_code = temp_to_code(data, temp_hist); | |
724 | falling_threshold &= ~(EXYNOS7_TMU_TEMP_MASK << (16 * bit_off)); | |
725 | falling_threshold |= threshold_code << (16 * bit_off); | |
726 | writel(falling_threshold, | |
727 | data->base + EXYNOS7_THD_TEMP_FALL7_6 + reg_off); | |
728 | } | |
729 | ||
730 | data->tmu_clear_irqs(data); | |
731 | out: | |
732 | return ret; | |
733 | } | |
734 | ||
37f9034f | 735 | static void exynos4210_tmu_control(struct platform_device *pdev, bool on) |
bffd1f8a | 736 | { |
37f9034f | 737 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); |
3b6a1a80 | 738 | struct thermal_zone_device *tz = data->tzd; |
37f9034f | 739 | unsigned int con, interrupt_en; |
bffd1f8a | 740 | |
37f9034f | 741 | con = get_con_reg(data, readl(data->base + EXYNOS_TMU_REG_CONTROL)); |
bffd1f8a | 742 | |
37f9034f BZ |
743 | if (on) { |
744 | con |= (1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
745 | interrupt_en = | |
3b6a1a80 LM |
746 | (of_thermal_is_trip_valid(tz, 3) |
747 | << EXYNOS_TMU_INTEN_RISE3_SHIFT) | | |
748 | (of_thermal_is_trip_valid(tz, 2) | |
749 | << EXYNOS_TMU_INTEN_RISE2_SHIFT) | | |
750 | (of_thermal_is_trip_valid(tz, 1) | |
751 | << EXYNOS_TMU_INTEN_RISE1_SHIFT) | | |
752 | (of_thermal_is_trip_valid(tz, 0) | |
753 | << EXYNOS_TMU_INTEN_RISE0_SHIFT); | |
754 | ||
e0761533 | 755 | if (data->soc != SOC_ARCH_EXYNOS4210) |
37f9034f BZ |
756 | interrupt_en |= |
757 | interrupt_en << EXYNOS_TMU_INTEN_FALL0_SHIFT; | |
758 | } else { | |
759 | con &= ~(1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
760 | interrupt_en = 0; /* Disable all interrupts */ | |
761 | } | |
762 | writel(interrupt_en, data->base + EXYNOS_TMU_REG_INTEN); | |
763 | writel(con, data->base + EXYNOS_TMU_REG_CONTROL); | |
764 | } | |
765 | ||
488c7455 CC |
766 | static void exynos5433_tmu_control(struct platform_device *pdev, bool on) |
767 | { | |
768 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
769 | struct thermal_zone_device *tz = data->tzd; | |
770 | unsigned int con, interrupt_en, pd_det_en; | |
771 | ||
772 | con = get_con_reg(data, readl(data->base + EXYNOS_TMU_REG_CONTROL)); | |
773 | ||
774 | if (on) { | |
775 | con |= (1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
776 | interrupt_en = | |
777 | (of_thermal_is_trip_valid(tz, 7) | |
778 | << EXYNOS7_TMU_INTEN_RISE7_SHIFT) | | |
779 | (of_thermal_is_trip_valid(tz, 6) | |
780 | << EXYNOS7_TMU_INTEN_RISE6_SHIFT) | | |
781 | (of_thermal_is_trip_valid(tz, 5) | |
782 | << EXYNOS7_TMU_INTEN_RISE5_SHIFT) | | |
783 | (of_thermal_is_trip_valid(tz, 4) | |
784 | << EXYNOS7_TMU_INTEN_RISE4_SHIFT) | | |
785 | (of_thermal_is_trip_valid(tz, 3) | |
786 | << EXYNOS7_TMU_INTEN_RISE3_SHIFT) | | |
787 | (of_thermal_is_trip_valid(tz, 2) | |
788 | << EXYNOS7_TMU_INTEN_RISE2_SHIFT) | | |
789 | (of_thermal_is_trip_valid(tz, 1) | |
790 | << EXYNOS7_TMU_INTEN_RISE1_SHIFT) | | |
791 | (of_thermal_is_trip_valid(tz, 0) | |
792 | << EXYNOS7_TMU_INTEN_RISE0_SHIFT); | |
793 | ||
794 | interrupt_en |= | |
795 | interrupt_en << EXYNOS_TMU_INTEN_FALL0_SHIFT; | |
796 | } else { | |
797 | con &= ~(1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
798 | interrupt_en = 0; /* Disable all interrupts */ | |
799 | } | |
800 | ||
801 | pd_det_en = on ? EXYNOS5433_PD_DET_EN : 0; | |
802 | ||
803 | writel(pd_det_en, data->base + EXYNOS5433_TMU_PD_DET_EN); | |
804 | writel(interrupt_en, data->base + EXYNOS5433_TMU_REG_INTEN); | |
805 | writel(con, data->base + EXYNOS_TMU_REG_CONTROL); | |
806 | } | |
807 | ||
37f9034f BZ |
808 | static void exynos5440_tmu_control(struct platform_device *pdev, bool on) |
809 | { | |
810 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
3b6a1a80 | 811 | struct thermal_zone_device *tz = data->tzd; |
37f9034f BZ |
812 | unsigned int con, interrupt_en; |
813 | ||
814 | con = get_con_reg(data, readl(data->base + EXYNOS5440_TMU_S0_7_CTRL)); | |
815 | ||
816 | if (on) { | |
817 | con |= (1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
818 | interrupt_en = | |
3b6a1a80 LM |
819 | (of_thermal_is_trip_valid(tz, 3) |
820 | << EXYNOS5440_TMU_INTEN_RISE3_SHIFT) | | |
821 | (of_thermal_is_trip_valid(tz, 2) | |
822 | << EXYNOS5440_TMU_INTEN_RISE2_SHIFT) | | |
823 | (of_thermal_is_trip_valid(tz, 1) | |
824 | << EXYNOS5440_TMU_INTEN_RISE1_SHIFT) | | |
825 | (of_thermal_is_trip_valid(tz, 0) | |
826 | << EXYNOS5440_TMU_INTEN_RISE0_SHIFT); | |
827 | interrupt_en |= | |
828 | interrupt_en << EXYNOS5440_TMU_INTEN_FALL0_SHIFT; | |
37f9034f BZ |
829 | } else { |
830 | con &= ~(1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
831 | interrupt_en = 0; /* Disable all interrupts */ | |
832 | } | |
833 | writel(interrupt_en, data->base + EXYNOS5440_TMU_S0_7_IRQEN); | |
834 | writel(con, data->base + EXYNOS5440_TMU_S0_7_CTRL); | |
835 | } | |
836 | ||
6c247393 AK |
837 | static void exynos7_tmu_control(struct platform_device *pdev, bool on) |
838 | { | |
839 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); | |
840 | struct thermal_zone_device *tz = data->tzd; | |
841 | unsigned int con, interrupt_en; | |
842 | ||
843 | con = get_con_reg(data, readl(data->base + EXYNOS_TMU_REG_CONTROL)); | |
844 | ||
845 | if (on) { | |
846 | con |= (1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
42b696e8 | 847 | con |= (1 << EXYNOS7_PD_DET_EN_SHIFT); |
6c247393 AK |
848 | interrupt_en = |
849 | (of_thermal_is_trip_valid(tz, 7) | |
850 | << EXYNOS7_TMU_INTEN_RISE7_SHIFT) | | |
851 | (of_thermal_is_trip_valid(tz, 6) | |
852 | << EXYNOS7_TMU_INTEN_RISE6_SHIFT) | | |
853 | (of_thermal_is_trip_valid(tz, 5) | |
854 | << EXYNOS7_TMU_INTEN_RISE5_SHIFT) | | |
855 | (of_thermal_is_trip_valid(tz, 4) | |
856 | << EXYNOS7_TMU_INTEN_RISE4_SHIFT) | | |
857 | (of_thermal_is_trip_valid(tz, 3) | |
858 | << EXYNOS7_TMU_INTEN_RISE3_SHIFT) | | |
859 | (of_thermal_is_trip_valid(tz, 2) | |
860 | << EXYNOS7_TMU_INTEN_RISE2_SHIFT) | | |
861 | (of_thermal_is_trip_valid(tz, 1) | |
862 | << EXYNOS7_TMU_INTEN_RISE1_SHIFT) | | |
863 | (of_thermal_is_trip_valid(tz, 0) | |
864 | << EXYNOS7_TMU_INTEN_RISE0_SHIFT); | |
865 | ||
866 | interrupt_en |= | |
867 | interrupt_en << EXYNOS_TMU_INTEN_FALL0_SHIFT; | |
868 | } else { | |
869 | con &= ~(1 << EXYNOS_TMU_CORE_EN_SHIFT); | |
42b696e8 | 870 | con &= ~(1 << EXYNOS7_PD_DET_EN_SHIFT); |
6c247393 AK |
871 | interrupt_en = 0; /* Disable all interrupts */ |
872 | } | |
6c247393 AK |
873 | |
874 | writel(interrupt_en, data->base + EXYNOS7_TMU_REG_INTEN); | |
875 | writel(con, data->base + EXYNOS_TMU_REG_CONTROL); | |
876 | } | |
877 | ||
17e8351a | 878 | static int exynos_get_temp(void *p, int *temp) |
9d97e5c8 | 879 | { |
3b6a1a80 | 880 | struct exynos_tmu_data *data = p; |
08d725cd | 881 | int value, ret = 0; |
3b6a1a80 | 882 | |
0eb875d8 | 883 | if (!data || !data->tmu_read || !data->enabled) |
3b6a1a80 | 884 | return -EINVAL; |
bffd1f8a ADK |
885 | |
886 | mutex_lock(&data->lock); | |
887 | clk_enable(data->clk); | |
3b6a1a80 | 888 | |
08d725cd MS |
889 | value = data->tmu_read(data); |
890 | if (value < 0) | |
891 | ret = value; | |
892 | else | |
893 | *temp = code_to_temp(data, value) * MCELSIUS; | |
3b6a1a80 | 894 | |
9d97e5c8 DK |
895 | clk_disable(data->clk); |
896 | mutex_unlock(&data->lock); | |
bffd1f8a | 897 | |
08d725cd | 898 | return ret; |
9d97e5c8 | 899 | } |
bffd1f8a | 900 | |
bffd1f8a | 901 | #ifdef CONFIG_THERMAL_EMULATION |
154013ea | 902 | static u32 get_emul_con_reg(struct exynos_tmu_data *data, unsigned int val, |
17e8351a | 903 | int temp) |
154013ea | 904 | { |
bffd1f8a ADK |
905 | if (temp) { |
906 | temp /= MCELSIUS; | |
907 | ||
d564b55a | 908 | if (data->soc != SOC_ARCH_EXYNOS5440) { |
154013ea BZ |
909 | val &= ~(EXYNOS_EMUL_TIME_MASK << EXYNOS_EMUL_TIME_SHIFT); |
910 | val |= (EXYNOS_EMUL_TIME << EXYNOS_EMUL_TIME_SHIFT); | |
f4dae753 | 911 | } |
6c247393 AK |
912 | if (data->soc == SOC_ARCH_EXYNOS7) { |
913 | val &= ~(EXYNOS7_EMUL_DATA_MASK << | |
914 | EXYNOS7_EMUL_DATA_SHIFT); | |
915 | val |= (temp_to_code(data, temp) << | |
916 | EXYNOS7_EMUL_DATA_SHIFT) | | |
917 | EXYNOS_EMUL_ENABLE; | |
918 | } else { | |
919 | val &= ~(EXYNOS_EMUL_DATA_MASK << | |
920 | EXYNOS_EMUL_DATA_SHIFT); | |
921 | val |= (temp_to_code(data, temp) << | |
922 | EXYNOS_EMUL_DATA_SHIFT) | | |
923 | EXYNOS_EMUL_ENABLE; | |
924 | } | |
bffd1f8a | 925 | } else { |
b8d582b9 | 926 | val &= ~EXYNOS_EMUL_ENABLE; |
bffd1f8a ADK |
927 | } |
928 | ||
154013ea BZ |
929 | return val; |
930 | } | |
931 | ||
285d994a | 932 | static void exynos4412_tmu_set_emulation(struct exynos_tmu_data *data, |
17e8351a | 933 | int temp) |
285d994a BZ |
934 | { |
935 | unsigned int val; | |
936 | u32 emul_con; | |
937 | ||
938 | if (data->soc == SOC_ARCH_EXYNOS5260) | |
939 | emul_con = EXYNOS5260_EMUL_CON; | |
b28fec13 | 940 | else if (data->soc == SOC_ARCH_EXYNOS5433) |
488c7455 | 941 | emul_con = EXYNOS5433_TMU_EMUL_CON; |
6c247393 AK |
942 | else if (data->soc == SOC_ARCH_EXYNOS7) |
943 | emul_con = EXYNOS7_TMU_REG_EMUL_CON; | |
285d994a BZ |
944 | else |
945 | emul_con = EXYNOS_EMUL_CON; | |
946 | ||
947 | val = readl(data->base + emul_con); | |
948 | val = get_emul_con_reg(data, val, temp); | |
949 | writel(val, data->base + emul_con); | |
950 | } | |
951 | ||
952 | static void exynos5440_tmu_set_emulation(struct exynos_tmu_data *data, | |
17e8351a | 953 | int temp) |
285d994a BZ |
954 | { |
955 | unsigned int val; | |
956 | ||
957 | val = readl(data->base + EXYNOS5440_TMU_S0_7_DEBUG); | |
958 | val = get_emul_con_reg(data, val, temp); | |
959 | writel(val, data->base + EXYNOS5440_TMU_S0_7_DEBUG); | |
960 | } | |
961 | ||
17e8351a | 962 | static int exynos_tmu_set_emulation(void *drv_data, int temp) |
bffd1f8a ADK |
963 | { |
964 | struct exynos_tmu_data *data = drv_data; | |
bffd1f8a ADK |
965 | int ret = -EINVAL; |
966 | ||
ef3f80fc | 967 | if (data->soc == SOC_ARCH_EXYNOS4210) |
bffd1f8a | 968 | goto out; |
bffd1f8a | 969 | |
bffd1f8a ADK |
970 | if (temp && temp < MCELSIUS) |
971 | goto out; | |
972 | ||
973 | mutex_lock(&data->lock); | |
974 | clk_enable(data->clk); | |
285d994a | 975 | data->tmu_set_emulation(data, temp); |
bffd1f8a ADK |
976 | clk_disable(data->clk); |
977 | mutex_unlock(&data->lock); | |
978 | return 0; | |
979 | out: | |
980 | return ret; | |
981 | } | |
982 | #else | |
285d994a BZ |
983 | #define exynos4412_tmu_set_emulation NULL |
984 | #define exynos5440_tmu_set_emulation NULL | |
17e8351a | 985 | static int exynos_tmu_set_emulation(void *drv_data, int temp) |
bffd1f8a | 986 | { return -EINVAL; } |
afae1442 | 987 | #endif /* CONFIG_THERMAL_EMULATION */ |
bffd1f8a | 988 | |
b79985ca BZ |
989 | static int exynos4210_tmu_read(struct exynos_tmu_data *data) |
990 | { | |
991 | int ret = readb(data->base + EXYNOS_TMU_REG_CURRENT_TEMP); | |
992 | ||
993 | /* "temp_code" should range between 75 and 175 */ | |
994 | return (ret < 75 || ret > 175) ? -ENODATA : ret; | |
995 | } | |
996 | ||
997 | static int exynos4412_tmu_read(struct exynos_tmu_data *data) | |
998 | { | |
999 | return readb(data->base + EXYNOS_TMU_REG_CURRENT_TEMP); | |
1000 | } | |
1001 | ||
1002 | static int exynos5440_tmu_read(struct exynos_tmu_data *data) | |
1003 | { | |
1004 | return readb(data->base + EXYNOS5440_TMU_S0_7_TEMP); | |
1005 | } | |
1006 | ||
6c247393 AK |
1007 | static int exynos7_tmu_read(struct exynos_tmu_data *data) |
1008 | { | |
1009 | return readw(data->base + EXYNOS_TMU_REG_CURRENT_TEMP) & | |
1010 | EXYNOS7_TMU_TEMP_MASK; | |
1011 | } | |
1012 | ||
f22d9c03 | 1013 | static void exynos_tmu_work(struct work_struct *work) |
9d97e5c8 | 1014 | { |
f22d9c03 ADK |
1015 | struct exynos_tmu_data *data = container_of(work, |
1016 | struct exynos_tmu_data, irq_work); | |
b835ced1 | 1017 | unsigned int val_type; |
a0395eee | 1018 | |
14a11dc7 NKC |
1019 | if (!IS_ERR(data->clk_sec)) |
1020 | clk_enable(data->clk_sec); | |
a0395eee | 1021 | /* Find which sensor generated this interrupt */ |
421d5d12 BZ |
1022 | if (data->soc == SOC_ARCH_EXYNOS5440) { |
1023 | val_type = readl(data->base_second + EXYNOS5440_TMU_IRQ_STATUS); | |
a0395eee ADK |
1024 | if (!((val_type >> data->id) & 0x1)) |
1025 | goto out; | |
1026 | } | |
14a11dc7 NKC |
1027 | if (!IS_ERR(data->clk_sec)) |
1028 | clk_disable(data->clk_sec); | |
9d97e5c8 | 1029 | |
3b6a1a80 | 1030 | exynos_report_trigger(data); |
9d97e5c8 DK |
1031 | mutex_lock(&data->lock); |
1032 | clk_enable(data->clk); | |
b8d582b9 | 1033 | |
a4463c4f | 1034 | /* TODO: take action based on particular interrupt */ |
a7331f72 | 1035 | data->tmu_clear_irqs(data); |
b8d582b9 | 1036 | |
9d97e5c8 DK |
1037 | clk_disable(data->clk); |
1038 | mutex_unlock(&data->lock); | |
a0395eee | 1039 | out: |
f22d9c03 | 1040 | enable_irq(data->irq); |
9d97e5c8 DK |
1041 | } |
1042 | ||
a7331f72 BZ |
1043 | static void exynos4210_tmu_clear_irqs(struct exynos_tmu_data *data) |
1044 | { | |
1045 | unsigned int val_irq; | |
1046 | u32 tmu_intstat, tmu_intclear; | |
1047 | ||
1048 | if (data->soc == SOC_ARCH_EXYNOS5260) { | |
1049 | tmu_intstat = EXYNOS5260_TMU_REG_INTSTAT; | |
1050 | tmu_intclear = EXYNOS5260_TMU_REG_INTCLEAR; | |
6c247393 AK |
1051 | } else if (data->soc == SOC_ARCH_EXYNOS7) { |
1052 | tmu_intstat = EXYNOS7_TMU_REG_INTPEND; | |
1053 | tmu_intclear = EXYNOS7_TMU_REG_INTPEND; | |
488c7455 CC |
1054 | } else if (data->soc == SOC_ARCH_EXYNOS5433) { |
1055 | tmu_intstat = EXYNOS5433_TMU_REG_INTPEND; | |
1056 | tmu_intclear = EXYNOS5433_TMU_REG_INTPEND; | |
a7331f72 BZ |
1057 | } else { |
1058 | tmu_intstat = EXYNOS_TMU_REG_INTSTAT; | |
1059 | tmu_intclear = EXYNOS_TMU_REG_INTCLEAR; | |
1060 | } | |
1061 | ||
1062 | val_irq = readl(data->base + tmu_intstat); | |
1063 | /* | |
1064 | * Clear the interrupts. Please note that the documentation for | |
1065 | * Exynos3250, Exynos4412, Exynos5250 and Exynos5260 incorrectly | |
1066 | * states that INTCLEAR register has a different placing of bits | |
1067 | * responsible for FALL IRQs than INTSTAT register. Exynos5420 | |
1068 | * and Exynos5440 documentation is correct (Exynos4210 doesn't | |
1069 | * support FALL IRQs at all). | |
1070 | */ | |
1071 | writel(val_irq, data->base + tmu_intclear); | |
1072 | } | |
1073 | ||
1074 | static void exynos5440_tmu_clear_irqs(struct exynos_tmu_data *data) | |
1075 | { | |
1076 | unsigned int val_irq; | |
1077 | ||
1078 | val_irq = readl(data->base + EXYNOS5440_TMU_S0_7_IRQ); | |
1079 | /* clear the interrupts */ | |
1080 | writel(val_irq, data->base + EXYNOS5440_TMU_S0_7_IRQ); | |
1081 | } | |
1082 | ||
f22d9c03 | 1083 | static irqreturn_t exynos_tmu_irq(int irq, void *id) |
9d97e5c8 | 1084 | { |
f22d9c03 | 1085 | struct exynos_tmu_data *data = id; |
9d97e5c8 DK |
1086 | |
1087 | disable_irq_nosync(irq); | |
1088 | schedule_work(&data->irq_work); | |
1089 | ||
1090 | return IRQ_HANDLED; | |
1091 | } | |
17be868e | 1092 | |
17be868e | 1093 | static const struct of_device_id exynos_tmu_match[] = { |
fee88e2b MP |
1094 | { |
1095 | .compatible = "samsung,exynos3250-tmu", | |
1096 | .data = (const void *)SOC_ARCH_EXYNOS3250, | |
1097 | }, { | |
1098 | .compatible = "samsung,exynos4210-tmu", | |
1099 | .data = (const void *)SOC_ARCH_EXYNOS4210, | |
1100 | }, { | |
1101 | .compatible = "samsung,exynos4412-tmu", | |
1102 | .data = (const void *)SOC_ARCH_EXYNOS4412, | |
1103 | }, { | |
1104 | .compatible = "samsung,exynos5250-tmu", | |
1105 | .data = (const void *)SOC_ARCH_EXYNOS5250, | |
1106 | }, { | |
1107 | .compatible = "samsung,exynos5260-tmu", | |
1108 | .data = (const void *)SOC_ARCH_EXYNOS5260, | |
1109 | }, { | |
1110 | .compatible = "samsung,exynos5420-tmu", | |
1111 | .data = (const void *)SOC_ARCH_EXYNOS5420, | |
1112 | }, { | |
1113 | .compatible = "samsung,exynos5420-tmu-ext-triminfo", | |
1114 | .data = (const void *)SOC_ARCH_EXYNOS5420_TRIMINFO, | |
1115 | }, { | |
1116 | .compatible = "samsung,exynos5433-tmu", | |
1117 | .data = (const void *)SOC_ARCH_EXYNOS5433, | |
1118 | }, { | |
1119 | .compatible = "samsung,exynos5440-tmu", | |
1120 | .data = (const void *)SOC_ARCH_EXYNOS5440, | |
1121 | }, { | |
1122 | .compatible = "samsung,exynos7-tmu", | |
1123 | .data = (const void *)SOC_ARCH_EXYNOS7, | |
1124 | }, | |
1125 | { }, | |
17be868e ADK |
1126 | }; |
1127 | MODULE_DEVICE_TABLE(of, exynos_tmu_match); | |
17be868e | 1128 | |
cebe7373 | 1129 | static int exynos_map_dt_data(struct platform_device *pdev) |
9d97e5c8 | 1130 | { |
cebe7373 | 1131 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); |
cebe7373 ADK |
1132 | struct resource res; |
1133 | ||
73b5b1d7 | 1134 | if (!data || !pdev->dev.of_node) |
cebe7373 | 1135 | return -ENODEV; |
9d97e5c8 | 1136 | |
cebe7373 ADK |
1137 | data->id = of_alias_get_id(pdev->dev.of_node, "tmuctrl"); |
1138 | if (data->id < 0) | |
1139 | data->id = 0; | |
17be868e | 1140 | |
cebe7373 ADK |
1141 | data->irq = irq_of_parse_and_map(pdev->dev.of_node, 0); |
1142 | if (data->irq <= 0) { | |
1143 | dev_err(&pdev->dev, "failed to get IRQ\n"); | |
1144 | return -ENODEV; | |
1145 | } | |
1146 | ||
1147 | if (of_address_to_resource(pdev->dev.of_node, 0, &res)) { | |
1148 | dev_err(&pdev->dev, "failed to get Resource 0\n"); | |
1149 | return -ENODEV; | |
1150 | } | |
1151 | ||
1152 | data->base = devm_ioremap(&pdev->dev, res.start, resource_size(&res)); | |
1153 | if (!data->base) { | |
1154 | dev_err(&pdev->dev, "Failed to ioremap memory\n"); | |
1155 | return -EADDRNOTAVAIL; | |
1156 | } | |
1157 | ||
fee88e2b | 1158 | data->soc = (enum soc_type)of_device_get_match_data(&pdev->dev); |
56adb9ef BZ |
1159 | |
1160 | switch (data->soc) { | |
1161 | case SOC_ARCH_EXYNOS4210: | |
1162 | data->tmu_initialize = exynos4210_tmu_initialize; | |
1163 | data->tmu_control = exynos4210_tmu_control; | |
1164 | data->tmu_read = exynos4210_tmu_read; | |
1165 | data->tmu_clear_irqs = exynos4210_tmu_clear_irqs; | |
3a3a5f15 | 1166 | data->ntrip = 4; |
fccfe099 | 1167 | data->gain = 15; |
61020d18 | 1168 | data->reference_voltage = 7; |
e3ed3649 BZ |
1169 | data->efuse_value = 55; |
1170 | data->min_efuse_value = 40; | |
1171 | data->max_efuse_value = 100; | |
56adb9ef BZ |
1172 | break; |
1173 | case SOC_ARCH_EXYNOS3250: | |
1174 | case SOC_ARCH_EXYNOS4412: | |
1175 | case SOC_ARCH_EXYNOS5250: | |
1176 | case SOC_ARCH_EXYNOS5260: | |
1177 | case SOC_ARCH_EXYNOS5420: | |
1178 | case SOC_ARCH_EXYNOS5420_TRIMINFO: | |
1179 | data->tmu_initialize = exynos4412_tmu_initialize; | |
1180 | data->tmu_control = exynos4210_tmu_control; | |
1181 | data->tmu_read = exynos4412_tmu_read; | |
1182 | data->tmu_set_emulation = exynos4412_tmu_set_emulation; | |
1183 | data->tmu_clear_irqs = exynos4210_tmu_clear_irqs; | |
3a3a5f15 | 1184 | data->ntrip = 4; |
fccfe099 | 1185 | data->gain = 8; |
61020d18 | 1186 | data->reference_voltage = 16; |
e3ed3649 BZ |
1187 | data->efuse_value = 55; |
1188 | if (data->soc != SOC_ARCH_EXYNOS5420 && | |
1189 | data->soc != SOC_ARCH_EXYNOS5420_TRIMINFO) | |
1190 | data->min_efuse_value = 40; | |
1191 | else | |
1192 | data->min_efuse_value = 0; | |
1193 | data->max_efuse_value = 100; | |
56adb9ef | 1194 | break; |
488c7455 CC |
1195 | case SOC_ARCH_EXYNOS5433: |
1196 | data->tmu_initialize = exynos5433_tmu_initialize; | |
1197 | data->tmu_control = exynos5433_tmu_control; | |
1198 | data->tmu_read = exynos4412_tmu_read; | |
1199 | data->tmu_set_emulation = exynos4412_tmu_set_emulation; | |
1200 | data->tmu_clear_irqs = exynos4210_tmu_clear_irqs; | |
3a3a5f15 | 1201 | data->ntrip = 8; |
fccfe099 | 1202 | data->gain = 8; |
61020d18 BZ |
1203 | if (res.start == EXYNOS5433_G3D_BASE) |
1204 | data->reference_voltage = 23; | |
1205 | else | |
1206 | data->reference_voltage = 16; | |
e3ed3649 BZ |
1207 | data->efuse_value = 75; |
1208 | data->min_efuse_value = 40; | |
1209 | data->max_efuse_value = 150; | |
488c7455 | 1210 | break; |
56adb9ef BZ |
1211 | case SOC_ARCH_EXYNOS5440: |
1212 | data->tmu_initialize = exynos5440_tmu_initialize; | |
1213 | data->tmu_control = exynos5440_tmu_control; | |
1214 | data->tmu_read = exynos5440_tmu_read; | |
1215 | data->tmu_set_emulation = exynos5440_tmu_set_emulation; | |
1216 | data->tmu_clear_irqs = exynos5440_tmu_clear_irqs; | |
3a3a5f15 | 1217 | data->ntrip = 4; |
fccfe099 | 1218 | data->gain = 5; |
61020d18 | 1219 | data->reference_voltage = 16; |
e3ed3649 BZ |
1220 | data->efuse_value = 0x5d2d; |
1221 | data->min_efuse_value = 16; | |
1222 | data->max_efuse_value = 76; | |
56adb9ef | 1223 | break; |
6c247393 AK |
1224 | case SOC_ARCH_EXYNOS7: |
1225 | data->tmu_initialize = exynos7_tmu_initialize; | |
1226 | data->tmu_control = exynos7_tmu_control; | |
1227 | data->tmu_read = exynos7_tmu_read; | |
1228 | data->tmu_set_emulation = exynos4412_tmu_set_emulation; | |
1229 | data->tmu_clear_irqs = exynos4210_tmu_clear_irqs; | |
3a3a5f15 | 1230 | data->ntrip = 8; |
fccfe099 | 1231 | data->gain = 9; |
61020d18 | 1232 | data->reference_voltage = 17; |
e3ed3649 BZ |
1233 | data->efuse_value = 75; |
1234 | data->min_efuse_value = 15; | |
1235 | data->max_efuse_value = 100; | |
6c247393 | 1236 | break; |
56adb9ef BZ |
1237 | default: |
1238 | dev_err(&pdev->dev, "Platform not supported\n"); | |
1239 | return -EINVAL; | |
1240 | } | |
1241 | ||
199b3e3c BZ |
1242 | data->cal_type = TYPE_ONE_POINT_TRIMMING; |
1243 | ||
d9b6ee14 ADK |
1244 | /* |
1245 | * Check if the TMU shares some registers and then try to map the | |
1246 | * memory of common registers. | |
1247 | */ | |
56adb9ef BZ |
1248 | if (data->soc != SOC_ARCH_EXYNOS5420_TRIMINFO && |
1249 | data->soc != SOC_ARCH_EXYNOS5440) | |
d9b6ee14 ADK |
1250 | return 0; |
1251 | ||
1252 | if (of_address_to_resource(pdev->dev.of_node, 1, &res)) { | |
1253 | dev_err(&pdev->dev, "failed to get Resource 1\n"); | |
1254 | return -ENODEV; | |
1255 | } | |
1256 | ||
9025d563 | 1257 | data->base_second = devm_ioremap(&pdev->dev, res.start, |
d9b6ee14 | 1258 | resource_size(&res)); |
9025d563 | 1259 | if (!data->base_second) { |
d9b6ee14 ADK |
1260 | dev_err(&pdev->dev, "Failed to ioremap memory\n"); |
1261 | return -ENOMEM; | |
1262 | } | |
cebe7373 ADK |
1263 | |
1264 | return 0; | |
1265 | } | |
1266 | ||
c3c04d9d | 1267 | static const struct thermal_zone_of_device_ops exynos_sensor_ops = { |
3b6a1a80 LM |
1268 | .get_temp = exynos_get_temp, |
1269 | .set_emul_temp = exynos_tmu_set_emulation, | |
1270 | }; | |
1271 | ||
cebe7373 ADK |
1272 | static int exynos_tmu_probe(struct platform_device *pdev) |
1273 | { | |
3b6a1a80 LM |
1274 | struct exynos_tmu_data *data; |
1275 | int ret; | |
cebe7373 | 1276 | |
79e093c3 ADK |
1277 | data = devm_kzalloc(&pdev->dev, sizeof(struct exynos_tmu_data), |
1278 | GFP_KERNEL); | |
2a9675b3 | 1279 | if (!data) |
9d97e5c8 | 1280 | return -ENOMEM; |
9d97e5c8 | 1281 | |
cebe7373 ADK |
1282 | platform_set_drvdata(pdev, data); |
1283 | mutex_init(&data->lock); | |
9d97e5c8 | 1284 | |
824ead03 KK |
1285 | /* |
1286 | * Try enabling the regulator if found | |
1287 | * TODO: Add regulator as an SOC feature, so that regulator enable | |
1288 | * is a compulsory call. | |
1289 | */ | |
4d3583cd | 1290 | data->regulator = devm_regulator_get_optional(&pdev->dev, "vtmu"); |
824ead03 KK |
1291 | if (!IS_ERR(data->regulator)) { |
1292 | ret = regulator_enable(data->regulator); | |
1293 | if (ret) { | |
1294 | dev_err(&pdev->dev, "failed to enable vtmu\n"); | |
1295 | return ret; | |
1296 | } | |
1297 | } else { | |
ccb361d2 JMC |
1298 | if (PTR_ERR(data->regulator) == -EPROBE_DEFER) |
1299 | return -EPROBE_DEFER; | |
824ead03 | 1300 | dev_info(&pdev->dev, "Regulator node (vtmu) not found\n"); |
3b6a1a80 | 1301 | } |
824ead03 | 1302 | |
cebe7373 ADK |
1303 | ret = exynos_map_dt_data(pdev); |
1304 | if (ret) | |
3b6a1a80 | 1305 | goto err_sensor; |
9d97e5c8 | 1306 | |
cebe7373 | 1307 | INIT_WORK(&data->irq_work, exynos_tmu_work); |
9d97e5c8 | 1308 | |
2a16279c | 1309 | data->clk = devm_clk_get(&pdev->dev, "tmu_apbif"); |
9d97e5c8 | 1310 | if (IS_ERR(data->clk)) { |
9d97e5c8 | 1311 | dev_err(&pdev->dev, "Failed to get clock\n"); |
3b6a1a80 LM |
1312 | ret = PTR_ERR(data->clk); |
1313 | goto err_sensor; | |
9d97e5c8 DK |
1314 | } |
1315 | ||
14a11dc7 NKC |
1316 | data->clk_sec = devm_clk_get(&pdev->dev, "tmu_triminfo_apbif"); |
1317 | if (IS_ERR(data->clk_sec)) { | |
1318 | if (data->soc == SOC_ARCH_EXYNOS5420_TRIMINFO) { | |
1319 | dev_err(&pdev->dev, "Failed to get triminfo clock\n"); | |
3b6a1a80 LM |
1320 | ret = PTR_ERR(data->clk_sec); |
1321 | goto err_sensor; | |
14a11dc7 NKC |
1322 | } |
1323 | } else { | |
1324 | ret = clk_prepare(data->clk_sec); | |
1325 | if (ret) { | |
1326 | dev_err(&pdev->dev, "Failed to get clock\n"); | |
3b6a1a80 | 1327 | goto err_sensor; |
14a11dc7 NKC |
1328 | } |
1329 | } | |
1330 | ||
2a16279c | 1331 | ret = clk_prepare(data->clk); |
14a11dc7 NKC |
1332 | if (ret) { |
1333 | dev_err(&pdev->dev, "Failed to get clock\n"); | |
1334 | goto err_clk_sec; | |
1335 | } | |
2a16279c | 1336 | |
488c7455 CC |
1337 | switch (data->soc) { |
1338 | case SOC_ARCH_EXYNOS5433: | |
1339 | case SOC_ARCH_EXYNOS7: | |
6c247393 AK |
1340 | data->sclk = devm_clk_get(&pdev->dev, "tmu_sclk"); |
1341 | if (IS_ERR(data->sclk)) { | |
1342 | dev_err(&pdev->dev, "Failed to get sclk\n"); | |
1343 | goto err_clk; | |
1344 | } else { | |
1345 | ret = clk_prepare_enable(data->sclk); | |
1346 | if (ret) { | |
1347 | dev_err(&pdev->dev, "Failed to enable sclk\n"); | |
1348 | goto err_clk; | |
1349 | } | |
1350 | } | |
488c7455 CC |
1351 | break; |
1352 | default: | |
1353 | break; | |
baba1ebb | 1354 | } |
6c247393 | 1355 | |
9e4249b4 KK |
1356 | /* |
1357 | * data->tzd must be registered before calling exynos_tmu_initialize(), | |
1358 | * requesting irq and calling exynos_tmu_control(). | |
1359 | */ | |
1360 | data->tzd = thermal_zone_of_sensor_register(&pdev->dev, 0, data, | |
1361 | &exynos_sensor_ops); | |
1362 | if (IS_ERR(data->tzd)) { | |
1363 | ret = PTR_ERR(data->tzd); | |
1364 | dev_err(&pdev->dev, "Failed to register sensor: %d\n", ret); | |
1365 | goto err_sclk; | |
1366 | } | |
6c247393 | 1367 | |
f22d9c03 | 1368 | ret = exynos_tmu_initialize(pdev); |
9d97e5c8 DK |
1369 | if (ret) { |
1370 | dev_err(&pdev->dev, "Failed to initialize TMU\n"); | |
9e4249b4 | 1371 | goto err_thermal; |
9d97e5c8 DK |
1372 | } |
1373 | ||
cebe7373 ADK |
1374 | ret = devm_request_irq(&pdev->dev, data->irq, exynos_tmu_irq, |
1375 | IRQF_TRIGGER_RISING | IRQF_SHARED, dev_name(&pdev->dev), data); | |
1376 | if (ret) { | |
1377 | dev_err(&pdev->dev, "Failed to request irq: %d\n", data->irq); | |
9e4249b4 | 1378 | goto err_thermal; |
cebe7373 | 1379 | } |
bbf63be4 | 1380 | |
3b6a1a80 | 1381 | exynos_tmu_control(pdev, true); |
9d97e5c8 | 1382 | return 0; |
9e4249b4 KK |
1383 | |
1384 | err_thermal: | |
1385 | thermal_zone_of_sensor_unregister(&pdev->dev, data->tzd); | |
6c247393 AK |
1386 | err_sclk: |
1387 | clk_disable_unprepare(data->sclk); | |
9d97e5c8 | 1388 | err_clk: |
2a16279c | 1389 | clk_unprepare(data->clk); |
14a11dc7 NKC |
1390 | err_clk_sec: |
1391 | if (!IS_ERR(data->clk_sec)) | |
1392 | clk_unprepare(data->clk_sec); | |
3b6a1a80 | 1393 | err_sensor: |
bfa26838 | 1394 | if (!IS_ERR(data->regulator)) |
5f09a5cb | 1395 | regulator_disable(data->regulator); |
3b6a1a80 | 1396 | |
9d97e5c8 DK |
1397 | return ret; |
1398 | } | |
1399 | ||
4eab7a9e | 1400 | static int exynos_tmu_remove(struct platform_device *pdev) |
9d97e5c8 | 1401 | { |
f22d9c03 | 1402 | struct exynos_tmu_data *data = platform_get_drvdata(pdev); |
3b6a1a80 | 1403 | struct thermal_zone_device *tzd = data->tzd; |
9d97e5c8 | 1404 | |
3b6a1a80 | 1405 | thermal_zone_of_sensor_unregister(&pdev->dev, tzd); |
4215688e BZ |
1406 | exynos_tmu_control(pdev, false); |
1407 | ||
6c247393 | 1408 | clk_disable_unprepare(data->sclk); |
2a16279c | 1409 | clk_unprepare(data->clk); |
14a11dc7 NKC |
1410 | if (!IS_ERR(data->clk_sec)) |
1411 | clk_unprepare(data->clk_sec); | |
9d97e5c8 | 1412 | |
498d22f6 ADK |
1413 | if (!IS_ERR(data->regulator)) |
1414 | regulator_disable(data->regulator); | |
1415 | ||
9d97e5c8 DK |
1416 | return 0; |
1417 | } | |
1418 | ||
08cd6753 | 1419 | #ifdef CONFIG_PM_SLEEP |
f22d9c03 | 1420 | static int exynos_tmu_suspend(struct device *dev) |
9d97e5c8 | 1421 | { |
f22d9c03 | 1422 | exynos_tmu_control(to_platform_device(dev), false); |
9d97e5c8 DK |
1423 | |
1424 | return 0; | |
1425 | } | |
1426 | ||
f22d9c03 | 1427 | static int exynos_tmu_resume(struct device *dev) |
9d97e5c8 | 1428 | { |
08cd6753 RW |
1429 | struct platform_device *pdev = to_platform_device(dev); |
1430 | ||
f22d9c03 ADK |
1431 | exynos_tmu_initialize(pdev); |
1432 | exynos_tmu_control(pdev, true); | |
9d97e5c8 DK |
1433 | |
1434 | return 0; | |
1435 | } | |
08cd6753 | 1436 | |
f22d9c03 ADK |
1437 | static SIMPLE_DEV_PM_OPS(exynos_tmu_pm, |
1438 | exynos_tmu_suspend, exynos_tmu_resume); | |
1439 | #define EXYNOS_TMU_PM (&exynos_tmu_pm) | |
9d97e5c8 | 1440 | #else |
f22d9c03 | 1441 | #define EXYNOS_TMU_PM NULL |
9d97e5c8 DK |
1442 | #endif |
1443 | ||
f22d9c03 | 1444 | static struct platform_driver exynos_tmu_driver = { |
9d97e5c8 | 1445 | .driver = { |
f22d9c03 | 1446 | .name = "exynos-tmu", |
f22d9c03 | 1447 | .pm = EXYNOS_TMU_PM, |
73b5b1d7 | 1448 | .of_match_table = exynos_tmu_match, |
9d97e5c8 | 1449 | }, |
f22d9c03 | 1450 | .probe = exynos_tmu_probe, |
4eab7a9e | 1451 | .remove = exynos_tmu_remove, |
9d97e5c8 DK |
1452 | }; |
1453 | ||
f22d9c03 | 1454 | module_platform_driver(exynos_tmu_driver); |
9d97e5c8 | 1455 | |
f22d9c03 | 1456 | MODULE_DESCRIPTION("EXYNOS TMU Driver"); |
9d97e5c8 DK |
1457 | MODULE_AUTHOR("Donggeun Kim <dg77.kim@samsung.com>"); |
1458 | MODULE_LICENSE("GPL"); | |
f22d9c03 | 1459 | MODULE_ALIAS("platform:exynos-tmu"); |