]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/tty/serial/8250/8250_pci.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
serial/8250_pci: Clear FIFOs for Intel ME Serial Over Lan device on BI
[mirror_ubuntu-bionic-kernel.git] / drivers / tty / serial / 8250 / 8250_pci.c
CommitLineData
1da177e4 1/*
1da177e4
LT		 2 * Probe module for 8250/16550-type PCI serial ports.
3 *
4 * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
5 *
6 * Copyright (C) 2001 Russell King, All Rights Reserved.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License.
1da177e4
LT		 11 */
12#include <linux/module.h>
13#include <linux/init.h>
14#include <linux/pci.h>
1da177e4
LT		 15#include <linux/string.h>
16#include <linux/kernel.h>
17#include <linux/slab.h>
18#include <linux/delay.h>
19#include <linux/tty.h>
0ad372b9 20#include <linux/serial_reg.h>
1da177e4
LT		 21#include <linux/serial_core.h>
22#include <linux/8250_pci.h>
23#include <linux/bitops.h>
24
25#include <asm/byteorder.h>
26#include <asm/io.h>
27
28#include "8250.h"
29
30#undef SERIAL_DEBUG_PCI
31
1da177e4
LT		 32/*
33 * init function returns:
34 * > 0 - number of ports
35 * = 0 - use board->num_ports
36 * < 0 - error
37 */
38struct pci_serial_quirk {
39 u32 vendor;
40 u32 device;
41 u32 subvendor;
42 u32 subdevice;
5bf8f501 43 int (*probe)(struct pci_dev *dev);
1da177e4 44 int (*init)(struct pci_dev *dev);
975a1a7d
RK		 45 int (*setup)(struct serial_private *,
46 const struct pciserial_board *,
05caac58 47 struct uart_port *, int);
1da177e4
LT		 48 void (*exit)(struct pci_dev *dev);
49};
50
51#define PCI_NUM_BAR_RESOURCES 6
52
53struct serial_private {
70db3d91 54 struct pci_dev *dev;
1da177e4
LT		 55 unsigned int nr;
56 void __iomem *remapped_bar[PCI_NUM_BAR_RESOURCES];
57 struct pci_serial_quirk *quirk;
58 int line[0];
59};
60
7808edcd
NG		 61static int pci_default_setup(struct serial_private*,
62 const struct pciserial_board*, struct uart_port*, int);
63
1da177e4
LT		 64static void moan_device(const char *str, struct pci_dev *dev)
65{
ad361c98
JP		 66 printk(KERN_WARNING
67 "%s: %s\n"
68 "Please send the output of lspci -vv, this\n"
69 "message (0x%04x,0x%04x,0x%04x,0x%04x), the\n"
70 "manufacturer and name of serial board or\n"
71 "modem board to rmk+serial@arm.linux.org.uk.\n",
1da177e4
LT		 72 pci_name(dev), str, dev->vendor, dev->device,
73 dev->subsystem_vendor, dev->subsystem_device);
74}
75
76static int
70db3d91 77setup_port(struct serial_private *priv, struct uart_port *port,
1da177e4
LT		 78 int bar, int offset, int regshift)
79{
70db3d91 80 struct pci_dev *dev = priv->dev;
1da177e4
LT		 81 unsigned long base, len;
82
83 if (bar >= PCI_NUM_BAR_RESOURCES)
84 return -EINVAL;
85
72ce9a83
RK		 86 base = pci_resource_start(dev, bar);
87
1da177e4 88 if (pci_resource_flags(dev, bar) & IORESOURCE_MEM) {
1da177e4
LT		 89 len = pci_resource_len(dev, bar);
90
91 if (!priv->remapped_bar[bar])
6f441fe9 92 priv->remapped_bar[bar] = ioremap_nocache(base, len);
1da177e4
LT		 93 if (!priv->remapped_bar[bar])
94 return -ENOMEM;
95
96 port->iotype = UPIO_MEM;
72ce9a83 97 port->iobase = 0;
1da177e4
LT		 98 port->mapbase = base + offset;
99 port->membase = priv->remapped_bar[bar] + offset;
100 port->regshift = regshift;
101 } else {
1da177e4 102 port->iotype = UPIO_PORT;
72ce9a83
RK		 103 port->iobase = base + offset;
104 port->mapbase = 0;
105 port->membase = NULL;
106 port->regshift = 0;
1da177e4
LT		 107 }
108 return 0;
109}
110
02c9b5cf
KJ		 111/*
112 * ADDI-DATA GmbH communication cards <info@addi-data.com>
113 */
114static int addidata_apci7800_setup(struct serial_private *priv,
975a1a7d 115 const struct pciserial_board *board,
02c9b5cf
KJ		 116 struct uart_port *port, int idx)
117{
118 unsigned int bar = 0, offset = board->first_offset;
119 bar = FL_GET_BASE(board->flags);
120
121 if (idx < 2) {
122 offset += idx * board->uart_offset;
123 } else if ((idx >= 2) && (idx < 4)) {
124 bar += 1;
125 offset += ((idx - 2) * board->uart_offset);
126 } else if ((idx >= 4) && (idx < 6)) {
127 bar += 2;
128 offset += ((idx - 4) * board->uart_offset);
129 } else if (idx >= 6) {
130 bar += 3;
131 offset += ((idx - 6) * board->uart_offset);
132 }
133
134 return setup_port(priv, port, bar, offset, board->reg_shift);
135}
136
1da177e4
LT		 137/*
138 * AFAVLAB uses a different mixture of BARs and offsets
139 * Not that ugly ;) -- HW
140 */
141static int
975a1a7d 142afavlab_setup(struct serial_private *priv, const struct pciserial_board *board,
1da177e4
LT		 143 struct uart_port *port, int idx)
144{
145 unsigned int bar, offset = board->first_offset;
5756ee99 146
1da177e4
LT		 147 bar = FL_GET_BASE(board->flags);
148 if (idx < 4)
149 bar += idx;
150 else {
151 bar = 4;
152 offset += (idx - 4) * board->uart_offset;
153 }
154
70db3d91 155 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 156}
157
158/*
159 * HP's Remote Management Console. The Diva chip came in several
160 * different versions. N-class, L2000 and A500 have two Diva chips, each
161 * with 3 UARTs (the third UART on the second chip is unused). Superdome
162 * and Keystone have one Diva chip with 3 UARTs. Some later machines have
163 * one Diva chip, but it has been expanded to 5 UARTs.
164 */
61a116ef 165static int pci_hp_diva_init(struct pci_dev *dev)
1da177e4
LT		 166{
167 int rc = 0;
168
169 switch (dev->subsystem_device) {
170 case PCI_DEVICE_ID_HP_DIVA_TOSCA1:
171 case PCI_DEVICE_ID_HP_DIVA_HALFDOME:
172 case PCI_DEVICE_ID_HP_DIVA_KEYSTONE:
173 case PCI_DEVICE_ID_HP_DIVA_EVEREST:
174 rc = 3;
175 break;
176 case PCI_DEVICE_ID_HP_DIVA_TOSCA2:
177 rc = 2;
178 break;
179 case PCI_DEVICE_ID_HP_DIVA_MAESTRO:
180 rc = 4;
181 break;
182 case PCI_DEVICE_ID_HP_DIVA_POWERBAR:
551f8f0e 183 case PCI_DEVICE_ID_HP_DIVA_HURRICANE:
1da177e4
LT		 184 rc = 1;
185 break;
186 }
187
188 return rc;
189}
190
191/*
192 * HP's Diva chip puts the 4th/5th serial port further out, and
193 * some serial ports are supposed to be hidden on certain models.
194 */
195static int
975a1a7d
RK		 196pci_hp_diva_setup(struct serial_private *priv,
197 const struct pciserial_board *board,
198 struct uart_port *port, int idx)
1da177e4
LT		 199{
200 unsigned int offset = board->first_offset;
201 unsigned int bar = FL_GET_BASE(board->flags);
202
70db3d91 203 switch (priv->dev->subsystem_device) {
1da177e4
LT		 204 case PCI_DEVICE_ID_HP_DIVA_MAESTRO:
205 if (idx == 3)
206 idx++;
207 break;
208 case PCI_DEVICE_ID_HP_DIVA_EVEREST:
209 if (idx > 0)
210 idx++;
211 if (idx > 2)
212 idx++;
213 break;
214 }
215 if (idx > 2)
216 offset = 0x18;
217
218 offset += idx * board->uart_offset;
219
70db3d91 220 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 221}
222
223/*
224 * Added for EKF Intel i960 serial boards
225 */
61a116ef 226static int pci_inteli960ni_init(struct pci_dev *dev)
1da177e4
LT		 227{
228 unsigned long oldval;
229
230 if (!(dev->subsystem_device & 0x1000))
231 return -ENODEV;
232
233 /* is firmware started? */
5756ee99
AC		 234 pci_read_config_dword(dev, 0x44, (void *)&oldval);
235 if (oldval == 0x00001000L) { /* RESET value */
1da177e4
LT		 236 printk(KERN_DEBUG "Local i960 firmware missing");
237 return -ENODEV;
238 }
239 return 0;
240}
241
242/*
243 * Some PCI serial cards using the PLX 9050 PCI interface chip require
244 * that the card interrupt be explicitly enabled or disabled. This
245 * seems to be mainly needed on card using the PLX which also use I/O
246 * mapped memory.
247 */
61a116ef 248static int pci_plx9050_init(struct pci_dev *dev)
1da177e4
LT		 249{
250 u8 irq_config;
251 void __iomem *p;
252
253 if ((pci_resource_flags(dev, 0) & IORESOURCE_MEM) == 0) {
254 moan_device("no memory in bar 0", dev);
255 return 0;
256 }
257
258 irq_config = 0x41;
add7b58e 259 if (dev->vendor == PCI_VENDOR_ID_PANACOM ||
5756ee99 260 dev->subsystem_vendor == PCI_SUBVENDOR_ID_EXSYS)
1da177e4 261 irq_config = 0x43;
5756ee99 262
1da177e4 263 if ((dev->vendor == PCI_VENDOR_ID_PLX) &&
5756ee99 264 (dev->device == PCI_DEVICE_ID_PLX_ROMULUS))
1da177e4
LT		 265 /*
266 * As the megawolf cards have the int pins active
267 * high, and have 2 UART chips, both ints must be
268 * enabled on the 9050. Also, the UARTS are set in
269 * 16450 mode by default, so we have to enable the
270 * 16C950 'enhanced' mode so that we can use the
271 * deep FIFOs
272 */
273 irq_config = 0x5b;
1da177e4
LT		 274 /*
275 * enable/disable interrupts
276 */
6f441fe9 277 p = ioremap_nocache(pci_resource_start(dev, 0), 0x80);
1da177e4
LT		 278 if (p == NULL)
279 return -ENOMEM;
280 writel(irq_config, p + 0x4c);
281
282 /*
283 * Read the register back to ensure that it took effect.
284 */
285 readl(p + 0x4c);
286 iounmap(p);
287
288 return 0;
289}
290
291static void __devexit pci_plx9050_exit(struct pci_dev *dev)
292{
293 u8 __iomem *p;
294
295 if ((pci_resource_flags(dev, 0) & IORESOURCE_MEM) == 0)
296 return;
297
298 /*
299 * disable interrupts
300 */
6f441fe9 301 p = ioremap_nocache(pci_resource_start(dev, 0), 0x80);
1da177e4
LT		 302 if (p != NULL) {
303 writel(0, p + 0x4c);
304
305 /*
306 * Read the register back to ensure that it took effect.
307 */
308 readl(p + 0x4c);
309 iounmap(p);
310 }
311}
312
04bf7e74
WP		 313#define NI8420_INT_ENABLE_REG 0x38
314#define NI8420_INT_ENABLE_BIT 0x2000
315
316static void __devexit pci_ni8420_exit(struct pci_dev *dev)
317{
318 void __iomem *p;
319 unsigned long base, len;
320 unsigned int bar = 0;
321
322 if ((pci_resource_flags(dev, bar) & IORESOURCE_MEM) == 0) {
323 moan_device("no memory in bar", dev);
324 return;
325 }
326
327 base = pci_resource_start(dev, bar);
328 len = pci_resource_len(dev, bar);
329 p = ioremap_nocache(base, len);
330 if (p == NULL)
331 return;
332
333 /* Disable the CPU Interrupt */
334 writel(readl(p + NI8420_INT_ENABLE_REG) & ~(NI8420_INT_ENABLE_BIT),
335 p + NI8420_INT_ENABLE_REG);
336 iounmap(p);
337}
338
339
46a0fac9
SB		 340/* MITE registers */
341#define MITE_IOWBSR1 0xc4
342#define MITE_IOWCR1 0xf4
343#define MITE_LCIMR1 0x08
344#define MITE_LCIMR2 0x10
345
346#define MITE_LCIMR2_CLR_CPU_IE (1 << 30)
347
348static void __devexit pci_ni8430_exit(struct pci_dev *dev)
349{
350 void __iomem *p;
351 unsigned long base, len;
352 unsigned int bar = 0;
353
354 if ((pci_resource_flags(dev, bar) & IORESOURCE_MEM) == 0) {
355 moan_device("no memory in bar", dev);
356 return;
357 }
358
359 base = pci_resource_start(dev, bar);
360 len = pci_resource_len(dev, bar);
361 p = ioremap_nocache(base, len);
362 if (p == NULL)
363 return;
364
365 /* Disable the CPU Interrupt */
366 writel(MITE_LCIMR2_CLR_CPU_IE, p + MITE_LCIMR2);
367 iounmap(p);
368}
369
1da177e4
LT		 370/* SBS Technologies Inc. PMC-OCTPRO and P-OCTAL cards */
371static int
975a1a7d 372sbs_setup(struct serial_private *priv, const struct pciserial_board *board,
1da177e4
LT		 373 struct uart_port *port, int idx)
374{
375 unsigned int bar, offset = board->first_offset;
376
377 bar = 0;
378
379 if (idx < 4) {
380 /* first four channels map to 0, 0x100, 0x200, 0x300 */
381 offset += idx * board->uart_offset;
382 } else if (idx < 8) {
383 /* last four channels map to 0x1000, 0x1100, 0x1200, 0x1300 */
384 offset += idx * board->uart_offset + 0xC00;
385 } else /* we have only 8 ports on PMC-OCTALPRO */
386 return 1;
387
70db3d91 388 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 389}
390
391/*
392* This does initialization for PMC OCTALPRO cards:
393* maps the device memory, resets the UARTs (needed, bc
394* if the module is removed and inserted again, the card
395* is in the sleep mode) and enables global interrupt.
396*/
397
398/* global control register offset for SBS PMC-OctalPro */
399#define OCT_REG_CR_OFF 0x500
400
61a116ef 401static int sbs_init(struct pci_dev *dev)
1da177e4
LT		 402{
403 u8 __iomem *p;
404
24ed3aba 405 p = pci_ioremap_bar(dev, 0);
1da177e4
LT		 406
407 if (p == NULL)
408 return -ENOMEM;
409 /* Set bit-4 Control Register (UART RESET) in to reset the uarts */
5756ee99 410 writeb(0x10, p + OCT_REG_CR_OFF);
1da177e4 411 udelay(50);
5756ee99 412 writeb(0x0, p + OCT_REG_CR_OFF);
1da177e4
LT		 413
414 /* Set bit-2 (INTENABLE) of Control Register */
415 writeb(0x4, p + OCT_REG_CR_OFF);
416 iounmap(p);
417
418 return 0;
419}
420
421/*
422 * Disables the global interrupt of PMC-OctalPro
423 */
424
425static void __devexit sbs_exit(struct pci_dev *dev)
426{
427 u8 __iomem *p;
428
24ed3aba 429 p = pci_ioremap_bar(dev, 0);
5756ee99
AC		 430 /* FIXME: What if resource_len < OCT_REG_CR_OFF */
431 if (p != NULL)
1da177e4 432 writeb(0, p + OCT_REG_CR_OFF);
1da177e4
LT		 433 iounmap(p);
434}
435
436/*
437 * SIIG serial cards have an PCI interface chip which also controls
438 * the UART clocking frequency. Each UART can be clocked independently
25985edc 439 * (except cards equipped with 4 UARTs) and initial clocking settings
1da177e4
LT		 440 * are stored in the EEPROM chip. It can cause problems because this
441 * version of serial driver doesn't support differently clocked UART's
442 * on single PCI card. To prevent this, initialization functions set
443 * high frequency clocking for all UART's on given card. It is safe (I
444 * hope) because it doesn't touch EEPROM settings to prevent conflicts
445 * with other OSes (like M$ DOS).
446 *
447 * SIIG support added by Andrey Panin <pazke@donpac.ru>, 10/1999
5756ee99 448 *
1da177e4
LT		 449 * There is two family of SIIG serial cards with different PCI
450 * interface chip and different configuration methods:
451 * - 10x cards have control registers in IO and/or memory space;
452 * - 20x cards have control registers in standard PCI configuration space.
453 *
67d74b87
RK		 454 * Note: all 10x cards have PCI device ids 0x10..
455 * all 20x cards have PCI device ids 0x20..
456 *
fbc0dc0d
AP		 457 * There are also Quartet Serial cards which use Oxford Semiconductor
458 * 16954 quad UART PCI chip clocked by 18.432 MHz quartz.
459 *
1da177e4
LT		 460 * Note: some SIIG cards are probed by the parport_serial object.
461 */
462
463#define PCI_DEVICE_ID_SIIG_1S_10x (PCI_DEVICE_ID_SIIG_1S_10x_550 & 0xfffc)
464#define PCI_DEVICE_ID_SIIG_2S_10x (PCI_DEVICE_ID_SIIG_2S_10x_550 & 0xfff8)
465
466static int pci_siig10x_init(struct pci_dev *dev)
467{
468 u16 data;
469 void __iomem *p;
470
471 switch (dev->device & 0xfff8) {
472 case PCI_DEVICE_ID_SIIG_1S_10x: /* 1S */
473 data = 0xffdf;
474 break;
475 case PCI_DEVICE_ID_SIIG_2S_10x: /* 2S, 2S1P */
476 data = 0xf7ff;
477 break;
478 default: /* 1S1P, 4S */
479 data = 0xfffb;
480 break;
481 }
482
6f441fe9 483 p = ioremap_nocache(pci_resource_start(dev, 0), 0x80);
1da177e4
LT		 484 if (p == NULL)
485 return -ENOMEM;
486
487 writew(readw(p + 0x28) & data, p + 0x28);
488 readw(p + 0x28);
489 iounmap(p);
490 return 0;
491}
492
493#define PCI_DEVICE_ID_SIIG_2S_20x (PCI_DEVICE_ID_SIIG_2S_20x_550 & 0xfffc)
494#define PCI_DEVICE_ID_SIIG_2S1P_20x (PCI_DEVICE_ID_SIIG_2S1P_20x_550 & 0xfffc)
495
496static int pci_siig20x_init(struct pci_dev *dev)
497{
498 u8 data;
499
500 /* Change clock frequency for the first UART. */
501 pci_read_config_byte(dev, 0x6f, &data);
502 pci_write_config_byte(dev, 0x6f, data & 0xef);
503
504 /* If this card has 2 UART, we have to do the same with second UART. */
505 if (((dev->device & 0xfffc) == PCI_DEVICE_ID_SIIG_2S_20x) ||
506 ((dev->device & 0xfffc) == PCI_DEVICE_ID_SIIG_2S1P_20x)) {
507 pci_read_config_byte(dev, 0x73, &data);
508 pci_write_config_byte(dev, 0x73, data & 0xef);
509 }
510 return 0;
511}
512
67d74b87
RK		 513static int pci_siig_init(struct pci_dev *dev)
514{
515 unsigned int type = dev->device & 0xff00;
516
517 if (type == 0x1000)
518 return pci_siig10x_init(dev);
519 else if (type == 0x2000)
520 return pci_siig20x_init(dev);
521
522 moan_device("Unknown SIIG card", dev);
523 return -ENODEV;
524}
525
3ec9c594 526static int pci_siig_setup(struct serial_private *priv,
975a1a7d 527 const struct pciserial_board *board,
3ec9c594
AP		 528 struct uart_port *port, int idx)
529{
530 unsigned int bar = FL_GET_BASE(board->flags) + idx, offset = 0;
531
532 if (idx > 3) {
533 bar = 4;
534 offset = (idx - 4) * 8;
535 }
536
537 return setup_port(priv, port, bar, offset, 0);
538}
539
1da177e4
LT		 540/*
541 * Timedia has an explosion of boards, and to avoid the PCI table from
542 * growing *huge*, we use this function to collapse some 70 entries
543 * in the PCI table into one, for sanity's and compactness's sake.
544 */
e9422e09 545static const unsigned short timedia_single_port[] = {
1da177e4
LT		 546 0x4025, 0x4027, 0x4028, 0x5025, 0x5027, 0
547};
548
e9422e09 549static const unsigned short timedia_dual_port[] = {
1da177e4 550 0x0002, 0x4036, 0x4037, 0x4038, 0x4078, 0x4079, 0x4085,
5756ee99
AC		 551 0x4088, 0x4089, 0x5037, 0x5078, 0x5079, 0x5085, 0x6079,
552 0x7079, 0x8079, 0x8137, 0x8138, 0x8237, 0x8238, 0x9079,
1da177e4
LT		 553 0x9137, 0x9138, 0x9237, 0x9238, 0xA079, 0xB079, 0xC079,
554 0xD079, 0
555};
556
e9422e09 557static const unsigned short timedia_quad_port[] = {
5756ee99
AC		 558 0x4055, 0x4056, 0x4095, 0x4096, 0x5056, 0x8156, 0x8157,
559 0x8256, 0x8257, 0x9056, 0x9156, 0x9157, 0x9158, 0x9159,
1da177e4
LT		 560 0x9256, 0x9257, 0xA056, 0xA157, 0xA158, 0xA159, 0xB056,
561 0xB157, 0
562};
563
e9422e09 564static const unsigned short timedia_eight_port[] = {
5756ee99 565 0x4065, 0x4066, 0x5065, 0x5066, 0x8166, 0x9066, 0x9166,
1da177e4
LT		 566 0x9167, 0x9168, 0xA066, 0xA167, 0xA168, 0
567};
568
cb3592be 569static const struct timedia_struct {
1da177e4 570 int num;
e9422e09 571 const unsigned short *ids;
1da177e4
LT		 572} timedia_data[] = {
573 { 1, timedia_single_port },
574 { 2, timedia_dual_port },
575 { 4, timedia_quad_port },
e9422e09 576 { 8, timedia_eight_port }
1da177e4
LT		 577};
578
b9b24558
FB		 579/*
580 * There are nearly 70 different Timedia/SUNIX PCI serial devices. Instead of
581 * listing them individually, this driver merely grabs them all with
582 * PCI_ANY_ID. Some of these devices, however, also feature a parallel port,
583 * and should be left free to be claimed by parport_serial instead.
584 */
585static int pci_timedia_probe(struct pci_dev *dev)
586{
587 /*
588 * Check the third digit of the subdevice ID
589 * (0,2,3,5,6: serial only -- 7,8,9: serial + parallel)
590 */
591 if ((dev->subsystem_device & 0x00f0) >= 0x70) {
592 dev_info(&dev->dev,
593 "ignoring Timedia subdevice %04x for parport_serial\n",
594 dev->subsystem_device);
595 return -ENODEV;
596 }
597
598 return 0;
599}
600
61a116ef 601static int pci_timedia_init(struct pci_dev *dev)
1da177e4 602{
e9422e09 603 const unsigned short *ids;
1da177e4
LT		 604 int i, j;
605
e9422e09 606 for (i = 0; i < ARRAY_SIZE(timedia_data); i++) {
1da177e4
LT		 607 ids = timedia_data[i].ids;
608 for (j = 0; ids[j]; j++)
609 if (dev->subsystem_device == ids[j])
610 return timedia_data[i].num;
611 }
612 return 0;
613}
614
615/*
616 * Timedia/SUNIX uses a mixture of BARs and offsets
617 * Ugh, this is ugly as all hell --- TYT
618 */
619static int
975a1a7d
RK		 620pci_timedia_setup(struct serial_private *priv,
621 const struct pciserial_board *board,
1da177e4
LT		 622 struct uart_port *port, int idx)
623{
624 unsigned int bar = 0, offset = board->first_offset;
625
626 switch (idx) {
627 case 0:
628 bar = 0;
629 break;
630 case 1:
631 offset = board->uart_offset;
632 bar = 0;
633 break;
634 case 2:
635 bar = 1;
636 break;
637 case 3:
638 offset = board->uart_offset;
c2cd6d3c 639 /* FALLTHROUGH */
1da177e4
LT		 640 case 4: /* BAR 2 */
641 case 5: /* BAR 3 */
642 case 6: /* BAR 4 */
643 case 7: /* BAR 5 */
644 bar = idx - 2;
645 }
646
70db3d91 647 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 648}
649
650/*
651 * Some Titan cards are also a little weird
652 */
653static int
70db3d91 654titan_400l_800l_setup(struct serial_private *priv,
975a1a7d 655 const struct pciserial_board *board,
1da177e4
LT		 656 struct uart_port *port, int idx)
657{
658 unsigned int bar, offset = board->first_offset;
659
660 switch (idx) {
661 case 0:
662 bar = 1;
663 break;
664 case 1:
665 bar = 2;
666 break;
667 default:
668 bar = 4;
669 offset = (idx - 2) * board->uart_offset;
670 }
671
70db3d91 672 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 673}
674
61a116ef 675static int pci_xircom_init(struct pci_dev *dev)
1da177e4
LT		 676{
677 msleep(100);
678 return 0;
679}
680
04bf7e74
WP		 681static int pci_ni8420_init(struct pci_dev *dev)
682{
683 void __iomem *p;
684 unsigned long base, len;
685 unsigned int bar = 0;
686
687 if ((pci_resource_flags(dev, bar) & IORESOURCE_MEM) == 0) {
688 moan_device("no memory in bar", dev);
689 return 0;
690 }
691
692 base = pci_resource_start(dev, bar);
693 len = pci_resource_len(dev, bar);
694 p = ioremap_nocache(base, len);
695 if (p == NULL)
696 return -ENOMEM;
697
698 /* Enable CPU Interrupt */
699 writel(readl(p + NI8420_INT_ENABLE_REG) | NI8420_INT_ENABLE_BIT,
700 p + NI8420_INT_ENABLE_REG);
701
702 iounmap(p);
703 return 0;
704}
705
46a0fac9
SB		 706#define MITE_IOWBSR1_WSIZE 0xa
707#define MITE_IOWBSR1_WIN_OFFSET 0x800
708#define MITE_IOWBSR1_WENAB (1 << 7)
709#define MITE_LCIMR1_IO_IE_0 (1 << 24)
710#define MITE_LCIMR2_SET_CPU_IE (1 << 31)
711#define MITE_IOWCR1_RAMSEL_MASK 0xfffffffe
712
713static int pci_ni8430_init(struct pci_dev *dev)
714{
715 void __iomem *p;
716 unsigned long base, len;
717 u32 device_window;
718 unsigned int bar = 0;
719
720 if ((pci_resource_flags(dev, bar) & IORESOURCE_MEM) == 0) {
721 moan_device("no memory in bar", dev);
722 return 0;
723 }
724
725 base = pci_resource_start(dev, bar);
726 len = pci_resource_len(dev, bar);
727 p = ioremap_nocache(base, len);
728 if (p == NULL)
729 return -ENOMEM;
730
731 /* Set device window address and size in BAR0 */
732 device_window = ((base + MITE_IOWBSR1_WIN_OFFSET) & 0xffffff00)
733 | MITE_IOWBSR1_WENAB | MITE_IOWBSR1_WSIZE;
734 writel(device_window, p + MITE_IOWBSR1);
735
736 /* Set window access to go to RAMSEL IO address space */
737 writel((readl(p + MITE_IOWCR1) & MITE_IOWCR1_RAMSEL_MASK),
738 p + MITE_IOWCR1);
739
740 /* Enable IO Bus Interrupt 0 */
741 writel(MITE_LCIMR1_IO_IE_0, p + MITE_LCIMR1);
742
743 /* Enable CPU Interrupt */
744 writel(MITE_LCIMR2_SET_CPU_IE, p + MITE_LCIMR2);
745
746 iounmap(p);
747 return 0;
748}
749
750/* UART Port Control Register */
751#define NI8430_PORTCON 0x0f
752#define NI8430_PORTCON_TXVR_ENABLE (1 << 3)
753
754static int
bf538fe4
AC		 755pci_ni8430_setup(struct serial_private *priv,
756 const struct pciserial_board *board,
46a0fac9
SB		 757 struct uart_port *port, int idx)
758{
759 void __iomem *p;
760 unsigned long base, len;
761 unsigned int bar, offset = board->first_offset;
762
763 if (idx >= board->num_ports)
764 return 1;
765
766 bar = FL_GET_BASE(board->flags);
767 offset += idx * board->uart_offset;
768
769 base = pci_resource_start(priv->dev, bar);
770 len = pci_resource_len(priv->dev, bar);
771 p = ioremap_nocache(base, len);
772
7c9d440e 773 /* enable the transceiver */
46a0fac9
SB		 774 writeb(readb(p + offset + NI8430_PORTCON) | NI8430_PORTCON_TXVR_ENABLE,
775 p + offset + NI8430_PORTCON);
776
777 iounmap(p);
778
779 return setup_port(priv, port, bar, offset, board->reg_shift);
780}
781
7808edcd
NG		 782static int pci_netmos_9900_setup(struct serial_private *priv,
783 const struct pciserial_board *board,
784 struct uart_port *port, int idx)
785{
786 unsigned int bar;
787
788 if ((priv->dev->subsystem_device & 0xff00) == 0x3000) {
789 /* netmos apparently orders BARs by datasheet layout, so serial
790 * ports get BARs 0 and 3 (or 1 and 4 for memmapped)
791 */
792 bar = 3 * idx;
793
794 return setup_port(priv, port, bar, 0, board->reg_shift);
795 } else {
796 return pci_default_setup(priv, board, port, idx);
797 }
798}
799
800/* the 99xx series comes with a range of device IDs and a variety
801 * of capabilities:
802 *
803 * 9900 has varying capabilities and can cascade to sub-controllers
804 * (cascading should be purely internal)
805 * 9904 is hardwired with 4 serial ports
806 * 9912 and 9922 are hardwired with 2 serial ports
807 */
808static int pci_netmos_9900_numports(struct pci_dev *dev)
809{
810 unsigned int c = dev->class;
811 unsigned int pi;
812 unsigned short sub_serports;
813
814 pi = (c & 0xff);
815
816 if (pi == 2) {
817 return 1;
818 } else if ((pi == 0) &&
819 (dev->device == PCI_DEVICE_ID_NETMOS_9900)) {
820 /* two possibilities: 0x30ps encodes number of parallel and
821 * serial ports, or 0x1000 indicates *something*. This is not
822 * immediately obvious, since the 2s1p+4s configuration seems
823 * to offer all functionality on functions 0..2, while still
824 * advertising the same function 3 as the 4s+2s1p config.
825 */
826 sub_serports = dev->subsystem_device & 0xf;
827 if (sub_serports > 0) {
828 return sub_serports;
829 } else {
830 printk(KERN_NOTICE "NetMos/Mostech serial driver ignoring port on ambiguous config.\n");
831 return 0;
832 }
833 }
834
835 moan_device("unknown NetMos/Mostech program interface", dev);
836 return 0;
837}
46a0fac9 838
61a116ef 839static int pci_netmos_init(struct pci_dev *dev)
1da177e4
LT		 840{
841 /* subdevice 0x00PS means <P> parallel, <S> serial */
842 unsigned int num_serial = dev->subsystem_device & 0xf;
843
ac6ec5b1
IS		 844 if ((dev->device == PCI_DEVICE_ID_NETMOS_9901) ||
845 (dev->device == PCI_DEVICE_ID_NETMOS_9865))
c4285b47 846 return 0;
7808edcd 847
25cf9bc1
JS		 848 if (dev->subsystem_vendor == PCI_VENDOR_ID_IBM &&
849 dev->subsystem_device == 0x0299)
850 return 0;
851
7808edcd
NG		 852 switch (dev->device) { /* FALLTHROUGH on all */
853 case PCI_DEVICE_ID_NETMOS_9904:
854 case PCI_DEVICE_ID_NETMOS_9912:
855 case PCI_DEVICE_ID_NETMOS_9922:
856 case PCI_DEVICE_ID_NETMOS_9900:
857 num_serial = pci_netmos_9900_numports(dev);
858 break;
859
860 default:
861 if (num_serial == 0 ) {
862 moan_device("unknown NetMos/Mostech device", dev);
863 }
864 }
865
1da177e4
LT		 866 if (num_serial == 0)
867 return -ENODEV;
7808edcd 868
1da177e4
LT		 869 return num_serial;
870}
871
84f8c6fc 872/*
84f8c6fc
NV		 873 * These chips are available with optionally one parallel port and up to
874 * two serial ports. Unfortunately they all have the same product id.
875 *
876 * Basic configuration is done over a region of 32 I/O ports. The base
877 * ioport is called INTA or INTC, depending on docs/other drivers.
878 *
879 * The region of the 32 I/O ports is configured in POSIO0R...
880 */
881
882/* registers */
883#define ITE_887x_MISCR 0x9c
884#define ITE_887x_INTCBAR 0x78
885#define ITE_887x_UARTBAR 0x7c
886#define ITE_887x_PS0BAR 0x10
887#define ITE_887x_POSIO0 0x60
888
889/* I/O space size */
890#define ITE_887x_IOSIZE 32
891/* I/O space size (bits 26-24; 8 bytes = 011b) */
892#define ITE_887x_POSIO_IOSIZE_8 (3 << 24)
893/* I/O space size (bits 26-24; 32 bytes = 101b) */
894#define ITE_887x_POSIO_IOSIZE_32 (5 << 24)
895/* Decoding speed (1 = slow, 2 = medium, 3 = fast) */
896#define ITE_887x_POSIO_SPEED (3 << 29)
897/* enable IO_Space bit */
898#define ITE_887x_POSIO_ENABLE (1 << 31)
899
f79abb82 900static int pci_ite887x_init(struct pci_dev *dev)
84f8c6fc
NV		 901{
902 /* inta_addr are the configuration addresses of the ITE */
903 static const short inta_addr[] = { 0x2a0, 0x2c0, 0x220, 0x240, 0x1e0,
904 0x200, 0x280, 0 };
905 int ret, i, type;
906 struct resource *iobase = NULL;
907 u32 miscr, uartbar, ioport;
908
909 /* search for the base-ioport */
910 i = 0;
911 while (inta_addr[i] && iobase == NULL) {
912 iobase = request_region(inta_addr[i], ITE_887x_IOSIZE,
913 "ite887x");
914 if (iobase != NULL) {
915 /* write POSIO0R - speed | size | ioport */
916 pci_write_config_dword(dev, ITE_887x_POSIO0,
917 ITE_887x_POSIO_ENABLE | ITE_887x_POSIO_SPEED |
918 ITE_887x_POSIO_IOSIZE_32 | inta_addr[i]);
919 /* write INTCBAR - ioport */
5756ee99
AC		 920 pci_write_config_dword(dev, ITE_887x_INTCBAR,
921 inta_addr[i]);
84f8c6fc
NV		 922 ret = inb(inta_addr[i]);
923 if (ret != 0xff) {
924 /* ioport connected */
925 break;
926 }
927 release_region(iobase->start, ITE_887x_IOSIZE);
928 iobase = NULL;
929 }
930 i++;
931 }
932
933 if (!inta_addr[i]) {
934 printk(KERN_ERR "ite887x: could not find iobase\n");
935 return -ENODEV;
936 }
937
938 /* start of undocumented type checking (see parport_pc.c) */
939 type = inb(iobase->start + 0x18) & 0x0f;
940
941 switch (type) {
942 case 0x2: /* ITE8871 (1P) */
943 case 0xa: /* ITE8875 (1P) */
944 ret = 0;
945 break;
946 case 0xe: /* ITE8872 (2S1P) */
947 ret = 2;
948 break;
949 case 0x6: /* ITE8873 (1S) */
950 ret = 1;
951 break;
952 case 0x8: /* ITE8874 (2S) */
953 ret = 2;
954 break;
955 default:
956 moan_device("Unknown ITE887x", dev);
957 ret = -ENODEV;
958 }
959
960 /* configure all serial ports */
961 for (i = 0; i < ret; i++) {
962 /* read the I/O port from the device */
963 pci_read_config_dword(dev, ITE_887x_PS0BAR + (0x4 * (i + 1)),
964 &ioport);
965 ioport &= 0x0000FF00; /* the actual base address */
966 pci_write_config_dword(dev, ITE_887x_POSIO0 + (0x4 * (i + 1)),
967 ITE_887x_POSIO_ENABLE | ITE_887x_POSIO_SPEED |
968 ITE_887x_POSIO_IOSIZE_8 | ioport);
969
970 /* write the ioport to the UARTBAR */
971 pci_read_config_dword(dev, ITE_887x_UARTBAR, &uartbar);
972 uartbar &= ~(0xffff << (16 * i)); /* clear half the reg */
973 uartbar |= (ioport << (16 * i)); /* set the ioport */
974 pci_write_config_dword(dev, ITE_887x_UARTBAR, uartbar);
975
976 /* get current config */
977 pci_read_config_dword(dev, ITE_887x_MISCR, &miscr);
978 /* disable interrupts (UARTx_Routing[3:0]) */
979 miscr &= ~(0xf << (12 - 4 * i));
980 /* activate the UART (UARTx_En) */
981 miscr |= 1 << (23 - i);
982 /* write new config with activated UART */
983 pci_write_config_dword(dev, ITE_887x_MISCR, miscr);
984 }
985
986 if (ret <= 0) {
987 /* the device has no UARTs if we get here */
988 release_region(iobase->start, ITE_887x_IOSIZE);
989 }
990
991 return ret;
992}
993
994static void __devexit pci_ite887x_exit(struct pci_dev *dev)
995{
996 u32 ioport;
997 /* the ioport is bit 0-15 in POSIO0R */
998 pci_read_config_dword(dev, ITE_887x_POSIO0, &ioport);
999 ioport &= 0xffff;
1000 release_region(ioport, ITE_887x_IOSIZE);
1001}
1002
9f2a036a
RK		 1003/*
1004 * Oxford Semiconductor Inc.
1005 * Check that device is part of the Tornado range of devices, then determine
1006 * the number of ports available on the device.
1007 */
1008static int pci_oxsemi_tornado_init(struct pci_dev *dev)
1009{
1010 u8 __iomem *p;
1011 unsigned long deviceID;
1012 unsigned int number_uarts = 0;
1013
1014 /* OxSemi Tornado devices are all 0xCxxx */
1015 if (dev->vendor == PCI_VENDOR_ID_OXSEMI &&
1016 (dev->device & 0xF000) != 0xC000)
1017 return 0;
1018
1019 p = pci_iomap(dev, 0, 5);
1020 if (p == NULL)
1021 return -ENOMEM;
1022
1023 deviceID = ioread32(p);
1024 /* Tornado device */
1025 if (deviceID == 0x07000200) {
1026 number_uarts = ioread8(p + 4);
1027 printk(KERN_DEBUG
1028 "%d ports detected on Oxford PCI Express device\n",
1029 number_uarts);
1030 }
1031 pci_iounmap(dev, p);
1032 return number_uarts;
1033}
1034
1da177e4 1035static int
975a1a7d
RK		 1036pci_default_setup(struct serial_private *priv,
1037 const struct pciserial_board *board,
1da177e4
LT		 1038 struct uart_port *port, int idx)
1039{
1040 unsigned int bar, offset = board->first_offset, maxnr;
1041
1042 bar = FL_GET_BASE(board->flags);
1043 if (board->flags & FL_BASE_BARS)
1044 bar += idx;
1045 else
1046 offset += idx * board->uart_offset;
1047
2427ddd8
GKH		 1048 maxnr = (pci_resource_len(priv->dev, bar) - board->first_offset) >>
1049 (board->reg_shift + 3);
1da177e4
LT		 1050
1051 if (board->flags & FL_REGION_SZ_CAP && idx >= maxnr)
1052 return 1;
5756ee99 1053
70db3d91 1054 return setup_port(priv, port, bar, offset, board->reg_shift);
1da177e4
LT		 1055}
1056
095e24b0
DB		 1057static int
1058ce4100_serial_setup(struct serial_private *priv,
1059 const struct pciserial_board *board,
1060 struct uart_port *port, int idx)
1061{
1062 int ret;
1063
1064 ret = setup_port(priv, port, 0, 0, board->reg_shift);
1065 port->iotype = UPIO_MEM32;
1066 port->type = PORT_XSCALE;
1067 port->flags = (port->flags | UPF_FIXED_PORT | UPF_FIXED_TYPE);
1068 port->regshift = 2;
1069
1070 return ret;
1071}
1072
d9a0fbfd
AP		 1073static int
1074pci_omegapci_setup(struct serial_private *priv,
1798ca13 1075 const struct pciserial_board *board,
d9a0fbfd
AP		 1076 struct uart_port *port, int idx)
1077{
1078 return setup_port(priv, port, 2, idx * 8, 0);
1079}
1080
b6adea33
MCC		 1081static int skip_tx_en_setup(struct serial_private *priv,
1082 const struct pciserial_board *board,
1083 struct uart_port *port, int idx)
1084{
1085 port->flags |= UPF_NO_TXEN_TEST;
1086 printk(KERN_DEBUG "serial8250: skipping TxEn test for device "
1087 "[%04x:%04x] subsystem [%04x:%04x]\n",
1088 priv->dev->vendor,
1089 priv->dev->device,
1090 priv->dev->subsystem_vendor,
1091 priv->dev->subsystem_device);
1092
1093 return pci_default_setup(priv, board, port, idx);
1094}
1095
0ad372b9
SM		 1096static void kt_handle_break(struct uart_port *p)
1097{
1098 struct uart_8250_port *up =
1099 container_of(p, struct uart_8250_port, port);
1100 /*
1101 * On receipt of a BI, serial device in Intel ME (Intel
1102 * management engine) needs to have its fifos cleared for sane
1103 * SOL (Serial Over Lan) output.
1104 */
1105 serial8250_clear_and_reinit_fifos(up);
1106}
1107
1108static unsigned int kt_serial_in(struct uart_port *p, int offset)
1109{
1110 struct uart_8250_port *up =
1111 container_of(p, struct uart_8250_port, port);
1112 unsigned int val;
1113
1114 /*
1115 * When the Intel ME (management engine) gets reset its serial
1116 * port registers could return 0 momentarily. Functions like
1117 * serial8250_console_write, read and save the IER, perform
1118 * some operation and then restore it. In order to avoid
1119 * setting IER register inadvertently to 0, if the value read
1120 * is 0, double check with ier value in uart_8250_port and use
1121 * that instead. up->ier should be the same value as what is
1122 * currently configured.
1123 */
1124 val = inb(p->iobase + offset);
1125 if (offset == UART_IER) {
1126 if (val == 0)
1127 val = up->ier;
1128 }
1129 return val;
1130}
1131
bc02d15a
DW		 1132static int kt_serial_setup(struct serial_private *priv,
1133 const struct pciserial_board *board,
1134 struct uart_port *port, int idx)
1135{
1136 port->flags |= UPF_BUG_THRE;
0ad372b9
SM		 1137 port->serial_in = kt_serial_in;
1138 port->handle_break = kt_handle_break;
bc02d15a
DW		 1139 return skip_tx_en_setup(priv, board, port, idx);
1140}
1141
eb7073db
TM		 1142static int pci_eg20t_init(struct pci_dev *dev)
1143{
1144#if defined(CONFIG_SERIAL_PCH_UART) || defined(CONFIG_SERIAL_PCH_UART_MODULE)
1145 return -ENODEV;
1146#else
1147 return 0;
1148#endif
1149}
1150
06315348
SH		 1151static int
1152pci_xr17c154_setup(struct serial_private *priv,
1153 const struct pciserial_board *board,
1154 struct uart_port *port, int idx)
1155{
1156 port->flags |= UPF_EXAR_EFR;
1157 return pci_default_setup(priv, board, port, idx);
1158}
1159
1da177e4
LT		 1160#define PCI_VENDOR_ID_SBSMODULARIO 0x124B
1161#define PCI_SUBVENDOR_ID_SBSMODULARIO 0x124B
1162#define PCI_DEVICE_ID_OCTPRO 0x0001
1163#define PCI_SUBDEVICE_ID_OCTPRO232 0x0108
1164#define PCI_SUBDEVICE_ID_OCTPRO422 0x0208
1165#define PCI_SUBDEVICE_ID_POCTAL232 0x0308
1166#define PCI_SUBDEVICE_ID_POCTAL422 0x0408
78d70d48 1167#define PCI_VENDOR_ID_ADVANTECH 0x13fe
095e24b0 1168#define PCI_DEVICE_ID_INTEL_CE4100_UART 0x2e66
78d70d48 1169#define PCI_DEVICE_ID_ADVANTECH_PCI3620 0x3620
66169ad1
YY		 1170#define PCI_DEVICE_ID_TITAN_200I 0x8028
1171#define PCI_DEVICE_ID_TITAN_400I 0x8048
1172#define PCI_DEVICE_ID_TITAN_800I 0x8088
1173#define PCI_DEVICE_ID_TITAN_800EH 0xA007
1174#define PCI_DEVICE_ID_TITAN_800EHB 0xA008
1175#define PCI_DEVICE_ID_TITAN_400EH 0xA009
1176#define PCI_DEVICE_ID_TITAN_100E 0xA010
1177#define PCI_DEVICE_ID_TITAN_200E 0xA012
1178#define PCI_DEVICE_ID_TITAN_400E 0xA013
1179#define PCI_DEVICE_ID_TITAN_800E 0xA014
1180#define PCI_DEVICE_ID_TITAN_200EI 0xA016
1181#define PCI_DEVICE_ID_TITAN_200EISI 0xA017
1e9deb11
YY		 1182#define PCI_DEVICE_ID_TITAN_400V3 0xA310
1183#define PCI_DEVICE_ID_TITAN_410V3 0xA312
1184#define PCI_DEVICE_ID_TITAN_800V3 0xA314
1185#define PCI_DEVICE_ID_TITAN_800V3B 0xA315
e847003f 1186#define PCI_DEVICE_ID_OXSEMI_16PCI958 0x9538
aa273ae5 1187#define PCIE_DEVICE_ID_NEO_2_OX_IBM 0x00F6
d9a0fbfd 1188#define PCI_DEVICE_ID_PLX_CRONYX_OMEGA 0xc001
bc02d15a 1189#define PCI_DEVICE_ID_INTEL_PATSBURG_KT 0x1d3d
1da177e4 1190
b76c5a07
CB		 1191/* Unknown vendors/cards - this should not be in linux/pci_ids.h */
1192#define PCI_SUBDEVICE_ID_UNKNOWN_0x1584 0x1584
1193
1da177e4
LT		 1194/*
1195 * Master list of serial port init/setup/exit quirks.
1196 * This does not describe the general nature of the port.
1197 * (ie, baud base, number and location of ports, etc)
1198 *
1199 * This list is ordered alphabetically by vendor then device.
1200 * Specific entries must come before more generic entries.
1201 */
7a63ce5a 1202static struct pci_serial_quirk pci_serial_quirks[] __refdata = {
02c9b5cf
KJ		 1203 /*
1204 * ADDI-DATA GmbH communication cards <info@addi-data.com>
1205 */
1206 {
1207 .vendor = PCI_VENDOR_ID_ADDIDATA_OLD,
1208 .device = PCI_DEVICE_ID_ADDIDATA_APCI7800,
1209 .subvendor = PCI_ANY_ID,
1210 .subdevice = PCI_ANY_ID,
1211 .setup = addidata_apci7800_setup,
1212 },
1da177e4 1213 /*
61a116ef 1214 * AFAVLAB cards - these may be called via parport_serial
1da177e4
LT		 1215 * It is not clear whether this applies to all products.
1216 */
1217 {
1218 .vendor = PCI_VENDOR_ID_AFAVLAB,
1219 .device = PCI_ANY_ID,
1220 .subvendor = PCI_ANY_ID,
1221 .subdevice = PCI_ANY_ID,
1222 .setup = afavlab_setup,
1223 },
1224 /*
1225 * HP Diva
1226 */
1227 {
1228 .vendor = PCI_VENDOR_ID_HP,
1229 .device = PCI_DEVICE_ID_HP_DIVA,
1230 .subvendor = PCI_ANY_ID,
1231 .subdevice = PCI_ANY_ID,
1232 .init = pci_hp_diva_init,
1233 .setup = pci_hp_diva_setup,
1234 },
1235 /*
1236 * Intel
1237 */
1238 {
1239 .vendor = PCI_VENDOR_ID_INTEL,
1240 .device = PCI_DEVICE_ID_INTEL_80960_RP,
1241 .subvendor = 0xe4bf,
1242 .subdevice = PCI_ANY_ID,
1243 .init = pci_inteli960ni_init,
1244 .setup = pci_default_setup,
1245 },
b6adea33
MCC		 1246 {
1247 .vendor = PCI_VENDOR_ID_INTEL,
1248 .device = PCI_DEVICE_ID_INTEL_8257X_SOL,
1249 .subvendor = PCI_ANY_ID,
1250 .subdevice = PCI_ANY_ID,
1251 .setup = skip_tx_en_setup,
1252 },
1253 {
1254 .vendor = PCI_VENDOR_ID_INTEL,
1255 .device = PCI_DEVICE_ID_INTEL_82573L_SOL,
1256 .subvendor = PCI_ANY_ID,
1257 .subdevice = PCI_ANY_ID,
1258 .setup = skip_tx_en_setup,
1259 },
1260 {
1261 .vendor = PCI_VENDOR_ID_INTEL,
1262 .device = PCI_DEVICE_ID_INTEL_82573E_SOL,
1263 .subvendor = PCI_ANY_ID,
1264 .subdevice = PCI_ANY_ID,
1265 .setup = skip_tx_en_setup,
1266 },
095e24b0
DB		 1267 {
1268 .vendor = PCI_VENDOR_ID_INTEL,
1269 .device = PCI_DEVICE_ID_INTEL_CE4100_UART,
1270 .subvendor = PCI_ANY_ID,
1271 .subdevice = PCI_ANY_ID,
1272 .setup = ce4100_serial_setup,
1273 },
bc02d15a
DW		 1274 {
1275 .vendor = PCI_VENDOR_ID_INTEL,
1276 .device = PCI_DEVICE_ID_INTEL_PATSBURG_KT,
1277 .subvendor = PCI_ANY_ID,
1278 .subdevice = PCI_ANY_ID,
1279 .setup = kt_serial_setup,
1280 },
84f8c6fc
NV		 1281 /*
1282 * ITE
1283 */
1284 {
1285 .vendor = PCI_VENDOR_ID_ITE,
1286 .device = PCI_DEVICE_ID_ITE_8872,
1287 .subvendor = PCI_ANY_ID,
1288 .subdevice = PCI_ANY_ID,
1289 .init = pci_ite887x_init,
1290 .setup = pci_default_setup,
1291 .exit = __devexit_p(pci_ite887x_exit),
1292 },
46a0fac9
SB		 1293 /*
1294 * National Instruments
1295 */
04bf7e74
WP		 1296 {
1297 .vendor = PCI_VENDOR_ID_NI,
1298 .device = PCI_DEVICE_ID_NI_PCI23216,
1299 .subvendor = PCI_ANY_ID,
1300 .subdevice = PCI_ANY_ID,
1301 .init = pci_ni8420_init,
1302 .setup = pci_default_setup,
1303 .exit = __devexit_p(pci_ni8420_exit),
1304 },
1305 {
1306 .vendor = PCI_VENDOR_ID_NI,
1307 .device = PCI_DEVICE_ID_NI_PCI2328,
1308 .subvendor = PCI_ANY_ID,
1309 .subdevice = PCI_ANY_ID,
1310 .init = pci_ni8420_init,
1311 .setup = pci_default_setup,
1312 .exit = __devexit_p(pci_ni8420_exit),
1313 },
1314 {
1315 .vendor = PCI_VENDOR_ID_NI,
1316 .device = PCI_DEVICE_ID_NI_PCI2324,
1317 .subvendor = PCI_ANY_ID,
1318 .subdevice = PCI_ANY_ID,
1319 .init = pci_ni8420_init,
1320 .setup = pci_default_setup,
1321 .exit = __devexit_p(pci_ni8420_exit),
1322 },
1323 {
1324 .vendor = PCI_VENDOR_ID_NI,
1325 .device = PCI_DEVICE_ID_NI_PCI2322,
1326 .subvendor = PCI_ANY_ID,
1327 .subdevice = PCI_ANY_ID,
1328 .init = pci_ni8420_init,
1329 .setup = pci_default_setup,
1330 .exit = __devexit_p(pci_ni8420_exit),
1331 },
1332 {
1333 .vendor = PCI_VENDOR_ID_NI,
1334 .device = PCI_DEVICE_ID_NI_PCI2324I,
1335 .subvendor = PCI_ANY_ID,
1336 .subdevice = PCI_ANY_ID,
1337 .init = pci_ni8420_init,
1338 .setup = pci_default_setup,
1339 .exit = __devexit_p(pci_ni8420_exit),
1340 },
1341 {
1342 .vendor = PCI_VENDOR_ID_NI,
1343 .device = PCI_DEVICE_ID_NI_PCI2322I,
1344 .subvendor = PCI_ANY_ID,
1345 .subdevice = PCI_ANY_ID,
1346 .init = pci_ni8420_init,
1347 .setup = pci_default_setup,
1348 .exit = __devexit_p(pci_ni8420_exit),
1349 },
1350 {
1351 .vendor = PCI_VENDOR_ID_NI,
1352 .device = PCI_DEVICE_ID_NI_PXI8420_23216,
1353 .subvendor = PCI_ANY_ID,
1354 .subdevice = PCI_ANY_ID,
1355 .init = pci_ni8420_init,
1356 .setup = pci_default_setup,
1357 .exit = __devexit_p(pci_ni8420_exit),
1358 },
1359 {
1360 .vendor = PCI_VENDOR_ID_NI,
1361 .device = PCI_DEVICE_ID_NI_PXI8420_2328,
1362 .subvendor = PCI_ANY_ID,
1363 .subdevice = PCI_ANY_ID,
1364 .init = pci_ni8420_init,
1365 .setup = pci_default_setup,
1366 .exit = __devexit_p(pci_ni8420_exit),
1367 },
1368 {
1369 .vendor = PCI_VENDOR_ID_NI,
1370 .device = PCI_DEVICE_ID_NI_PXI8420_2324,
1371 .subvendor = PCI_ANY_ID,
1372 .subdevice = PCI_ANY_ID,
1373 .init = pci_ni8420_init,
1374 .setup = pci_default_setup,
1375 .exit = __devexit_p(pci_ni8420_exit),
1376 },
1377 {
1378 .vendor = PCI_VENDOR_ID_NI,
1379 .device = PCI_DEVICE_ID_NI_PXI8420_2322,
1380 .subvendor = PCI_ANY_ID,
1381 .subdevice = PCI_ANY_ID,
1382 .init = pci_ni8420_init,
1383 .setup = pci_default_setup,
1384 .exit = __devexit_p(pci_ni8420_exit),
1385 },
1386 {
1387 .vendor = PCI_VENDOR_ID_NI,
1388 .device = PCI_DEVICE_ID_NI_PXI8422_2324,
1389 .subvendor = PCI_ANY_ID,
1390 .subdevice = PCI_ANY_ID,
1391 .init = pci_ni8420_init,
1392 .setup = pci_default_setup,
1393 .exit = __devexit_p(pci_ni8420_exit),
1394 },
1395 {
1396 .vendor = PCI_VENDOR_ID_NI,
1397 .device = PCI_DEVICE_ID_NI_PXI8422_2322,
1398 .subvendor = PCI_ANY_ID,
1399 .subdevice = PCI_ANY_ID,
1400 .init = pci_ni8420_init,
1401 .setup = pci_default_setup,
1402 .exit = __devexit_p(pci_ni8420_exit),
1403 },
46a0fac9
SB		 1404 {
1405 .vendor = PCI_VENDOR_ID_NI,
1406 .device = PCI_ANY_ID,
1407 .subvendor = PCI_ANY_ID,
1408 .subdevice = PCI_ANY_ID,
1409 .init = pci_ni8430_init,
1410 .setup = pci_ni8430_setup,
1411 .exit = __devexit_p(pci_ni8430_exit),
1412 },
1da177e4
LT		 1413 /*
1414 * Panacom
1415 */
1416 {
1417 .vendor = PCI_VENDOR_ID_PANACOM,
1418 .device = PCI_DEVICE_ID_PANACOM_QUADMODEM,
1419 .subvendor = PCI_ANY_ID,
1420 .subdevice = PCI_ANY_ID,
1421 .init = pci_plx9050_init,
1422 .setup = pci_default_setup,
1423 .exit = __devexit_p(pci_plx9050_exit),
5756ee99 1424 },
1da177e4
LT		 1425 {
1426 .vendor = PCI_VENDOR_ID_PANACOM,
1427 .device = PCI_DEVICE_ID_PANACOM_DUALMODEM,
1428 .subvendor = PCI_ANY_ID,
1429 .subdevice = PCI_ANY_ID,
1430 .init = pci_plx9050_init,
1431 .setup = pci_default_setup,
1432 .exit = __devexit_p(pci_plx9050_exit),
1433 },
1434 /*
1435 * PLX
1436 */
48212008
TH		 1437 {
1438 .vendor = PCI_VENDOR_ID_PLX,
1439 .device = PCI_DEVICE_ID_PLX_9030,
1440 .subvendor = PCI_SUBVENDOR_ID_PERLE,
1441 .subdevice = PCI_ANY_ID,
1442 .setup = pci_default_setup,
1443 },
add7b58e
BH		 1444 {
1445 .vendor = PCI_VENDOR_ID_PLX,
1446 .device = PCI_DEVICE_ID_PLX_9050,
1447 .subvendor = PCI_SUBVENDOR_ID_EXSYS,
1448 .subdevice = PCI_SUBDEVICE_ID_EXSYS_4055,
1449 .init = pci_plx9050_init,
1450 .setup = pci_default_setup,
1451 .exit = __devexit_p(pci_plx9050_exit),
1452 },
1da177e4
LT		 1453 {
1454 .vendor = PCI_VENDOR_ID_PLX,
1455 .device = PCI_DEVICE_ID_PLX_9050,
1456 .subvendor = PCI_SUBVENDOR_ID_KEYSPAN,
1457 .subdevice = PCI_SUBDEVICE_ID_KEYSPAN_SX2,
1458 .init = pci_plx9050_init,
1459 .setup = pci_default_setup,
1460 .exit = __devexit_p(pci_plx9050_exit),
1461 },
b76c5a07
CB		 1462 {
1463 .vendor = PCI_VENDOR_ID_PLX,
1464 .device = PCI_DEVICE_ID_PLX_9050,
1465 .subvendor = PCI_VENDOR_ID_PLX,
1466 .subdevice = PCI_SUBDEVICE_ID_UNKNOWN_0x1584,
1467 .init = pci_plx9050_init,
1468 .setup = pci_default_setup,
1469 .exit = __devexit_p(pci_plx9050_exit),
1470 },
1da177e4
LT		 1471 {
1472 .vendor = PCI_VENDOR_ID_PLX,
1473 .device = PCI_DEVICE_ID_PLX_ROMULUS,
1474 .subvendor = PCI_VENDOR_ID_PLX,
1475 .subdevice = PCI_DEVICE_ID_PLX_ROMULUS,
1476 .init = pci_plx9050_init,
1477 .setup = pci_default_setup,
1478 .exit = __devexit_p(pci_plx9050_exit),
1479 },
1480 /*
1481 * SBS Technologies, Inc., PMC-OCTALPRO 232
1482 */
1483 {
1484 .vendor = PCI_VENDOR_ID_SBSMODULARIO,
1485 .device = PCI_DEVICE_ID_OCTPRO,
1486 .subvendor = PCI_SUBVENDOR_ID_SBSMODULARIO,
1487 .subdevice = PCI_SUBDEVICE_ID_OCTPRO232,
1488 .init = sbs_init,
1489 .setup = sbs_setup,
1490 .exit = __devexit_p(sbs_exit),
1491 },
1492 /*
1493 * SBS Technologies, Inc., PMC-OCTALPRO 422
1494 */
1495 {
1496 .vendor = PCI_VENDOR_ID_SBSMODULARIO,
1497 .device = PCI_DEVICE_ID_OCTPRO,
1498 .subvendor = PCI_SUBVENDOR_ID_SBSMODULARIO,
1499 .subdevice = PCI_SUBDEVICE_ID_OCTPRO422,
1500 .init = sbs_init,
1501 .setup = sbs_setup,
1502 .exit = __devexit_p(sbs_exit),
1503 },
1504 /*
1505 * SBS Technologies, Inc., P-Octal 232
1506 */
1507 {
1508 .vendor = PCI_VENDOR_ID_SBSMODULARIO,
1509 .device = PCI_DEVICE_ID_OCTPRO,
1510 .subvendor = PCI_SUBVENDOR_ID_SBSMODULARIO,
1511 .subdevice = PCI_SUBDEVICE_ID_POCTAL232,
1512 .init = sbs_init,
1513 .setup = sbs_setup,
1514 .exit = __devexit_p(sbs_exit),
1515 },
1516 /*
1517 * SBS Technologies, Inc., P-Octal 422
1518 */
1519 {
1520 .vendor = PCI_VENDOR_ID_SBSMODULARIO,
1521 .device = PCI_DEVICE_ID_OCTPRO,
1522 .subvendor = PCI_SUBVENDOR_ID_SBSMODULARIO,
1523 .subdevice = PCI_SUBDEVICE_ID_POCTAL422,
1524 .init = sbs_init,
1525 .setup = sbs_setup,
1526 .exit = __devexit_p(sbs_exit),
1527 },
1da177e4 1528 /*
61a116ef 1529 * SIIG cards - these may be called via parport_serial
1da177e4
LT		 1530 */
1531 {
1532 .vendor = PCI_VENDOR_ID_SIIG,
67d74b87 1533 .device = PCI_ANY_ID,
1da177e4
LT		 1534 .subvendor = PCI_ANY_ID,
1535 .subdevice = PCI_ANY_ID,
67d74b87 1536 .init = pci_siig_init,
3ec9c594 1537 .setup = pci_siig_setup,
1da177e4
LT		 1538 },
1539 /*
1540 * Titan cards
1541 */
1542 {
1543 .vendor = PCI_VENDOR_ID_TITAN,
1544 .device = PCI_DEVICE_ID_TITAN_400L,
1545 .subvendor = PCI_ANY_ID,
1546 .subdevice = PCI_ANY_ID,
1547 .setup = titan_400l_800l_setup,
1548 },
1549 {
1550 .vendor = PCI_VENDOR_ID_TITAN,
1551 .device = PCI_DEVICE_ID_TITAN_800L,
1552 .subvendor = PCI_ANY_ID,
1553 .subdevice = PCI_ANY_ID,
1554 .setup = titan_400l_800l_setup,
1555 },
1556 /*
1557 * Timedia cards
1558 */
1559 {
1560 .vendor = PCI_VENDOR_ID_TIMEDIA,
1561 .device = PCI_DEVICE_ID_TIMEDIA_1889,
1562 .subvendor = PCI_VENDOR_ID_TIMEDIA,
1563 .subdevice = PCI_ANY_ID,
b9b24558 1564 .probe = pci_timedia_probe,
1da177e4
LT		 1565 .init = pci_timedia_init,
1566 .setup = pci_timedia_setup,
1567 },
1568 {
1569 .vendor = PCI_VENDOR_ID_TIMEDIA,
1570 .device = PCI_ANY_ID,
1571 .subvendor = PCI_ANY_ID,
1572 .subdevice = PCI_ANY_ID,
1573 .setup = pci_timedia_setup,
1574 },
06315348
SH		 1575 /*
1576 * Exar cards
1577 */
1578 {
1579 .vendor = PCI_VENDOR_ID_EXAR,
1580 .device = PCI_DEVICE_ID_EXAR_XR17C152,
1581 .subvendor = PCI_ANY_ID,
1582 .subdevice = PCI_ANY_ID,
1583 .setup = pci_xr17c154_setup,
1584 },
1585 {
1586 .vendor = PCI_VENDOR_ID_EXAR,
1587 .device = PCI_DEVICE_ID_EXAR_XR17C154,
1588 .subvendor = PCI_ANY_ID,
1589 .subdevice = PCI_ANY_ID,
1590 .setup = pci_xr17c154_setup,
1591 },
1592 {
1593 .vendor = PCI_VENDOR_ID_EXAR,
1594 .device = PCI_DEVICE_ID_EXAR_XR17C158,
1595 .subvendor = PCI_ANY_ID,
1596 .subdevice = PCI_ANY_ID,
1597 .setup = pci_xr17c154_setup,
1598 },
1da177e4
LT		 1599 /*
1600 * Xircom cards
1601 */
1602 {
1603 .vendor = PCI_VENDOR_ID_XIRCOM,
1604 .device = PCI_DEVICE_ID_XIRCOM_X3201_MDM,
1605 .subvendor = PCI_ANY_ID,
1606 .subdevice = PCI_ANY_ID,
1607 .init = pci_xircom_init,
1608 .setup = pci_default_setup,
1609 },
1610 /*
61a116ef 1611 * Netmos cards - these may be called via parport_serial
1da177e4
LT		 1612 */
1613 {
1614 .vendor = PCI_VENDOR_ID_NETMOS,
1615 .device = PCI_ANY_ID,
1616 .subvendor = PCI_ANY_ID,
1617 .subdevice = PCI_ANY_ID,
1618 .init = pci_netmos_init,
7808edcd 1619 .setup = pci_netmos_9900_setup,
1da177e4 1620 },
9f2a036a 1621 /*
aa273ae5 1622 * For Oxford Semiconductor Tornado based devices
9f2a036a
RK		 1623 */
1624 {
1625 .vendor = PCI_VENDOR_ID_OXSEMI,
1626 .device = PCI_ANY_ID,
1627 .subvendor = PCI_ANY_ID,
1628 .subdevice = PCI_ANY_ID,
1629 .init = pci_oxsemi_tornado_init,
1630 .setup = pci_default_setup,
1631 },
1632 {
1633 .vendor = PCI_VENDOR_ID_MAINPINE,
1634 .device = PCI_ANY_ID,
1635 .subvendor = PCI_ANY_ID,
1636 .subdevice = PCI_ANY_ID,
1637 .init = pci_oxsemi_tornado_init,
1638 .setup = pci_default_setup,
1639 },
aa273ae5
SK		 1640 {
1641 .vendor = PCI_VENDOR_ID_DIGI,
1642 .device = PCIE_DEVICE_ID_NEO_2_OX_IBM,
1643 .subvendor = PCI_SUBVENDOR_ID_IBM,
1644 .subdevice = PCI_ANY_ID,
1645 .init = pci_oxsemi_tornado_init,
1646 .setup = pci_default_setup,
1647 },
eb7073db
TM		 1648 {
1649 .vendor = PCI_VENDOR_ID_INTEL,
1650 .device = 0x8811,
1651 .init = pci_eg20t_init,
64d91cfa 1652 .setup = pci_default_setup,
eb7073db
TM		 1653 },
1654 {
1655 .vendor = PCI_VENDOR_ID_INTEL,
1656 .device = 0x8812,
1657 .init = pci_eg20t_init,
64d91cfa 1658 .setup = pci_default_setup,
eb7073db
TM		 1659 },
1660 {
1661 .vendor = PCI_VENDOR_ID_INTEL,
1662 .device = 0x8813,
1663 .init = pci_eg20t_init,
64d91cfa 1664 .setup = pci_default_setup,
eb7073db
TM		 1665 },
1666 {
1667 .vendor = PCI_VENDOR_ID_INTEL,
1668 .device = 0x8814,
1669 .init = pci_eg20t_init,
64d91cfa 1670 .setup = pci_default_setup,
eb7073db
TM		 1671 },
1672 {
1673 .vendor = 0x10DB,
1674 .device = 0x8027,
1675 .init = pci_eg20t_init,
64d91cfa 1676 .setup = pci_default_setup,
eb7073db
TM		 1677 },
1678 {
1679 .vendor = 0x10DB,
1680 .device = 0x8028,
1681 .init = pci_eg20t_init,
64d91cfa 1682 .setup = pci_default_setup,
eb7073db
TM		 1683 },
1684 {
1685 .vendor = 0x10DB,
1686 .device = 0x8029,
1687 .init = pci_eg20t_init,
64d91cfa 1688 .setup = pci_default_setup,
eb7073db
TM		 1689 },
1690 {
1691 .vendor = 0x10DB,
1692 .device = 0x800C,
1693 .init = pci_eg20t_init,
64d91cfa 1694 .setup = pci_default_setup,
eb7073db
TM		 1695 },
1696 {
1697 .vendor = 0x10DB,
1698 .device = 0x800D,
1699 .init = pci_eg20t_init,
64d91cfa 1700 .setup = pci_default_setup,
eb7073db 1701 },
d9a0fbfd
AP		 1702 /*
1703 * Cronyx Omega PCI (PLX-chip based)
1704 */
1705 {
1706 .vendor = PCI_VENDOR_ID_PLX,
1707 .device = PCI_DEVICE_ID_PLX_CRONYX_OMEGA,
1708 .subvendor = PCI_ANY_ID,
1709 .subdevice = PCI_ANY_ID,
1710 .setup = pci_omegapci_setup,
1711 },
1da177e4
LT		 1712 /*
1713 * Default "match everything" terminator entry
1714 */
1715 {
1716 .vendor = PCI_ANY_ID,
1717 .device = PCI_ANY_ID,
1718 .subvendor = PCI_ANY_ID,
1719 .subdevice = PCI_ANY_ID,
1720 .setup = pci_default_setup,
1721 }
1722};
1723
1724static inline int quirk_id_matches(u32 quirk_id, u32 dev_id)
1725{
1726 return quirk_id == PCI_ANY_ID || quirk_id == dev_id;
1727}
1728
1729static struct pci_serial_quirk *find_quirk(struct pci_dev *dev)
1730{
1731 struct pci_serial_quirk *quirk;
1732
1733 for (quirk = pci_serial_quirks; ; quirk++)
1734 if (quirk_id_matches(quirk->vendor, dev->vendor) &&
1735 quirk_id_matches(quirk->device, dev->device) &&
1736 quirk_id_matches(quirk->subvendor, dev->subsystem_vendor) &&
1737 quirk_id_matches(quirk->subdevice, dev->subsystem_device))
5756ee99 1738 break;
1da177e4
LT		 1739 return quirk;
1740}
1741
dd68e88c 1742static inline int get_pci_irq(struct pci_dev *dev,
975a1a7d 1743 const struct pciserial_board *board)
1da177e4
LT		 1744{
1745 if (board->flags & FL_NOIRQ)
1746 return 0;
1747 else
1748 return dev->irq;
1749}
1750
1751/*
1752 * This is the configuration table for all of the PCI serial boards
1753 * which we support. It is directly indexed by the pci_board_num_t enum
1754 * value, which is encoded in the pci_device_id PCI probe table's
1755 * driver_data member.
1756 *
1757 * The makeup of these names are:
26e92861 1758 * pbn_bn{_bt}_n_baud{_offsetinhex}
1da177e4 1759 *
26e92861
GH		 1760 * bn = PCI BAR number
1761 * bt = Index using PCI BARs
1762 * n = number of serial ports
1763 * baud = baud rate
1764 * offsetinhex = offset for each sequential port (in hex)
1da177e4 1765 *
26e92861 1766 * This table is sorted by (in order): bn, bt, baud, offsetindex, n.
f1690f37 1767 *
1da177e4
LT		 1768 * Please note: in theory if n = 1, _bt infix should make no difference.
1769 * ie, pbn_b0_1_115200 is the same as pbn_b0_bt_1_115200
1770 */
1771enum pci_board_num_t {
1772 pbn_default = 0,
1773
1774 pbn_b0_1_115200,
1775 pbn_b0_2_115200,
1776 pbn_b0_4_115200,
1777 pbn_b0_5_115200,
bf0df636 1778 pbn_b0_8_115200,
1da177e4
LT		 1779
1780 pbn_b0_1_921600,
1781 pbn_b0_2_921600,
1782 pbn_b0_4_921600,
1783
db1de159
DR		 1784 pbn_b0_2_1130000,
1785
fbc0dc0d
AP		 1786 pbn_b0_4_1152000,
1787
26e92861
GH		 1788 pbn_b0_2_1843200,
1789 pbn_b0_4_1843200,
1790
1791 pbn_b0_2_1843200_200,
1792 pbn_b0_4_1843200_200,
1793 pbn_b0_8_1843200_200,
1794
7106b4e3
LH		 1795 pbn_b0_1_4000000,
1796
1da177e4
LT		 1797 pbn_b0_bt_1_115200,
1798 pbn_b0_bt_2_115200,
ac6ec5b1 1799 pbn_b0_bt_4_115200,
1da177e4
LT		 1800 pbn_b0_bt_8_115200,
1801
1802 pbn_b0_bt_1_460800,
1803 pbn_b0_bt_2_460800,
1804 pbn_b0_bt_4_460800,
1805
1806 pbn_b0_bt_1_921600,
1807 pbn_b0_bt_2_921600,
1808 pbn_b0_bt_4_921600,
1809 pbn_b0_bt_8_921600,
1810
1811 pbn_b1_1_115200,
1812 pbn_b1_2_115200,
1813 pbn_b1_4_115200,
1814 pbn_b1_8_115200,
04bf7e74 1815 pbn_b1_16_115200,
1da177e4
LT		 1816
1817 pbn_b1_1_921600,
1818 pbn_b1_2_921600,
1819 pbn_b1_4_921600,
1820 pbn_b1_8_921600,
1821
26e92861
GH		 1822 pbn_b1_2_1250000,
1823
84f8c6fc 1824 pbn_b1_bt_1_115200,
04bf7e74
WP		 1825 pbn_b1_bt_2_115200,
1826 pbn_b1_bt_4_115200,
1827
1da177e4
LT		 1828 pbn_b1_bt_2_921600,
1829
1830 pbn_b1_1_1382400,
1831 pbn_b1_2_1382400,
1832 pbn_b1_4_1382400,
1833 pbn_b1_8_1382400,
1834
1835 pbn_b2_1_115200,
737c1756 1836 pbn_b2_2_115200,
a9cccd34 1837 pbn_b2_4_115200,
1da177e4
LT		 1838 pbn_b2_8_115200,
1839
1840 pbn_b2_1_460800,
1841 pbn_b2_4_460800,
1842 pbn_b2_8_460800,
1843 pbn_b2_16_460800,
1844
1845 pbn_b2_1_921600,
1846 pbn_b2_4_921600,
1847 pbn_b2_8_921600,
1848
e847003f
LB		 1849 pbn_b2_8_1152000,
1850
1da177e4
LT		 1851 pbn_b2_bt_1_115200,
1852 pbn_b2_bt_2_115200,
1853 pbn_b2_bt_4_115200,
1854
1855 pbn_b2_bt_2_921600,
1856 pbn_b2_bt_4_921600,
1857
d9004eb4 1858 pbn_b3_2_115200,
1da177e4
LT		 1859 pbn_b3_4_115200,
1860 pbn_b3_8_115200,
1861
66169ad1
YY		 1862 pbn_b4_bt_2_921600,
1863 pbn_b4_bt_4_921600,
1864 pbn_b4_bt_8_921600,
1865
1da177e4
LT		 1866 /*
1867 * Board-specific versions.
1868 */
1869 pbn_panacom,
1870 pbn_panacom2,
1871 pbn_panacom4,
add7b58e 1872 pbn_exsys_4055,
1da177e4
LT		 1873 pbn_plx_romulus,
1874 pbn_oxsemi,
7106b4e3
LH		 1875 pbn_oxsemi_1_4000000,
1876 pbn_oxsemi_2_4000000,
1877 pbn_oxsemi_4_4000000,
1878 pbn_oxsemi_8_4000000,
1da177e4
LT		 1879 pbn_intel_i960,
1880 pbn_sgi_ioc3,
1da177e4
LT		 1881 pbn_computone_4,
1882 pbn_computone_6,
1883 pbn_computone_8,
1884 pbn_sbsxrsio,
1885 pbn_exar_XR17C152,
1886 pbn_exar_XR17C154,
1887 pbn_exar_XR17C158,
c68d2b15 1888 pbn_exar_ibm_saturn,
aa798505 1889 pbn_pasemi_1682M,
46a0fac9
SB		 1890 pbn_ni8430_2,
1891 pbn_ni8430_4,
1892 pbn_ni8430_8,
1893 pbn_ni8430_16,
1b62cbf2
KJ		 1894 pbn_ADDIDATA_PCIe_1_3906250,
1895 pbn_ADDIDATA_PCIe_2_3906250,
1896 pbn_ADDIDATA_PCIe_4_3906250,
1897 pbn_ADDIDATA_PCIe_8_3906250,
095e24b0 1898 pbn_ce4100_1_115200,
d9a0fbfd 1899 pbn_omegapci,
7808edcd 1900 pbn_NETMOS9900_2s_115200,
1da177e4
LT		 1901};
1902
1903/*
1904 * uart_offset - the space between channels
1905 * reg_shift - describes how the UART registers are mapped
1906 * to PCI memory by the card.
1907 * For example IER register on SBS, Inc. PMC-OctPro is located at
1908 * offset 0x10 from the UART base, while UART_IER is defined as 1
1909 * in include/linux/serial_reg.h,
1910 * see first lines of serial_in() and serial_out() in 8250.c
1911*/
1912
1c7c1fe5 1913static struct pciserial_board pci_boards[] __devinitdata = {
1da177e4
LT		 1914 [pbn_default] = {
1915 .flags = FL_BASE0,
1916 .num_ports = 1,
1917 .base_baud = 115200,
1918 .uart_offset = 8,
1919 },
1920 [pbn_b0_1_115200] = {
1921 .flags = FL_BASE0,
1922 .num_ports = 1,
1923 .base_baud = 115200,
1924 .uart_offset = 8,
1925 },
1926 [pbn_b0_2_115200] = {
1927 .flags = FL_BASE0,
1928 .num_ports = 2,
1929 .base_baud = 115200,
1930 .uart_offset = 8,
1931 },
1932 [pbn_b0_4_115200] = {
1933 .flags = FL_BASE0,
1934 .num_ports = 4,
1935 .base_baud = 115200,
1936 .uart_offset = 8,
1937 },
1938 [pbn_b0_5_115200] = {
1939 .flags = FL_BASE0,
1940 .num_ports = 5,
1941 .base_baud = 115200,
1942 .uart_offset = 8,
1943 },
bf0df636
AC		 1944 [pbn_b0_8_115200] = {
1945 .flags = FL_BASE0,
1946 .num_ports = 8,
1947 .base_baud = 115200,
1948 .uart_offset = 8,
1949 },
1da177e4
LT		 1950 [pbn_b0_1_921600] = {
1951 .flags = FL_BASE0,
1952 .num_ports = 1,
1953 .base_baud = 921600,
1954 .uart_offset = 8,
1955 },
1956 [pbn_b0_2_921600] = {
1957 .flags = FL_BASE0,
1958 .num_ports = 2,
1959 .base_baud = 921600,
1960 .uart_offset = 8,
1961 },
1962 [pbn_b0_4_921600] = {
1963 .flags = FL_BASE0,
1964 .num_ports = 4,
1965 .base_baud = 921600,
1966 .uart_offset = 8,
1967 },
db1de159
DR		 1968
1969 [pbn_b0_2_1130000] = {
1970 .flags = FL_BASE0,
1971 .num_ports = 2,
1972 .base_baud = 1130000,
1973 .uart_offset = 8,
1974 },
1975
fbc0dc0d
AP		 1976 [pbn_b0_4_1152000] = {
1977 .flags = FL_BASE0,
1978 .num_ports = 4,
1979 .base_baud = 1152000,
1980 .uart_offset = 8,
1981 },
1da177e4 1982
26e92861
GH		 1983 [pbn_b0_2_1843200] = {
1984 .flags = FL_BASE0,
1985 .num_ports = 2,
1986 .base_baud = 1843200,
1987 .uart_offset = 8,
1988 },
1989 [pbn_b0_4_1843200] = {
1990 .flags = FL_BASE0,
1991 .num_ports = 4,
1992 .base_baud = 1843200,
1993 .uart_offset = 8,
1994 },
1995
1996 [pbn_b0_2_1843200_200] = {
1997 .flags = FL_BASE0,
1998 .num_ports = 2,
1999 .base_baud = 1843200,
2000 .uart_offset = 0x200,
2001 },
2002 [pbn_b0_4_1843200_200] = {
2003 .flags = FL_BASE0,
2004 .num_ports = 4,
2005 .base_baud = 1843200,
2006 .uart_offset = 0x200,
2007 },
2008 [pbn_b0_8_1843200_200] = {
2009 .flags = FL_BASE0,
2010 .num_ports = 8,
2011 .base_baud = 1843200,
2012 .uart_offset = 0x200,
2013 },
7106b4e3
LH		 2014 [pbn_b0_1_4000000] = {
2015 .flags = FL_BASE0,
2016 .num_ports = 1,
2017 .base_baud = 4000000,
2018 .uart_offset = 8,
2019 },
26e92861 2020
1da177e4
LT		 2021 [pbn_b0_bt_1_115200] = {
2022 .flags = FL_BASE0|FL_BASE_BARS,
2023 .num_ports = 1,
2024 .base_baud = 115200,
2025 .uart_offset = 8,
2026 },
2027 [pbn_b0_bt_2_115200] = {
2028 .flags = FL_BASE0|FL_BASE_BARS,
2029 .num_ports = 2,
2030 .base_baud = 115200,
2031 .uart_offset = 8,
2032 },
ac6ec5b1
IS		 2033 [pbn_b0_bt_4_115200] = {
2034 .flags = FL_BASE0|FL_BASE_BARS,
2035 .num_ports = 4,
2036 .base_baud = 115200,
2037 .uart_offset = 8,
2038 },
1da177e4
LT		 2039 [pbn_b0_bt_8_115200] = {
2040 .flags = FL_BASE0|FL_BASE_BARS,
2041 .num_ports = 8,
2042 .base_baud = 115200,
2043 .uart_offset = 8,
2044 },
2045
2046 [pbn_b0_bt_1_460800] = {
2047 .flags = FL_BASE0|FL_BASE_BARS,
2048 .num_ports = 1,
2049 .base_baud = 460800,
2050 .uart_offset = 8,
2051 },
2052 [pbn_b0_bt_2_460800] = {
2053 .flags = FL_BASE0|FL_BASE_BARS,
2054 .num_ports = 2,
2055 .base_baud = 460800,
2056 .uart_offset = 8,
2057 },
2058 [pbn_b0_bt_4_460800] = {
2059 .flags = FL_BASE0|FL_BASE_BARS,
2060 .num_ports = 4,
2061 .base_baud = 460800,
2062 .uart_offset = 8,
2063 },
2064
2065 [pbn_b0_bt_1_921600] = {
2066 .flags = FL_BASE0|FL_BASE_BARS,
2067 .num_ports = 1,
2068 .base_baud = 921600,
2069 .uart_offset = 8,
2070 },
2071 [pbn_b0_bt_2_921600] = {
2072 .flags = FL_BASE0|FL_BASE_BARS,
2073 .num_ports = 2,
2074 .base_baud = 921600,
2075 .uart_offset = 8,
2076 },
2077 [pbn_b0_bt_4_921600] = {
2078 .flags = FL_BASE0|FL_BASE_BARS,
2079 .num_ports = 4,
2080 .base_baud = 921600,
2081 .uart_offset = 8,
2082 },
2083 [pbn_b0_bt_8_921600] = {
2084 .flags = FL_BASE0|FL_BASE_BARS,
2085 .num_ports = 8,
2086 .base_baud = 921600,
2087 .uart_offset = 8,
2088 },
2089
2090 [pbn_b1_1_115200] = {
2091 .flags = FL_BASE1,
2092 .num_ports = 1,
2093 .base_baud = 115200,
2094 .uart_offset = 8,
2095 },
2096 [pbn_b1_2_115200] = {
2097 .flags = FL_BASE1,
2098 .num_ports = 2,
2099 .base_baud = 115200,
2100 .uart_offset = 8,
2101 },
2102 [pbn_b1_4_115200] = {
2103 .flags = FL_BASE1,
2104 .num_ports = 4,
2105 .base_baud = 115200,
2106 .uart_offset = 8,
2107 },
2108 [pbn_b1_8_115200] = {
2109 .flags = FL_BASE1,
2110 .num_ports = 8,
2111 .base_baud = 115200,
2112 .uart_offset = 8,
2113 },
04bf7e74
WP		 2114 [pbn_b1_16_115200] = {
2115 .flags = FL_BASE1,
2116 .num_ports = 16,
2117 .base_baud = 115200,
2118 .uart_offset = 8,
2119 },
1da177e4
LT		 2120
2121 [pbn_b1_1_921600] = {
2122 .flags = FL_BASE1,
2123 .num_ports = 1,
2124 .base_baud = 921600,
2125 .uart_offset = 8,
2126 },
2127 [pbn_b1_2_921600] = {
2128 .flags = FL_BASE1,
2129 .num_ports = 2,
2130 .base_baud = 921600,
2131 .uart_offset = 8,
2132 },
2133 [pbn_b1_4_921600] = {
2134 .flags = FL_BASE1,
2135 .num_ports = 4,
2136 .base_baud = 921600,
2137 .uart_offset = 8,
2138 },
2139 [pbn_b1_8_921600] = {
2140 .flags = FL_BASE1,
2141 .num_ports = 8,
2142 .base_baud = 921600,
2143 .uart_offset = 8,
2144 },
26e92861
GH		 2145 [pbn_b1_2_1250000] = {
2146 .flags = FL_BASE1,
2147 .num_ports = 2,
2148 .base_baud = 1250000,
2149 .uart_offset = 8,
2150 },
1da177e4 2151
84f8c6fc
NV		 2152 [pbn_b1_bt_1_115200] = {
2153 .flags = FL_BASE1|FL_BASE_BARS,
2154 .num_ports = 1,
2155 .base_baud = 115200,
2156 .uart_offset = 8,
2157 },
04bf7e74
WP		 2158 [pbn_b1_bt_2_115200] = {
2159 .flags = FL_BASE1|FL_BASE_BARS,
2160 .num_ports = 2,
2161 .base_baud = 115200,
2162 .uart_offset = 8,
2163 },
2164 [pbn_b1_bt_4_115200] = {
2165 .flags = FL_BASE1|FL_BASE_BARS,
2166 .num_ports = 4,
2167 .base_baud = 115200,
2168 .uart_offset = 8,
2169 },
84f8c6fc 2170
1da177e4
LT		 2171 [pbn_b1_bt_2_921600] = {
2172 .flags = FL_BASE1|FL_BASE_BARS,
2173 .num_ports = 2,
2174 .base_baud = 921600,
2175 .uart_offset = 8,
2176 },
2177
2178 [pbn_b1_1_1382400] = {
2179 .flags = FL_BASE1,
2180 .num_ports = 1,
2181 .base_baud = 1382400,
2182 .uart_offset = 8,
2183 },
2184 [pbn_b1_2_1382400] = {
2185 .flags = FL_BASE1,
2186 .num_ports = 2,
2187 .base_baud = 1382400,
2188 .uart_offset = 8,
2189 },
2190 [pbn_b1_4_1382400] = {
2191 .flags = FL_BASE1,
2192 .num_ports = 4,
2193 .base_baud = 1382400,
2194 .uart_offset = 8,
2195 },
2196 [pbn_b1_8_1382400] = {
2197 .flags = FL_BASE1,
2198 .num_ports = 8,
2199 .base_baud = 1382400,
2200 .uart_offset = 8,
2201 },
2202
2203 [pbn_b2_1_115200] = {
2204 .flags = FL_BASE2,
2205 .num_ports = 1,
2206 .base_baud = 115200,
2207 .uart_offset = 8,
2208 },
737c1756
PH		 2209 [pbn_b2_2_115200] = {
2210 .flags = FL_BASE2,
2211 .num_ports = 2,
2212 .base_baud = 115200,
2213 .uart_offset = 8,
2214 },
a9cccd34
MF		 2215 [pbn_b2_4_115200] = {
2216 .flags = FL_BASE2,
2217 .num_ports = 4,
2218 .base_baud = 115200,
2219 .uart_offset = 8,
2220 },
1da177e4
LT		 2221 [pbn_b2_8_115200] = {
2222 .flags = FL_BASE2,
2223 .num_ports = 8,
2224 .base_baud = 115200,
2225 .uart_offset = 8,
2226 },
2227
2228 [pbn_b2_1_460800] = {
2229 .flags = FL_BASE2,
2230 .num_ports = 1,
2231 .base_baud = 460800,
2232 .uart_offset = 8,
2233 },
2234 [pbn_b2_4_460800] = {
2235 .flags = FL_BASE2,
2236 .num_ports = 4,
2237 .base_baud = 460800,
2238 .uart_offset = 8,
2239 },
2240 [pbn_b2_8_460800] = {
2241 .flags = FL_BASE2,
2242 .num_ports = 8,
2243 .base_baud = 460800,
2244 .uart_offset = 8,
2245 },
2246 [pbn_b2_16_460800] = {
2247 .flags = FL_BASE2,
2248 .num_ports = 16,
2249 .base_baud = 460800,
2250 .uart_offset = 8,
2251 },
2252
2253 [pbn_b2_1_921600] = {
2254 .flags = FL_BASE2,
2255 .num_ports = 1,
2256 .base_baud = 921600,
2257 .uart_offset = 8,
2258 },
2259 [pbn_b2_4_921600] = {
2260 .flags = FL_BASE2,
2261 .num_ports = 4,
2262 .base_baud = 921600,
2263 .uart_offset = 8,
2264 },
2265 [pbn_b2_8_921600] = {
2266 .flags = FL_BASE2,
2267 .num_ports = 8,
2268 .base_baud = 921600,
2269 .uart_offset = 8,
2270 },
2271
e847003f
LB		 2272 [pbn_b2_8_1152000] = {
2273 .flags = FL_BASE2,
2274 .num_ports = 8,
2275 .base_baud = 1152000,
2276 .uart_offset = 8,
2277 },
2278
1da177e4
LT		 2279 [pbn_b2_bt_1_115200] = {
2280 .flags = FL_BASE2|FL_BASE_BARS,
2281 .num_ports = 1,
2282 .base_baud = 115200,
2283 .uart_offset = 8,
2284 },
2285 [pbn_b2_bt_2_115200] = {
2286 .flags = FL_BASE2|FL_BASE_BARS,
2287 .num_ports = 2,
2288 .base_baud = 115200,
2289 .uart_offset = 8,
2290 },
2291 [pbn_b2_bt_4_115200] = {
2292 .flags = FL_BASE2|FL_BASE_BARS,
2293 .num_ports = 4,
2294 .base_baud = 115200,
2295 .uart_offset = 8,
2296 },
2297
2298 [pbn_b2_bt_2_921600] = {
2299 .flags = FL_BASE2|FL_BASE_BARS,
2300 .num_ports = 2,
2301 .base_baud = 921600,
2302 .uart_offset = 8,
2303 },
2304 [pbn_b2_bt_4_921600] = {
2305 .flags = FL_BASE2|FL_BASE_BARS,
2306 .num_ports = 4,
2307 .base_baud = 921600,
2308 .uart_offset = 8,
2309 },
2310
d9004eb4
ABL		 2311 [pbn_b3_2_115200] = {
2312 .flags = FL_BASE3,
2313 .num_ports = 2,
2314 .base_baud = 115200,
2315 .uart_offset = 8,
2316 },
1da177e4
LT		 2317 [pbn_b3_4_115200] = {
2318 .flags = FL_BASE3,
2319 .num_ports = 4,
2320 .base_baud = 115200,
2321 .uart_offset = 8,
2322 },
2323 [pbn_b3_8_115200] = {
2324 .flags = FL_BASE3,
2325 .num_ports = 8,
2326 .base_baud = 115200,
2327 .uart_offset = 8,
2328 },
2329
66169ad1
YY		 2330 [pbn_b4_bt_2_921600] = {
2331 .flags = FL_BASE4,
2332 .num_ports = 2,
2333 .base_baud = 921600,
2334 .uart_offset = 8,
2335 },
2336 [pbn_b4_bt_4_921600] = {
2337 .flags = FL_BASE4,
2338 .num_ports = 4,
2339 .base_baud = 921600,
2340 .uart_offset = 8,
2341 },
2342 [pbn_b4_bt_8_921600] = {
2343 .flags = FL_BASE4,
2344 .num_ports = 8,
2345 .base_baud = 921600,
2346 .uart_offset = 8,
2347 },
2348
1da177e4
LT		 2349 /*
2350 * Entries following this are board-specific.
2351 */
2352
2353 /*
2354 * Panacom - IOMEM
2355 */
2356 [pbn_panacom] = {
2357 .flags = FL_BASE2,
2358 .num_ports = 2,
2359 .base_baud = 921600,
2360 .uart_offset = 0x400,
2361 .reg_shift = 7,
2362 },
2363 [pbn_panacom2] = {
2364 .flags = FL_BASE2|FL_BASE_BARS,
2365 .num_ports = 2,
2366 .base_baud = 921600,
2367 .uart_offset = 0x400,
2368 .reg_shift = 7,
2369 },
2370 [pbn_panacom4] = {
2371 .flags = FL_BASE2|FL_BASE_BARS,
2372 .num_ports = 4,
2373 .base_baud = 921600,
2374 .uart_offset = 0x400,
2375 .reg_shift = 7,
2376 },
2377
add7b58e
BH		 2378 [pbn_exsys_4055] = {
2379 .flags = FL_BASE2,
2380 .num_ports = 4,
2381 .base_baud = 115200,
2382 .uart_offset = 8,
2383 },
2384
1da177e4
LT		 2385 /* I think this entry is broken - the first_offset looks wrong --rmk */
2386 [pbn_plx_romulus] = {
2387 .flags = FL_BASE2,
2388 .num_ports = 4,
2389 .base_baud = 921600,
2390 .uart_offset = 8 << 2,
2391 .reg_shift = 2,
2392 .first_offset = 0x03,
2393 },
2394
2395 /*
2396 * This board uses the size of PCI Base region 0 to
2397 * signal now many ports are available
2398 */
2399 [pbn_oxsemi] = {
2400 .flags = FL_BASE0|FL_REGION_SZ_CAP,
2401 .num_ports = 32,
2402 .base_baud = 115200,
2403 .uart_offset = 8,
2404 },
7106b4e3
LH		 2405 [pbn_oxsemi_1_4000000] = {
2406 .flags = FL_BASE0,
2407 .num_ports = 1,
2408 .base_baud = 4000000,
2409 .uart_offset = 0x200,
2410 .first_offset = 0x1000,
2411 },
2412 [pbn_oxsemi_2_4000000] = {
2413 .flags = FL_BASE0,
2414 .num_ports = 2,
2415 .base_baud = 4000000,
2416 .uart_offset = 0x200,
2417 .first_offset = 0x1000,
2418 },
2419 [pbn_oxsemi_4_4000000] = {
2420 .flags = FL_BASE0,
2421 .num_ports = 4,
2422 .base_baud = 4000000,
2423 .uart_offset = 0x200,
2424 .first_offset = 0x1000,
2425 },
2426 [pbn_oxsemi_8_4000000] = {
2427 .flags = FL_BASE0,
2428 .num_ports = 8,
2429 .base_baud = 4000000,
2430 .uart_offset = 0x200,
2431 .first_offset = 0x1000,
2432 },
2433
1da177e4
LT		 2434
2435 /*
2436 * EKF addition for i960 Boards form EKF with serial port.
2437 * Max 256 ports.
2438 */
2439 [pbn_intel_i960] = {
2440 .flags = FL_BASE0,
2441 .num_ports = 32,
2442 .base_baud = 921600,
2443 .uart_offset = 8 << 2,
2444 .reg_shift = 2,
2445 .first_offset = 0x10000,
2446 },
2447 [pbn_sgi_ioc3] = {
2448 .flags = FL_BASE0|FL_NOIRQ,
2449 .num_ports = 1,
2450 .base_baud = 458333,
2451 .uart_offset = 8,
2452 .reg_shift = 0,
2453 .first_offset = 0x20178,
2454 },
2455
1da177e4
LT		 2456 /*
2457 * Computone - uses IOMEM.
2458 */
2459 [pbn_computone_4] = {
2460 .flags = FL_BASE0,
2461 .num_ports = 4,
2462 .base_baud = 921600,
2463 .uart_offset = 0x40,
2464 .reg_shift = 2,
2465 .first_offset = 0x200,
2466 },
2467 [pbn_computone_6] = {
2468 .flags = FL_BASE0,
2469 .num_ports = 6,
2470 .base_baud = 921600,
2471 .uart_offset = 0x40,
2472 .reg_shift = 2,
2473 .first_offset = 0x200,
2474 },
2475 [pbn_computone_8] = {
2476 .flags = FL_BASE0,
2477 .num_ports = 8,
2478 .base_baud = 921600,
2479 .uart_offset = 0x40,
2480 .reg_shift = 2,
2481 .first_offset = 0x200,
2482 },
2483 [pbn_sbsxrsio] = {
2484 .flags = FL_BASE0,
2485 .num_ports = 8,
2486 .base_baud = 460800,
2487 .uart_offset = 256,
2488 .reg_shift = 4,
2489 },
2490 /*
2491 * Exar Corp. XR17C15[248] Dual/Quad/Octal UART
2492 * Only basic 16550A support.
2493 * XR17C15[24] are not tested, but they should work.
2494 */
2495 [pbn_exar_XR17C152] = {
2496 .flags = FL_BASE0,
2497 .num_ports = 2,
2498 .base_baud = 921600,
2499 .uart_offset = 0x200,
2500 },
2501 [pbn_exar_XR17C154] = {
2502 .flags = FL_BASE0,
2503 .num_ports = 4,
2504 .base_baud = 921600,
2505 .uart_offset = 0x200,
2506 },
2507 [pbn_exar_XR17C158] = {
2508 .flags = FL_BASE0,
2509 .num_ports = 8,
2510 .base_baud = 921600,
2511 .uart_offset = 0x200,
2512 },
c68d2b15
BH		 2513 [pbn_exar_ibm_saturn] = {
2514 .flags = FL_BASE0,
2515 .num_ports = 1,
2516 .base_baud = 921600,
2517 .uart_offset = 0x200,
2518 },
2519
aa798505
OJ		 2520 /*
2521 * PA Semi PWRficient PA6T-1682M on-chip UART
2522 */
2523 [pbn_pasemi_1682M] = {
2524 .flags = FL_BASE0,
2525 .num_ports = 1,
2526 .base_baud = 8333333,
2527 },
46a0fac9
SB		 2528 /*
2529 * National Instruments 843x
2530 */
2531 [pbn_ni8430_16] = {
2532 .flags = FL_BASE0,
2533 .num_ports = 16,
2534 .base_baud = 3686400,
2535 .uart_offset = 0x10,
2536 .first_offset = 0x800,
2537 },
2538 [pbn_ni8430_8] = {
2539 .flags = FL_BASE0,
2540 .num_ports = 8,
2541 .base_baud = 3686400,
2542 .uart_offset = 0x10,
2543 .first_offset = 0x800,
2544 },
2545 [pbn_ni8430_4] = {
2546 .flags = FL_BASE0,
2547 .num_ports = 4,
2548 .base_baud = 3686400,
2549 .uart_offset = 0x10,
2550 .first_offset = 0x800,
2551 },
2552 [pbn_ni8430_2] = {
2553 .flags = FL_BASE0,
2554 .num_ports = 2,
2555 .base_baud = 3686400,
2556 .uart_offset = 0x10,
2557 .first_offset = 0x800,
2558 },
1b62cbf2
KJ		 2559 /*
2560 * ADDI-DATA GmbH PCI-Express communication cards <info@addi-data.com>
2561 */
2562 [pbn_ADDIDATA_PCIe_1_3906250] = {
2563 .flags = FL_BASE0,
2564 .num_ports = 1,
2565 .base_baud = 3906250,
2566 .uart_offset = 0x200,
2567 .first_offset = 0x1000,
2568 },
2569 [pbn_ADDIDATA_PCIe_2_3906250] = {
2570 .flags = FL_BASE0,
2571 .num_ports = 2,
2572 .base_baud = 3906250,
2573 .uart_offset = 0x200,
2574 .first_offset = 0x1000,
2575 },
2576 [pbn_ADDIDATA_PCIe_4_3906250] = {
2577 .flags = FL_BASE0,
2578 .num_ports = 4,
2579 .base_baud = 3906250,
2580 .uart_offset = 0x200,
2581 .first_offset = 0x1000,
2582 },
2583 [pbn_ADDIDATA_PCIe_8_3906250] = {
2584 .flags = FL_BASE0,
2585 .num_ports = 8,
2586 .base_baud = 3906250,
2587 .uart_offset = 0x200,
2588 .first_offset = 0x1000,
2589 },
095e24b0
DB		 2590 [pbn_ce4100_1_115200] = {
2591 .flags = FL_BASE0,
2592 .num_ports = 1,
2593 .base_baud = 921600,
2594 .reg_shift = 2,
2595 },
d9a0fbfd
AP		 2596 [pbn_omegapci] = {
2597 .flags = FL_BASE0,
2598 .num_ports = 8,
2599 .base_baud = 115200,
2600 .uart_offset = 0x200,
2601 },
7808edcd
NG		 2602 [pbn_NETMOS9900_2s_115200] = {
2603 .flags = FL_BASE0,
2604 .num_ports = 2,
2605 .base_baud = 115200,
2606 },
1da177e4
LT		 2607};
2608
436bbd43 2609static const struct pci_device_id softmodem_blacklist[] = {
5756ee99 2610 { PCI_VDEVICE(AL, 0x5457), }, /* ALi Corporation M5457 AC'97 Modem */
ebf7c066
MS		 2611 { PCI_VDEVICE(MOTOROLA, 0x3052), }, /* Motorola Si3052-based modem */
2612 { PCI_DEVICE(0x1543, 0x3052), }, /* Si3052-based modem, default IDs */
436bbd43
CS		 2613};
2614
1da177e4
LT		 2615/*
2616 * Given a complete unknown PCI device, try to use some heuristics to
2617 * guess what the configuration might be, based on the pitiful PCI
2618 * serial specs. Returns 0 on success, 1 on failure.
2619 */
2620static int __devinit
1c7c1fe5 2621serial_pci_guess_board(struct pci_dev *dev, struct pciserial_board *board)
1da177e4 2622{
436bbd43 2623 const struct pci_device_id *blacklist;
1da177e4 2624 int num_iomem, num_port, first_port = -1, i;
5756ee99 2625
1da177e4
LT		 2626 /*
2627 * If it is not a communications device or the programming
2628 * interface is greater than 6, give up.
2629 *
2630 * (Should we try to make guesses for multiport serial devices
5756ee99 2631 * later?)
1da177e4
LT		 2632 */
2633 if ((((dev->class >> 8) != PCI_CLASS_COMMUNICATION_SERIAL) &&
2634 ((dev->class >> 8) != PCI_CLASS_COMMUNICATION_MODEM)) ||
2635 (dev->class & 0xff) > 6)
2636 return -ENODEV;
2637
436bbd43
CS		 2638 /*
2639 * Do not access blacklisted devices that are known not to
2640 * feature serial ports.
2641 */
2642 for (blacklist = softmodem_blacklist;
2643 blacklist < softmodem_blacklist + ARRAY_SIZE(softmodem_blacklist);
2644 blacklist++) {
2645 if (dev->vendor == blacklist->vendor &&
2646 dev->device == blacklist->device)
2647 return -ENODEV;
2648 }
2649
1da177e4
LT		 2650 num_iomem = num_port = 0;
2651 for (i = 0; i < PCI_NUM_BAR_RESOURCES; i++) {
2652 if (pci_resource_flags(dev, i) & IORESOURCE_IO) {
2653 num_port++;
2654 if (first_port == -1)
2655 first_port = i;
2656 }
2657 if (pci_resource_flags(dev, i) & IORESOURCE_MEM)
2658 num_iomem++;
2659 }
2660
2661 /*
2662 * If there is 1 or 0 iomem regions, and exactly one port,
2663 * use it. We guess the number of ports based on the IO
2664 * region size.
2665 */
2666 if (num_iomem <= 1 && num_port == 1) {
2667 board->flags = first_port;
2668 board->num_ports = pci_resource_len(dev, first_port) / 8;
2669 return 0;
2670 }
2671
2672 /*
2673 * Now guess if we've got a board which indexes by BARs.
2674 * Each IO BAR should be 8 bytes, and they should follow
2675 * consecutively.
2676 */
2677 first_port = -1;
2678 num_port = 0;
2679 for (i = 0; i < PCI_NUM_BAR_RESOURCES; i++) {
2680 if (pci_resource_flags(dev, i) & IORESOURCE_IO &&
2681 pci_resource_len(dev, i) == 8 &&
2682 (first_port == -1 || (first_port + num_port) == i)) {
2683 num_port++;
2684 if (first_port == -1)
2685 first_port = i;
2686 }
2687 }
2688
2689 if (num_port > 1) {
2690 board->flags = first_port | FL_BASE_BARS;
2691 board->num_ports = num_port;
2692 return 0;
2693 }
2694
2695 return -ENODEV;
2696}
2697
2698static inline int
975a1a7d
RK		 2699serial_pci_matches(const struct pciserial_board *board,
2700 const struct pciserial_board *guessed)
1da177e4
LT		 2701{
2702 return
2703 board->num_ports == guessed->num_ports &&
2704 board->base_baud == guessed->base_baud &&
2705 board->uart_offset == guessed->uart_offset &&
2706 board->reg_shift == guessed->reg_shift &&
2707 board->first_offset == guessed->first_offset;
2708}
2709
241fc436 2710struct serial_private *
975a1a7d 2711pciserial_init_ports(struct pci_dev *dev, const struct pciserial_board *board)
1da177e4 2712{
72ce9a83 2713 struct uart_port serial_port;
1da177e4 2714 struct serial_private *priv;
1da177e4
LT		 2715 struct pci_serial_quirk *quirk;
2716 int rc, nr_ports, i;
2717
1da177e4
LT		 2718 nr_ports = board->num_ports;
2719
2720 /*
2721 * Find an init and setup quirks.
2722 */
2723 quirk = find_quirk(dev);
2724
2725 /*
2726 * Run the new-style initialization function.
2727 * The initialization function returns:
2728 * <0 - error
2729 * 0 - use board->num_ports
2730 * >0 - number of ports
2731 */
2732 if (quirk->init) {
2733 rc = quirk->init(dev);
241fc436
RK		 2734 if (rc < 0) {
2735 priv = ERR_PTR(rc);
2736 goto err_out;
2737 }
1da177e4
LT		 2738 if (rc)
2739 nr_ports = rc;
2740 }
2741
8f31bb39 2742 priv = kzalloc(sizeof(struct serial_private) +
1da177e4
LT		 2743 sizeof(unsigned int) * nr_ports,
2744 GFP_KERNEL);
2745 if (!priv) {
241fc436
RK		 2746 priv = ERR_PTR(-ENOMEM);
2747 goto err_deinit;
1da177e4
LT		 2748 }
2749
70db3d91 2750 priv->dev = dev;
1da177e4 2751 priv->quirk = quirk;
1da177e4 2752
72ce9a83
RK		 2753 memset(&serial_port, 0, sizeof(struct uart_port));
2754 serial_port.flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF | UPF_SHARE_IRQ;
2755 serial_port.uartclk = board->base_baud * 16;
2756 serial_port.irq = get_pci_irq(dev, board);
2757 serial_port.dev = &dev->dev;
2758
1da177e4 2759 for (i = 0; i < nr_ports; i++) {
70db3d91 2760 if (quirk->setup(priv, board, &serial_port, i))
1da177e4 2761 break;
72ce9a83 2762
1da177e4 2763#ifdef SERIAL_DEBUG_PCI
80647b95 2764 printk(KERN_DEBUG "Setup PCI port: port %lx, irq %d, type %d\n",
1da177e4
LT		 2765 serial_port.iobase, serial_port.irq, serial_port.iotype);
2766#endif
5756ee99 2767
1da177e4
LT		 2768 priv->line[i] = serial8250_register_port(&serial_port);
2769 if (priv->line[i] < 0) {
2770 printk(KERN_WARNING "Couldn't register serial port %s: %d\n", pci_name(dev), priv->line[i]);
2771 break;
2772 }
2773 }
1da177e4 2774 priv->nr = i;
241fc436 2775 return priv;
1da177e4 2776
5756ee99 2777err_deinit:
1da177e4
LT		 2778 if (quirk->exit)
2779 quirk->exit(dev);
5756ee99 2780err_out:
241fc436 2781 return priv;
1da177e4 2782}
241fc436 2783EXPORT_SYMBOL_GPL(pciserial_init_ports);
1da177e4 2784
241fc436 2785void pciserial_remove_ports(struct serial_private *priv)
1da177e4 2786{
056a8763
RK		 2787 struct pci_serial_quirk *quirk;
2788 int i;
1da177e4 2789
056a8763
RK		 2790 for (i = 0; i < priv->nr; i++)
2791 serial8250_unregister_port(priv->line[i]);
1da177e4 2792
056a8763
RK		 2793 for (i = 0; i < PCI_NUM_BAR_RESOURCES; i++) {
2794 if (priv->remapped_bar[i])
2795 iounmap(priv->remapped_bar[i]);
2796 priv->remapped_bar[i] = NULL;
2797 }
1da177e4 2798
056a8763
RK		 2799 /*
2800 * Find the exit quirks.
2801 */
241fc436 2802 quirk = find_quirk(priv->dev);
056a8763 2803 if (quirk->exit)
241fc436
RK		 2804 quirk->exit(priv->dev);
2805
2806 kfree(priv);
2807}
2808EXPORT_SYMBOL_GPL(pciserial_remove_ports);
2809
2810void pciserial_suspend_ports(struct serial_private *priv)
2811{
2812 int i;
2813
2814 for (i = 0; i < priv->nr; i++)
2815 if (priv->line[i] >= 0)
2816 serial8250_suspend_port(priv->line[i]);
2817}
2818EXPORT_SYMBOL_GPL(pciserial_suspend_ports);
2819
2820void pciserial_resume_ports(struct serial_private *priv)
2821{
2822 int i;
2823
2824 /*
2825 * Ensure that the board is correctly configured.
2826 */
2827 if (priv->quirk->init)
2828 priv->quirk->init(priv->dev);
2829
2830 for (i = 0; i < priv->nr; i++)
2831 if (priv->line[i] >= 0)
2832 serial8250_resume_port(priv->line[i]);
2833}
2834EXPORT_SYMBOL_GPL(pciserial_resume_ports);
2835
2836/*
2837 * Probe one serial board. Unfortunately, there is no rhyme nor reason
2838 * to the arrangement of serial ports on a PCI card.
2839 */
2840static int __devinit
2841pciserial_init_one(struct pci_dev *dev, const struct pci_device_id *ent)
2842{
5bf8f501 2843 struct pci_serial_quirk *quirk;
241fc436 2844 struct serial_private *priv;
975a1a7d
RK		 2845 const struct pciserial_board *board;
2846 struct pciserial_board tmp;
241fc436
RK		 2847 int rc;
2848
5bf8f501
FB		 2849 quirk = find_quirk(dev);
2850 if (quirk->probe) {
2851 rc = quirk->probe(dev);
2852 if (rc)
2853 return rc;
2854 }
2855
241fc436
RK		 2856 if (ent->driver_data >= ARRAY_SIZE(pci_boards)) {
2857 printk(KERN_ERR "pci_init_one: invalid driver_data: %ld\n",
2858 ent->driver_data);
2859 return -EINVAL;
2860 }
2861
2862 board = &pci_boards[ent->driver_data];
2863
2864 rc = pci_enable_device(dev);
2807190b 2865 pci_save_state(dev);
241fc436
RK		 2866 if (rc)
2867 return rc;
2868
2869 if (ent->driver_data == pbn_default) {
2870 /*
2871 * Use a copy of the pci_board entry for this;
2872 * avoid changing entries in the table.
2873 */
2874 memcpy(&tmp, board, sizeof(struct pciserial_board));
2875 board = &tmp;
2876
2877 /*
2878 * We matched one of our class entries. Try to
2879 * determine the parameters of this board.
2880 */
975a1a7d 2881 rc = serial_pci_guess_board(dev, &tmp);
241fc436
RK		 2882 if (rc)
2883 goto disable;
2884 } else {
2885 /*
2886 * We matched an explicit entry. If we are able to
2887 * detect this boards settings with our heuristic,
2888 * then we no longer need this entry.
2889 */
2890 memcpy(&tmp, &pci_boards[pbn_default],
2891 sizeof(struct pciserial_board));
2892 rc = serial_pci_guess_board(dev, &tmp);
2893 if (rc == 0 && serial_pci_matches(board, &tmp))
2894 moan_device("Redundant entry in serial pci_table.",
2895 dev);
2896 }
2897
2898 priv = pciserial_init_ports(dev, board);
2899 if (!IS_ERR(priv)) {
2900 pci_set_drvdata(dev, priv);
2901 return 0;
2902 }
2903
2904 rc = PTR_ERR(priv);
1da177e4 2905
241fc436 2906 disable:
056a8763 2907 pci_disable_device(dev);
241fc436
RK		 2908 return rc;
2909}
1da177e4 2910
241fc436
RK		 2911static void __devexit pciserial_remove_one(struct pci_dev *dev)
2912{
2913 struct serial_private *priv = pci_get_drvdata(dev);
2914
2915 pci_set_drvdata(dev, NULL);
2916
2917 pciserial_remove_ports(priv);
2918
2919 pci_disable_device(dev);
1da177e4
LT		 2920}
2921
1d5e7996 2922#ifdef CONFIG_PM
1da177e4
LT		 2923static int pciserial_suspend_one(struct pci_dev *dev, pm_message_t state)
2924{
2925 struct serial_private *priv = pci_get_drvdata(dev);
2926
241fc436
RK		 2927 if (priv)
2928 pciserial_suspend_ports(priv);
1da177e4 2929
1da177e4
LT		 2930 pci_save_state(dev);
2931 pci_set_power_state(dev, pci_choose_state(dev, state));
2932 return 0;
2933}
2934
2935static int pciserial_resume_one(struct pci_dev *dev)
2936{
ccb9d59e 2937 int err;
1da177e4
LT		 2938 struct serial_private *priv = pci_get_drvdata(dev);
2939
2940 pci_set_power_state(dev, PCI_D0);
2941 pci_restore_state(dev);
2942
2943 if (priv) {
1da177e4
LT		 2944 /*
2945 * The device may have been disabled. Re-enable it.
2946 */
ccb9d59e 2947 err = pci_enable_device(dev);
40836c48 2948 /* FIXME: We cannot simply error out here */
ccb9d59e 2949 if (err)
40836c48 2950 printk(KERN_ERR "pciserial: Unable to re-enable ports, trying to continue.\n");
241fc436 2951 pciserial_resume_ports(priv);
1da177e4
LT		 2952 }
2953 return 0;
2954}
1d5e7996 2955#endif
1da177e4
LT		 2956
2957static struct pci_device_id serial_pci_tbl[] = {
78d70d48
MB		 2958 /* Advantech use PCI_DEVICE_ID_ADVANTECH_PCI3620 (0x3620) as 'PCI_SUBVENDOR_ID' */
2959 { PCI_VENDOR_ID_ADVANTECH, PCI_DEVICE_ID_ADVANTECH_PCI3620,
2960 PCI_DEVICE_ID_ADVANTECH_PCI3620, 0x0001, 0, 0,
2961 pbn_b2_8_921600 },
1da177e4
LT		 2962 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V960,
2963 PCI_SUBVENDOR_ID_CONNECT_TECH,
2964 PCI_SUBDEVICE_ID_CONNECT_TECH_BH8_232, 0, 0,
2965 pbn_b1_8_1382400 },
2966 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V960,
2967 PCI_SUBVENDOR_ID_CONNECT_TECH,
2968 PCI_SUBDEVICE_ID_CONNECT_TECH_BH4_232, 0, 0,
2969 pbn_b1_4_1382400 },
2970 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V960,
2971 PCI_SUBVENDOR_ID_CONNECT_TECH,
2972 PCI_SUBDEVICE_ID_CONNECT_TECH_BH2_232, 0, 0,
2973 pbn_b1_2_1382400 },
2974 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2975 PCI_SUBVENDOR_ID_CONNECT_TECH,
2976 PCI_SUBDEVICE_ID_CONNECT_TECH_BH8_232, 0, 0,
2977 pbn_b1_8_1382400 },
2978 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2979 PCI_SUBVENDOR_ID_CONNECT_TECH,
2980 PCI_SUBDEVICE_ID_CONNECT_TECH_BH4_232, 0, 0,
2981 pbn_b1_4_1382400 },
2982 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2983 PCI_SUBVENDOR_ID_CONNECT_TECH,
2984 PCI_SUBDEVICE_ID_CONNECT_TECH_BH2_232, 0, 0,
2985 pbn_b1_2_1382400 },
2986 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2987 PCI_SUBVENDOR_ID_CONNECT_TECH,
2988 PCI_SUBDEVICE_ID_CONNECT_TECH_BH8_485, 0, 0,
2989 pbn_b1_8_921600 },
2990 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2991 PCI_SUBVENDOR_ID_CONNECT_TECH,
2992 PCI_SUBDEVICE_ID_CONNECT_TECH_BH8_485_4_4, 0, 0,
2993 pbn_b1_8_921600 },
2994 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2995 PCI_SUBVENDOR_ID_CONNECT_TECH,
2996 PCI_SUBDEVICE_ID_CONNECT_TECH_BH4_485, 0, 0,
2997 pbn_b1_4_921600 },
2998 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
2999 PCI_SUBVENDOR_ID_CONNECT_TECH,
3000 PCI_SUBDEVICE_ID_CONNECT_TECH_BH4_485_2_2, 0, 0,
3001 pbn_b1_4_921600 },
3002 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
3003 PCI_SUBVENDOR_ID_CONNECT_TECH,
3004 PCI_SUBDEVICE_ID_CONNECT_TECH_BH2_485, 0, 0,
3005 pbn_b1_2_921600 },
3006 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
3007 PCI_SUBVENDOR_ID_CONNECT_TECH,
3008 PCI_SUBDEVICE_ID_CONNECT_TECH_BH8_485_2_6, 0, 0,
3009 pbn_b1_8_921600 },
3010 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
3011 PCI_SUBVENDOR_ID_CONNECT_TECH,
3012 PCI_SUBDEVICE_ID_CONNECT_TECH_BH081101V1, 0, 0,
3013 pbn_b1_8_921600 },
3014 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
3015 PCI_SUBVENDOR_ID_CONNECT_TECH,
3016 PCI_SUBDEVICE_ID_CONNECT_TECH_BH041101V1, 0, 0,
3017 pbn_b1_4_921600 },
26e92861
GH		 3018 { PCI_VENDOR_ID_V3, PCI_DEVICE_ID_V3_V351,
3019 PCI_SUBVENDOR_ID_CONNECT_TECH,
3020 PCI_SUBDEVICE_ID_CONNECT_TECH_BH2_20MHZ, 0, 0,
3021 pbn_b1_2_1250000 },
3022 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI954,
3023 PCI_SUBVENDOR_ID_CONNECT_TECH,
3024 PCI_SUBDEVICE_ID_CONNECT_TECH_TITAN_2, 0, 0,
3025 pbn_b0_2_1843200 },
3026 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI954,
3027 PCI_SUBVENDOR_ID_CONNECT_TECH,
3028 PCI_SUBDEVICE_ID_CONNECT_TECH_TITAN_4, 0, 0,
3029 pbn_b0_4_1843200 },
85d1494e
YY		 3030 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI954,
3031 PCI_VENDOR_ID_AFAVLAB,
3032 PCI_SUBDEVICE_ID_AFAVLAB_P061, 0, 0,
3033 pbn_b0_4_1152000 },
26e92861
GH		 3034 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3035 PCI_SUBVENDOR_ID_CONNECT_TECH,
3036 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_232, 0, 0,
3037 pbn_b0_2_1843200_200 },
3038 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C154,
3039 PCI_SUBVENDOR_ID_CONNECT_TECH,
3040 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_232, 0, 0,
3041 pbn_b0_4_1843200_200 },
3042 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C158,
3043 PCI_SUBVENDOR_ID_CONNECT_TECH,
3044 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_232, 0, 0,
3045 pbn_b0_8_1843200_200 },
3046 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3047 PCI_SUBVENDOR_ID_CONNECT_TECH,
3048 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_1_1, 0, 0,
3049 pbn_b0_2_1843200_200 },
3050 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C154,
3051 PCI_SUBVENDOR_ID_CONNECT_TECH,
3052 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_2, 0, 0,
3053 pbn_b0_4_1843200_200 },
3054 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C158,
3055 PCI_SUBVENDOR_ID_CONNECT_TECH,
3056 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_4, 0, 0,
3057 pbn_b0_8_1843200_200 },
3058 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3059 PCI_SUBVENDOR_ID_CONNECT_TECH,
3060 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2, 0, 0,
3061 pbn_b0_2_1843200_200 },
3062 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C154,
3063 PCI_SUBVENDOR_ID_CONNECT_TECH,
3064 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4, 0, 0,
3065 pbn_b0_4_1843200_200 },
3066 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C158,
3067 PCI_SUBVENDOR_ID_CONNECT_TECH,
3068 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8, 0, 0,
3069 pbn_b0_8_1843200_200 },
3070 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3071 PCI_SUBVENDOR_ID_CONNECT_TECH,
3072 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_485, 0, 0,
3073 pbn_b0_2_1843200_200 },
3074 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C154,
3075 PCI_SUBVENDOR_ID_CONNECT_TECH,
3076 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_485, 0, 0,
3077 pbn_b0_4_1843200_200 },
3078 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C158,
3079 PCI_SUBVENDOR_ID_CONNECT_TECH,
3080 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_485, 0, 0,
3081 pbn_b0_8_1843200_200 },
c68d2b15
BH		 3082 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3083 PCI_VENDOR_ID_IBM, PCI_SUBDEVICE_ID_IBM_SATURN_SERIAL_ONE_PORT,
3084 0, 0, pbn_exar_ibm_saturn },
1da177e4
LT		 3085
3086 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_U530,
5756ee99 3087 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3088 pbn_b2_bt_1_115200 },
3089 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_UCOMM2,
5756ee99 3090 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3091 pbn_b2_bt_2_115200 },
3092 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_UCOMM422,
5756ee99 3093 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3094 pbn_b2_bt_4_115200 },
3095 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_UCOMM232,
5756ee99 3096 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3097 pbn_b2_bt_2_115200 },
3098 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_COMM4,
5756ee99 3099 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3100 pbn_b2_bt_4_115200 },
3101 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_COMM8,
5756ee99 3102 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4 3103 pbn_b2_8_115200 },
e65f0f82
FL		 3104 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_7803,
3105 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3106 pbn_b2_8_460800 },
1da177e4
LT		 3107 { PCI_VENDOR_ID_SEALEVEL, PCI_DEVICE_ID_SEALEVEL_UCOMM8,
3108 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3109 pbn_b2_8_115200 },
3110
3111 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_GTEK_SERIAL2,
3112 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3113 pbn_b2_bt_2_115200 },
3114 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_SPCOM200,
3115 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3116 pbn_b2_bt_2_921600 },
3117 /*
3118 * VScom SPCOM800, from sl@s.pl
3119 */
5756ee99
AC		 3120 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_SPCOM800,
3121 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3122 pbn_b2_8_921600 },
3123 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_1077,
5756ee99 3124 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4 3125 pbn_b2_4_921600 },
b76c5a07
CB		 3126 /* Unknown card - subdevice 0x1584 */
3127 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3128 PCI_VENDOR_ID_PLX,
3129 PCI_SUBDEVICE_ID_UNKNOWN_0x1584, 0, 0,
3130 pbn_b0_4_115200 },
1da177e4
LT		 3131 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3132 PCI_SUBVENDOR_ID_KEYSPAN,
3133 PCI_SUBDEVICE_ID_KEYSPAN_SX2, 0, 0,
3134 pbn_panacom },
3135 { PCI_VENDOR_ID_PANACOM, PCI_DEVICE_ID_PANACOM_QUADMODEM,
3136 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3137 pbn_panacom4 },
3138 { PCI_VENDOR_ID_PANACOM, PCI_DEVICE_ID_PANACOM_DUALMODEM,
3139 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3140 pbn_panacom2 },
a9cccd34
MF		 3141 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9030,
3142 PCI_VENDOR_ID_ESDGMBH,
3143 PCI_DEVICE_ID_ESDGMBH_CPCIASIO4, 0, 0,
3144 pbn_b2_4_115200 },
1da177e4
LT		 3145 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3146 PCI_SUBVENDOR_ID_CHASE_PCIFAST,
5756ee99 3147 PCI_SUBDEVICE_ID_CHASE_PCIFAST4, 0, 0,
1da177e4
LT		 3148 pbn_b2_4_460800 },
3149 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3150 PCI_SUBVENDOR_ID_CHASE_PCIFAST,
5756ee99 3151 PCI_SUBDEVICE_ID_CHASE_PCIFAST8, 0, 0,
1da177e4
LT		 3152 pbn_b2_8_460800 },
3153 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3154 PCI_SUBVENDOR_ID_CHASE_PCIFAST,
5756ee99 3155 PCI_SUBDEVICE_ID_CHASE_PCIFAST16, 0, 0,
1da177e4
LT		 3156 pbn_b2_16_460800 },
3157 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3158 PCI_SUBVENDOR_ID_CHASE_PCIFAST,
5756ee99 3159 PCI_SUBDEVICE_ID_CHASE_PCIFAST16FMC, 0, 0,
1da177e4
LT		 3160 pbn_b2_16_460800 },
3161 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3162 PCI_SUBVENDOR_ID_CHASE_PCIRAS,
5756ee99 3163 PCI_SUBDEVICE_ID_CHASE_PCIRAS4, 0, 0,
1da177e4
LT		 3164 pbn_b2_4_460800 },
3165 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3166 PCI_SUBVENDOR_ID_CHASE_PCIRAS,
5756ee99 3167 PCI_SUBDEVICE_ID_CHASE_PCIRAS8, 0, 0,
1da177e4 3168 pbn_b2_8_460800 },
add7b58e
BH		 3169 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,
3170 PCI_SUBVENDOR_ID_EXSYS,
3171 PCI_SUBDEVICE_ID_EXSYS_4055, 0, 0,
3172 pbn_exsys_4055 },
1da177e4
LT		 3173 /*
3174 * Megawolf Romulus PCI Serial Card, from Mike Hudson
3175 * (Exoray@isys.ca)
3176 */
3177 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_ROMULUS,
3178 0x10b5, 0x106a, 0, 0,
3179 pbn_plx_romulus },
3180 { PCI_VENDOR_ID_QUATECH, PCI_DEVICE_ID_QUATECH_QSC100,
3181 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3182 pbn_b1_4_115200 },
3183 { PCI_VENDOR_ID_QUATECH, PCI_DEVICE_ID_QUATECH_DSC100,
3184 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3185 pbn_b1_2_115200 },
3186 { PCI_VENDOR_ID_QUATECH, PCI_DEVICE_ID_QUATECH_ESC100D,
3187 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3188 pbn_b1_8_115200 },
3189 { PCI_VENDOR_ID_QUATECH, PCI_DEVICE_ID_QUATECH_ESC100M,
3190 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3191 pbn_b1_8_115200 },
3192 { PCI_VENDOR_ID_SPECIALIX, PCI_DEVICE_ID_OXSEMI_16PCI954,
5756ee99
AC		 3193 PCI_VENDOR_ID_SPECIALIX, PCI_SUBDEVICE_ID_SPECIALIX_SPEED4,
3194 0, 0,
1da177e4 3195 pbn_b0_4_921600 },
fbc0dc0d 3196 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI954,
5756ee99
AC		 3197 PCI_SUBVENDOR_ID_SIIG, PCI_SUBDEVICE_ID_SIIG_QUARTET_SERIAL,
3198 0, 0,
fbc0dc0d 3199 pbn_b0_4_1152000 },
c9bd9d01
MP		 3200 { PCI_VENDOR_ID_OXSEMI, 0x9505,
3201 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3202 pbn_b0_bt_2_921600 },
db1de159
DR		 3203
3204 /*
3205 * The below card is a little controversial since it is the
3206 * subject of a PCI vendor/device ID clash. (See
3207 * www.ussg.iu.edu/hypermail/linux/kernel/0303.1/0516.html).
3208 * For now just used the hex ID 0x950a.
3209 */
39aced68
NV		 3210 { PCI_VENDOR_ID_OXSEMI, 0x950a,
3211 PCI_SUBVENDOR_ID_SIIG, PCI_SUBDEVICE_ID_SIIG_DUAL_SERIAL, 0, 0,
3212 pbn_b0_2_115200 },
db1de159
DR		 3213 { PCI_VENDOR_ID_OXSEMI, 0x950a,
3214 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3215 pbn_b0_2_1130000 },
70fd8fde
AP		 3216 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_C950,
3217 PCI_VENDOR_ID_OXSEMI, PCI_SUBDEVICE_ID_OXSEMI_C950, 0, 0,
3218 pbn_b0_1_921600 },
1da177e4
LT		 3219 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI954,
3220 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3221 pbn_b0_4_115200 },
3222 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI952,
3223 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3224 pbn_b0_bt_2_921600 },
e847003f
LB		 3225 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI958,
3226 PCI_ANY_ID , PCI_ANY_ID, 0, 0,
3227 pbn_b2_8_1152000 },
1da177e4 3228
7106b4e3
LH		 3229 /*
3230 * Oxford Semiconductor Inc. Tornado PCI express device range.
3231 */
3232 { PCI_VENDOR_ID_OXSEMI, 0xc101, /* OXPCIe952 1 Legacy UART */
3233 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3234 pbn_b0_1_4000000 },
3235 { PCI_VENDOR_ID_OXSEMI, 0xc105, /* OXPCIe952 1 Legacy UART */
3236 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3237 pbn_b0_1_4000000 },
3238 { PCI_VENDOR_ID_OXSEMI, 0xc11b, /* OXPCIe952 1 Native UART */
3239 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3240 pbn_oxsemi_1_4000000 },
3241 { PCI_VENDOR_ID_OXSEMI, 0xc11f, /* OXPCIe952 1 Native UART */
3242 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3243 pbn_oxsemi_1_4000000 },
3244 { PCI_VENDOR_ID_OXSEMI, 0xc120, /* OXPCIe952 1 Legacy UART */
3245 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3246 pbn_b0_1_4000000 },
3247 { PCI_VENDOR_ID_OXSEMI, 0xc124, /* OXPCIe952 1 Legacy UART */
3248 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3249 pbn_b0_1_4000000 },
3250 { PCI_VENDOR_ID_OXSEMI, 0xc138, /* OXPCIe952 1 Native UART */
3251 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3252 pbn_oxsemi_1_4000000 },
3253 { PCI_VENDOR_ID_OXSEMI, 0xc13d, /* OXPCIe952 1 Native UART */
3254 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3255 pbn_oxsemi_1_4000000 },
3256 { PCI_VENDOR_ID_OXSEMI, 0xc140, /* OXPCIe952 1 Legacy UART */
3257 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3258 pbn_b0_1_4000000 },
3259 { PCI_VENDOR_ID_OXSEMI, 0xc141, /* OXPCIe952 1 Legacy UART */
3260 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3261 pbn_b0_1_4000000 },
3262 { PCI_VENDOR_ID_OXSEMI, 0xc144, /* OXPCIe952 1 Legacy UART */
3263 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3264 pbn_b0_1_4000000 },
3265 { PCI_VENDOR_ID_OXSEMI, 0xc145, /* OXPCIe952 1 Legacy UART */
3266 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3267 pbn_b0_1_4000000 },
3268 { PCI_VENDOR_ID_OXSEMI, 0xc158, /* OXPCIe952 2 Native UART */
3269 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3270 pbn_oxsemi_2_4000000 },
3271 { PCI_VENDOR_ID_OXSEMI, 0xc15d, /* OXPCIe952 2 Native UART */
3272 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3273 pbn_oxsemi_2_4000000 },
3274 { PCI_VENDOR_ID_OXSEMI, 0xc208, /* OXPCIe954 4 Native UART */
3275 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3276 pbn_oxsemi_4_4000000 },
3277 { PCI_VENDOR_ID_OXSEMI, 0xc20d, /* OXPCIe954 4 Native UART */
3278 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3279 pbn_oxsemi_4_4000000 },
3280 { PCI_VENDOR_ID_OXSEMI, 0xc308, /* OXPCIe958 8 Native UART */
3281 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3282 pbn_oxsemi_8_4000000 },
3283 { PCI_VENDOR_ID_OXSEMI, 0xc30d, /* OXPCIe958 8 Native UART */
3284 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3285 pbn_oxsemi_8_4000000 },
3286 { PCI_VENDOR_ID_OXSEMI, 0xc40b, /* OXPCIe200 1 Native UART */
3287 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3288 pbn_oxsemi_1_4000000 },
3289 { PCI_VENDOR_ID_OXSEMI, 0xc40f, /* OXPCIe200 1 Native UART */
3290 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3291 pbn_oxsemi_1_4000000 },
3292 { PCI_VENDOR_ID_OXSEMI, 0xc41b, /* OXPCIe200 1 Native UART */
3293 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3294 pbn_oxsemi_1_4000000 },
3295 { PCI_VENDOR_ID_OXSEMI, 0xc41f, /* OXPCIe200 1 Native UART */
3296 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3297 pbn_oxsemi_1_4000000 },
3298 { PCI_VENDOR_ID_OXSEMI, 0xc42b, /* OXPCIe200 1 Native UART */
3299 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3300 pbn_oxsemi_1_4000000 },
3301 { PCI_VENDOR_ID_OXSEMI, 0xc42f, /* OXPCIe200 1 Native UART */
3302 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3303 pbn_oxsemi_1_4000000 },
3304 { PCI_VENDOR_ID_OXSEMI, 0xc43b, /* OXPCIe200 1 Native UART */
3305 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3306 pbn_oxsemi_1_4000000 },
3307 { PCI_VENDOR_ID_OXSEMI, 0xc43f, /* OXPCIe200 1 Native UART */
3308 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3309 pbn_oxsemi_1_4000000 },
3310 { PCI_VENDOR_ID_OXSEMI, 0xc44b, /* OXPCIe200 1 Native UART */
3311 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3312 pbn_oxsemi_1_4000000 },
3313 { PCI_VENDOR_ID_OXSEMI, 0xc44f, /* OXPCIe200 1 Native UART */
3314 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3315 pbn_oxsemi_1_4000000 },
3316 { PCI_VENDOR_ID_OXSEMI, 0xc45b, /* OXPCIe200 1 Native UART */
3317 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3318 pbn_oxsemi_1_4000000 },
3319 { PCI_VENDOR_ID_OXSEMI, 0xc45f, /* OXPCIe200 1 Native UART */
3320 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3321 pbn_oxsemi_1_4000000 },
3322 { PCI_VENDOR_ID_OXSEMI, 0xc46b, /* OXPCIe200 1 Native UART */
3323 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3324 pbn_oxsemi_1_4000000 },
3325 { PCI_VENDOR_ID_OXSEMI, 0xc46f, /* OXPCIe200 1 Native UART */
3326 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3327 pbn_oxsemi_1_4000000 },
3328 { PCI_VENDOR_ID_OXSEMI, 0xc47b, /* OXPCIe200 1 Native UART */
3329 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3330 pbn_oxsemi_1_4000000 },
3331 { PCI_VENDOR_ID_OXSEMI, 0xc47f, /* OXPCIe200 1 Native UART */
3332 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3333 pbn_oxsemi_1_4000000 },
3334 { PCI_VENDOR_ID_OXSEMI, 0xc48b, /* OXPCIe200 1 Native UART */
3335 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3336 pbn_oxsemi_1_4000000 },
3337 { PCI_VENDOR_ID_OXSEMI, 0xc48f, /* OXPCIe200 1 Native UART */
3338 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3339 pbn_oxsemi_1_4000000 },
3340 { PCI_VENDOR_ID_OXSEMI, 0xc49b, /* OXPCIe200 1 Native UART */
3341 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3342 pbn_oxsemi_1_4000000 },
3343 { PCI_VENDOR_ID_OXSEMI, 0xc49f, /* OXPCIe200 1 Native UART */
3344 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3345 pbn_oxsemi_1_4000000 },
3346 { PCI_VENDOR_ID_OXSEMI, 0xc4ab, /* OXPCIe200 1 Native UART */
3347 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3348 pbn_oxsemi_1_4000000 },
3349 { PCI_VENDOR_ID_OXSEMI, 0xc4af, /* OXPCIe200 1 Native UART */
3350 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3351 pbn_oxsemi_1_4000000 },
3352 { PCI_VENDOR_ID_OXSEMI, 0xc4bb, /* OXPCIe200 1 Native UART */
3353 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3354 pbn_oxsemi_1_4000000 },
3355 { PCI_VENDOR_ID_OXSEMI, 0xc4bf, /* OXPCIe200 1 Native UART */
3356 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3357 pbn_oxsemi_1_4000000 },
3358 { PCI_VENDOR_ID_OXSEMI, 0xc4cb, /* OXPCIe200 1 Native UART */
3359 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3360 pbn_oxsemi_1_4000000 },
3361 { PCI_VENDOR_ID_OXSEMI, 0xc4cf, /* OXPCIe200 1 Native UART */
3362 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3363 pbn_oxsemi_1_4000000 },
b80de369
LH		 3364 /*
3365 * Mainpine Inc. IQ Express "Rev3" utilizing OxSemi Tornado
3366 */
3367 { PCI_VENDOR_ID_MAINPINE, 0x4000, /* IQ Express 1 Port V.34 Super-G3 Fax */
3368 PCI_VENDOR_ID_MAINPINE, 0x4001, 0, 0,
3369 pbn_oxsemi_1_4000000 },
3370 { PCI_VENDOR_ID_MAINPINE, 0x4000, /* IQ Express 2 Port V.34 Super-G3 Fax */
3371 PCI_VENDOR_ID_MAINPINE, 0x4002, 0, 0,
3372 pbn_oxsemi_2_4000000 },
3373 { PCI_VENDOR_ID_MAINPINE, 0x4000, /* IQ Express 4 Port V.34 Super-G3 Fax */
3374 PCI_VENDOR_ID_MAINPINE, 0x4004, 0, 0,
3375 pbn_oxsemi_4_4000000 },
3376 { PCI_VENDOR_ID_MAINPINE, 0x4000, /* IQ Express 8 Port V.34 Super-G3 Fax */
3377 PCI_VENDOR_ID_MAINPINE, 0x4008, 0, 0,
3378 pbn_oxsemi_8_4000000 },
aa273ae5
SK		 3379
3380 /*
3381 * Digi/IBM PCIe 2-port Async EIA-232 Adapter utilizing OxSemi Tornado
3382 */
3383 { PCI_VENDOR_ID_DIGI, PCIE_DEVICE_ID_NEO_2_OX_IBM,
3384 PCI_SUBVENDOR_ID_IBM, PCI_ANY_ID, 0, 0,
3385 pbn_oxsemi_2_4000000 },
3386
1da177e4
LT		 3387 /*
3388 * SBS Technologies, Inc. P-Octal and PMC-OCTPRO cards,
3389 * from skokodyn@yahoo.com
3390 */
3391 { PCI_VENDOR_ID_SBSMODULARIO, PCI_DEVICE_ID_OCTPRO,
3392 PCI_SUBVENDOR_ID_SBSMODULARIO, PCI_SUBDEVICE_ID_OCTPRO232, 0, 0,
3393 pbn_sbsxrsio },
3394 { PCI_VENDOR_ID_SBSMODULARIO, PCI_DEVICE_ID_OCTPRO,
3395 PCI_SUBVENDOR_ID_SBSMODULARIO, PCI_SUBDEVICE_ID_OCTPRO422, 0, 0,
3396 pbn_sbsxrsio },
3397 { PCI_VENDOR_ID_SBSMODULARIO, PCI_DEVICE_ID_OCTPRO,
3398 PCI_SUBVENDOR_ID_SBSMODULARIO, PCI_SUBDEVICE_ID_POCTAL232, 0, 0,
3399 pbn_sbsxrsio },
3400 { PCI_VENDOR_ID_SBSMODULARIO, PCI_DEVICE_ID_OCTPRO,
3401 PCI_SUBVENDOR_ID_SBSMODULARIO, PCI_SUBDEVICE_ID_POCTAL422, 0, 0,
3402 pbn_sbsxrsio },
3403
3404 /*
3405 * Digitan DS560-558, from jimd@esoft.com
3406 */
3407 { PCI_VENDOR_ID_ATT, PCI_DEVICE_ID_ATT_VENUS_MODEM,
5756ee99 3408 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3409 pbn_b1_1_115200 },
3410
3411 /*
3412 * Titan Electronic cards
3413 * The 400L and 800L have a custom setup quirk.
3414 */
3415 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_100,
5756ee99 3416 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3417 pbn_b0_1_921600 },
3418 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200,
5756ee99 3419 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3420 pbn_b0_2_921600 },
3421 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400,
5756ee99 3422 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3423 pbn_b0_4_921600 },
3424 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800B,
5756ee99 3425 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
1da177e4
LT		 3426 pbn_b0_4_921600 },
3427 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_100L,
3428 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3429 pbn_b1_1_921600 },
3430 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200L,
3431 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3432 pbn_b1_bt_2_921600 },
3433 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400L,
3434 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3435 pbn_b0_bt_4_921600 },
3436 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800L,
3437 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3438 pbn_b0_bt_8_921600 },
66169ad1
YY		 3439 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200I,
3440 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3441 pbn_b4_bt_2_921600 },
3442 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400I,
3443 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3444 pbn_b4_bt_4_921600 },
3445 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800I,
3446 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3447 pbn_b4_bt_8_921600 },
3448 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400EH,
3449 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3450 pbn_b0_4_921600 },
3451 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800EH,
3452 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3453 pbn_b0_4_921600 },
3454 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800EHB,
3455 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3456 pbn_b0_4_921600 },
3457 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_100E,
3458 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3459 pbn_oxsemi_1_4000000 },
3460 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200E,
3461 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3462 pbn_oxsemi_2_4000000 },
3463 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400E,
3464 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3465 pbn_oxsemi_4_4000000 },
3466 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800E,
3467 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3468 pbn_oxsemi_8_4000000 },
3469 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200EI,
3470 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3471 pbn_oxsemi_2_4000000 },
3472 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_200EISI,
3473 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3474 pbn_oxsemi_2_4000000 },
1e9deb11
YY		 3475 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_400V3,
3476 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3477 pbn_b0_4_921600 },
3478 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_410V3,
3479 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3480 pbn_b0_4_921600 },
3481 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800V3,
3482 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3483 pbn_b0_4_921600 },
3484 { PCI_VENDOR_ID_TITAN, PCI_DEVICE_ID_TITAN_800V3B,
3485 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3486 pbn_b0_4_921600 },
1da177e4
LT		 3487
3488 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_550,
3489 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3490 pbn_b2_1_460800 },
3491 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_650,
3492 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3493 pbn_b2_1_460800 },
3494 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_850,
3495 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3496 pbn_b2_1_460800 },
3497 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_550,
3498 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3499 pbn_b2_bt_2_921600 },
3500 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_650,
3501 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3502 pbn_b2_bt_2_921600 },
3503 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_850,
3504 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3505 pbn_b2_bt_2_921600 },
3506 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_550,
3507 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3508 pbn_b2_bt_4_921600 },
3509 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_650,
3510 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3511 pbn_b2_bt_4_921600 },
3512 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_850,
3513 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3514 pbn_b2_bt_4_921600 },
3515 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_550,
3516 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3517 pbn_b0_1_921600 },
3518 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_650,
3519 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3520 pbn_b0_1_921600 },
3521 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_850,
3522 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3523 pbn_b0_1_921600 },
3524 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_550,
3525 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3526 pbn_b0_bt_2_921600 },
3527 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_650,
3528 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3529 pbn_b0_bt_2_921600 },
3530 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_850,
3531 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3532 pbn_b0_bt_2_921600 },
3533 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_550,
3534 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3535 pbn_b0_bt_4_921600 },
3536 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_650,
3537 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3538 pbn_b0_bt_4_921600 },
3539 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_850,
3540 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3541 pbn_b0_bt_4_921600 },
3ec9c594
AP		 3542 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_8S_20x_550,
3543 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3544 pbn_b0_bt_8_921600 },
3545 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_8S_20x_650,
3546 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3547 pbn_b0_bt_8_921600 },
3548 { PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_8S_20x_850,
3549 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3550 pbn_b0_bt_8_921600 },
1da177e4
LT		 3551
3552 /*
3553 * Computone devices submitted by Doug McNash dmcnash@computone.com
3554 */
3555 { PCI_VENDOR_ID_COMPUTONE, PCI_DEVICE_ID_COMPUTONE_PG,
3556 PCI_SUBVENDOR_ID_COMPUTONE, PCI_SUBDEVICE_ID_COMPUTONE_PG4,
3557 0, 0, pbn_computone_4 },
3558 { PCI_VENDOR_ID_COMPUTONE, PCI_DEVICE_ID_COMPUTONE_PG,
3559 PCI_SUBVENDOR_ID_COMPUTONE, PCI_SUBDEVICE_ID_COMPUTONE_PG8,
3560 0, 0, pbn_computone_8 },
3561 { PCI_VENDOR_ID_COMPUTONE, PCI_DEVICE_ID_COMPUTONE_PG,
3562 PCI_SUBVENDOR_ID_COMPUTONE, PCI_SUBDEVICE_ID_COMPUTONE_PG6,
3563 0, 0, pbn_computone_6 },
3564
3565 { PCI_VENDOR_ID_OXSEMI, PCI_DEVICE_ID_OXSEMI_16PCI95N,
3566 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3567 pbn_oxsemi },
3568 { PCI_VENDOR_ID_TIMEDIA, PCI_DEVICE_ID_TIMEDIA_1889,
3569 PCI_VENDOR_ID_TIMEDIA, PCI_ANY_ID, 0, 0,
3570 pbn_b0_bt_1_921600 },
3571
3572 /*
3573 * AFAVLAB serial card, from Harald Welte <laforge@gnumonks.org>
3574 */
3575 { PCI_VENDOR_ID_AFAVLAB, PCI_DEVICE_ID_AFAVLAB_P028,
3576 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3577 pbn_b0_bt_8_115200 },
3578 { PCI_VENDOR_ID_AFAVLAB, PCI_DEVICE_ID_AFAVLAB_P030,
3579 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3580 pbn_b0_bt_8_115200 },
3581
3582 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_DSERIAL,
3583 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3584 pbn_b0_bt_2_115200 },
3585 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUATRO_A,
3586 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3587 pbn_b0_bt_2_115200 },
3588 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUATRO_B,
3589 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3590 pbn_b0_bt_2_115200 },
b87e5e2b
LB		 3591 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUATTRO_A,
3592 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3593 pbn_b0_bt_2_115200 },
3594 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUATTRO_B,
3595 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3596 pbn_b0_bt_2_115200 },
1da177e4
LT		 3597 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_OCTO_A,
3598 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3599 pbn_b0_bt_4_460800 },
3600 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_OCTO_B,
3601 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3602 pbn_b0_bt_4_460800 },
3603 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_PORT_PLUS,
3604 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3605 pbn_b0_bt_2_460800 },
3606 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUAD_A,
3607 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3608 pbn_b0_bt_2_460800 },
3609 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_QUAD_B,
3610 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3611 pbn_b0_bt_2_460800 },
3612 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_SSERIAL,
3613 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3614 pbn_b0_bt_1_115200 },
3615 { PCI_VENDOR_ID_LAVA, PCI_DEVICE_ID_LAVA_PORT_650,
3616 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3617 pbn_b0_bt_1_460800 },
3618
1fb8cacc
RK		 3619 /*
3620 * Korenix Jetcard F0/F1 cards (JC1204, JC1208, JC1404, JC1408).
3621 * Cards are identified by their subsystem vendor IDs, which
3622 * (in hex) match the model number.
3623 *
3624 * Note that JC140x are RS422/485 cards which require ox950
3625 * ACR = 0x10, and as such are not currently fully supported.
3626 */
3627 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF0,
3628 0x1204, 0x0004, 0, 0,
3629 pbn_b0_4_921600 },
3630 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF0,
3631 0x1208, 0x0004, 0, 0,
3632 pbn_b0_4_921600 },
3633/* { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF0,
3634 0x1402, 0x0002, 0, 0,
3635 pbn_b0_2_921600 }, */
3636/* { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF0,
3637 0x1404, 0x0004, 0, 0,
3638 pbn_b0_4_921600 }, */
3639 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF1,
3640 0x1208, 0x0004, 0, 0,
3641 pbn_b0_4_921600 },
3642
2a52fcb5
KY		 3643 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF2,
3644 0x1204, 0x0004, 0, 0,
3645 pbn_b0_4_921600 },
3646 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF2,
3647 0x1208, 0x0004, 0, 0,
3648 pbn_b0_4_921600 },
3649 { PCI_VENDOR_ID_KORENIX, PCI_DEVICE_ID_KORENIX_JETCARDF3,
3650 0x1208, 0x0004, 0, 0,
3651 pbn_b0_4_921600 },
1da177e4
LT		 3652 /*
3653 * Dell Remote Access Card 4 - Tim_T_Murphy@Dell.com
3654 */
3655 { PCI_VENDOR_ID_DELL, PCI_DEVICE_ID_DELL_RAC4,
3656 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3657 pbn_b1_1_1382400 },
3658
3659 /*
3660 * Dell Remote Access Card III - Tim_T_Murphy@Dell.com
3661 */
3662 { PCI_VENDOR_ID_DELL, PCI_DEVICE_ID_DELL_RACIII,
3663 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3664 pbn_b1_1_1382400 },
3665
3666 /*
3667 * RAStel 2 port modem, gerg@moreton.com.au
3668 */
3669 { PCI_VENDOR_ID_MORETON, PCI_DEVICE_ID_RASTEL_2PORT,
3670 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3671 pbn_b2_bt_2_115200 },
3672
3673 /*
3674 * EKF addition for i960 Boards form EKF with serial port
3675 */
3676 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_80960_RP,
3677 0xE4BF, PCI_ANY_ID, 0, 0,
3678 pbn_intel_i960 },
3679
3680 /*
3681 * Xircom Cardbus/Ethernet combos
3682 */
3683 { PCI_VENDOR_ID_XIRCOM, PCI_DEVICE_ID_XIRCOM_X3201_MDM,
3684 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3685 pbn_b0_1_115200 },
3686 /*
3687 * Xircom RBM56G cardbus modem - Dirk Arnold (temp entry)
3688 */
3689 { PCI_VENDOR_ID_XIRCOM, PCI_DEVICE_ID_XIRCOM_RBM56G,
3690 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3691 pbn_b0_1_115200 },
3692
3693 /*
3694 * Untested PCI modems, sent in from various folks...
3695 */
3696
3697 /*
3698 * Elsa Model 56K PCI Modem, from Andreas Rath <arh@01019freenet.de>
3699 */
3700 { PCI_VENDOR_ID_ROCKWELL, 0x1004,
3701 0x1048, 0x1500, 0, 0,
3702 pbn_b1_1_115200 },
3703
3704 { PCI_VENDOR_ID_SGI, PCI_DEVICE_ID_SGI_IOC3,
3705 0xFF00, 0, 0, 0,
3706 pbn_sgi_ioc3 },
3707
3708 /*
3709 * HP Diva card
3710 */
3711 { PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_DIVA,
3712 PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_DIVA_RMP3, 0, 0,
3713 pbn_b1_1_115200 },
3714 { PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_DIVA,
3715 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3716 pbn_b0_5_115200 },
3717 { PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_DIVA_AUX,
3718 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3719 pbn_b2_1_115200 },
3720
d9004eb4
ABL		 3721 { PCI_VENDOR_ID_DCI, PCI_DEVICE_ID_DCI_PCCOM2,
3722 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3723 pbn_b3_2_115200 },
1da177e4
LT		 3724 { PCI_VENDOR_ID_DCI, PCI_DEVICE_ID_DCI_PCCOM4,
3725 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3726 pbn_b3_4_115200 },
3727 { PCI_VENDOR_ID_DCI, PCI_DEVICE_ID_DCI_PCCOM8,
3728 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3729 pbn_b3_8_115200 },
3730
3731 /*
3732 * Exar Corp. XR17C15[248] Dual/Quad/Octal UART
3733 */
3734 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C152,
3735 PCI_ANY_ID, PCI_ANY_ID,
3736 0,
3737 0, pbn_exar_XR17C152 },
3738 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C154,
3739 PCI_ANY_ID, PCI_ANY_ID,
3740 0,
3741 0, pbn_exar_XR17C154 },
3742 { PCI_VENDOR_ID_EXAR, PCI_DEVICE_ID_EXAR_XR17C158,
3743 PCI_ANY_ID, PCI_ANY_ID,
3744 0,
3745 0, pbn_exar_XR17C158 },
3746
3747 /*
3748 * Topic TP560 Data/Fax/Voice 56k modem (reported by Evan Clarke)
3749 */
3750 { PCI_VENDOR_ID_TOPIC, PCI_DEVICE_ID_TOPIC_TP560,
3751 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3752 pbn_b0_1_115200 },
84f8c6fc
NV		 3753 /*
3754 * ITE
3755 */
3756 { PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8872,
3757 PCI_ANY_ID, PCI_ANY_ID,
3758 0, 0,
3759 pbn_b1_bt_1_115200 },
1da177e4 3760
737c1756
PH		 3761 /*
3762 * IntaShield IS-200
3763 */
3764 { PCI_VENDOR_ID_INTASHIELD, PCI_DEVICE_ID_INTASHIELD_IS200,
3765 PCI_ANY_ID, PCI_ANY_ID, 0, 0, /* 135a.0811 */
3766 pbn_b2_2_115200 },
4b6f6ce9
IGP		 3767 /*
3768 * IntaShield IS-400
3769 */
3770 { PCI_VENDOR_ID_INTASHIELD, PCI_DEVICE_ID_INTASHIELD_IS400,
3771 PCI_ANY_ID, PCI_ANY_ID, 0, 0, /* 135a.0dc0 */
3772 pbn_b2_4_115200 },
48212008
TH		 3773 /*
3774 * Perle PCI-RAS cards
3775 */
3776 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9030,
3777 PCI_SUBVENDOR_ID_PERLE, PCI_SUBDEVICE_ID_PCI_RAS4,
3778 0, 0, pbn_b2_4_921600 },
3779 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9030,
3780 PCI_SUBVENDOR_ID_PERLE, PCI_SUBDEVICE_ID_PCI_RAS8,
3781 0, 0, pbn_b2_8_921600 },
bf0df636
AC		 3782
3783 /*
3784 * Mainpine series cards: Fairly standard layout but fools
3785 * parts of the autodetect in some cases and uses otherwise
3786 * unmatched communications subclasses in the PCI Express case
3787 */
3788
3789 { /* RockForceDUO */
3790 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3791 PCI_VENDOR_ID_MAINPINE, 0x0200,
3792 0, 0, pbn_b0_2_115200 },
3793 { /* RockForceQUATRO */
3794 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3795 PCI_VENDOR_ID_MAINPINE, 0x0300,
3796 0, 0, pbn_b0_4_115200 },
3797 { /* RockForceDUO+ */
3798 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3799 PCI_VENDOR_ID_MAINPINE, 0x0400,
3800 0, 0, pbn_b0_2_115200 },
3801 { /* RockForceQUATRO+ */
3802 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3803 PCI_VENDOR_ID_MAINPINE, 0x0500,
3804 0, 0, pbn_b0_4_115200 },
3805 { /* RockForce+ */
3806 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3807 PCI_VENDOR_ID_MAINPINE, 0x0600,
3808 0, 0, pbn_b0_2_115200 },
3809 { /* RockForce+ */
3810 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3811 PCI_VENDOR_ID_MAINPINE, 0x0700,
3812 0, 0, pbn_b0_4_115200 },
3813 { /* RockForceOCTO+ */
3814 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3815 PCI_VENDOR_ID_MAINPINE, 0x0800,
3816 0, 0, pbn_b0_8_115200 },
3817 { /* RockForceDUO+ */
3818 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3819 PCI_VENDOR_ID_MAINPINE, 0x0C00,
3820 0, 0, pbn_b0_2_115200 },
3821 { /* RockForceQUARTRO+ */
3822 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3823 PCI_VENDOR_ID_MAINPINE, 0x0D00,
3824 0, 0, pbn_b0_4_115200 },
3825 { /* RockForceOCTO+ */
3826 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3827 PCI_VENDOR_ID_MAINPINE, 0x1D00,
3828 0, 0, pbn_b0_8_115200 },
3829 { /* RockForceD1 */
3830 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3831 PCI_VENDOR_ID_MAINPINE, 0x2000,
3832 0, 0, pbn_b0_1_115200 },
3833 { /* RockForceF1 */
3834 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3835 PCI_VENDOR_ID_MAINPINE, 0x2100,
3836 0, 0, pbn_b0_1_115200 },
3837 { /* RockForceD2 */
3838 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3839 PCI_VENDOR_ID_MAINPINE, 0x2200,
3840 0, 0, pbn_b0_2_115200 },
3841 { /* RockForceF2 */
3842 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3843 PCI_VENDOR_ID_MAINPINE, 0x2300,
3844 0, 0, pbn_b0_2_115200 },
3845 { /* RockForceD4 */
3846 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3847 PCI_VENDOR_ID_MAINPINE, 0x2400,
3848 0, 0, pbn_b0_4_115200 },
3849 { /* RockForceF4 */
3850 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3851 PCI_VENDOR_ID_MAINPINE, 0x2500,
3852 0, 0, pbn_b0_4_115200 },
3853 { /* RockForceD8 */
3854 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3855 PCI_VENDOR_ID_MAINPINE, 0x2600,
3856 0, 0, pbn_b0_8_115200 },
3857 { /* RockForceF8 */
3858 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3859 PCI_VENDOR_ID_MAINPINE, 0x2700,
3860 0, 0, pbn_b0_8_115200 },
3861 { /* IQ Express D1 */
3862 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3863 PCI_VENDOR_ID_MAINPINE, 0x3000,
3864 0, 0, pbn_b0_1_115200 },
3865 { /* IQ Express F1 */
3866 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3867 PCI_VENDOR_ID_MAINPINE, 0x3100,
3868 0, 0, pbn_b0_1_115200 },
3869 { /* IQ Express D2 */
3870 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3871 PCI_VENDOR_ID_MAINPINE, 0x3200,
3872 0, 0, pbn_b0_2_115200 },
3873 { /* IQ Express F2 */
3874 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3875 PCI_VENDOR_ID_MAINPINE, 0x3300,
3876 0, 0, pbn_b0_2_115200 },
3877 { /* IQ Express D4 */
3878 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3879 PCI_VENDOR_ID_MAINPINE, 0x3400,
3880 0, 0, pbn_b0_4_115200 },
3881 { /* IQ Express F4 */
3882 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3883 PCI_VENDOR_ID_MAINPINE, 0x3500,
3884 0, 0, pbn_b0_4_115200 },
3885 { /* IQ Express D8 */
3886 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3887 PCI_VENDOR_ID_MAINPINE, 0x3C00,
3888 0, 0, pbn_b0_8_115200 },
3889 { /* IQ Express F8 */
3890 PCI_VENDOR_ID_MAINPINE, PCI_DEVICE_ID_MAINPINE_PBRIDGE,
3891 PCI_VENDOR_ID_MAINPINE, 0x3D00,
3892 0, 0, pbn_b0_8_115200 },
3893
3894
aa798505
OJ		 3895 /*
3896 * PA Semi PA6T-1682M on-chip UART
3897 */
3898 { PCI_VENDOR_ID_PASEMI, 0xa004,
3899 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3900 pbn_pasemi_1682M },
3901
46a0fac9
SB		 3902 /*
3903 * National Instruments
3904 */
04bf7e74
WP		 3905 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI23216,
3906 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3907 pbn_b1_16_115200 },
3908 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI2328,
3909 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3910 pbn_b1_8_115200 },
3911 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI2324,
3912 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3913 pbn_b1_bt_4_115200 },
3914 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI2322,
3915 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3916 pbn_b1_bt_2_115200 },
3917 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI2324I,
3918 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3919 pbn_b1_bt_4_115200 },
3920 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI2322I,
3921 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3922 pbn_b1_bt_2_115200 },
3923 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8420_23216,
3924 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3925 pbn_b1_16_115200 },
3926 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8420_2328,
3927 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3928 pbn_b1_8_115200 },
3929 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8420_2324,
3930 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3931 pbn_b1_bt_4_115200 },
3932 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8420_2322,
3933 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3934 pbn_b1_bt_2_115200 },
3935 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8422_2324,
3936 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3937 pbn_b1_bt_4_115200 },
3938 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8422_2322,
3939 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3940 pbn_b1_bt_2_115200 },
46a0fac9
SB		 3941 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8430_2322,
3942 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3943 pbn_ni8430_2 },
3944 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8430_2322,
3945 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3946 pbn_ni8430_2 },
3947 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8430_2324,
3948 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3949 pbn_ni8430_4 },
3950 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8430_2324,
3951 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3952 pbn_ni8430_4 },
3953 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8430_2328,
3954 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3955 pbn_ni8430_8 },
3956 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8430_2328,
3957 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3958 pbn_ni8430_8 },
3959 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8430_23216,
3960 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3961 pbn_ni8430_16 },
3962 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8430_23216,
3963 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3964 pbn_ni8430_16 },
3965 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8432_2322,
3966 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3967 pbn_ni8430_2 },
3968 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8432_2322,
3969 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3970 pbn_ni8430_2 },
3971 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PXI8432_2324,
3972 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3973 pbn_ni8430_4 },
3974 { PCI_VENDOR_ID_NI, PCI_DEVICE_ID_NI_PCI8432_2324,
3975 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
3976 pbn_ni8430_4 },
3977
02c9b5cf
KJ		 3978 /*
3979 * ADDI-DATA GmbH communication cards <info@addi-data.com>
3980 */
3981 { PCI_VENDOR_ID_ADDIDATA,
3982 PCI_DEVICE_ID_ADDIDATA_APCI7500,
3983 PCI_ANY_ID,
3984 PCI_ANY_ID,
3985 0,
3986 0,
3987 pbn_b0_4_115200 },
3988
3989 { PCI_VENDOR_ID_ADDIDATA,
3990 PCI_DEVICE_ID_ADDIDATA_APCI7420,
3991 PCI_ANY_ID,
3992 PCI_ANY_ID,
3993 0,
3994 0,
3995 pbn_b0_2_115200 },
3996
3997 { PCI_VENDOR_ID_ADDIDATA,
3998 PCI_DEVICE_ID_ADDIDATA_APCI7300,
3999 PCI_ANY_ID,
4000 PCI_ANY_ID,
4001 0,
4002 0,
4003 pbn_b0_1_115200 },
4004
4005 { PCI_VENDOR_ID_ADDIDATA_OLD,
4006 PCI_DEVICE_ID_ADDIDATA_APCI7800,
4007 PCI_ANY_ID,
4008 PCI_ANY_ID,
4009 0,
4010 0,
4011 pbn_b1_8_115200 },
4012
4013 { PCI_VENDOR_ID_ADDIDATA,
4014 PCI_DEVICE_ID_ADDIDATA_APCI7500_2,
4015 PCI_ANY_ID,
4016 PCI_ANY_ID,
4017 0,
4018 0,
4019 pbn_b0_4_115200 },
4020
4021 { PCI_VENDOR_ID_ADDIDATA,
4022 PCI_DEVICE_ID_ADDIDATA_APCI7420_2,
4023 PCI_ANY_ID,
4024 PCI_ANY_ID,
4025 0,
4026 0,
4027 pbn_b0_2_115200 },
4028
4029 { PCI_VENDOR_ID_ADDIDATA,
4030 PCI_DEVICE_ID_ADDIDATA_APCI7300_2,
4031 PCI_ANY_ID,
4032 PCI_ANY_ID,
4033 0,
4034 0,
4035 pbn_b0_1_115200 },
4036
4037 { PCI_VENDOR_ID_ADDIDATA,
4038 PCI_DEVICE_ID_ADDIDATA_APCI7500_3,
4039 PCI_ANY_ID,
4040 PCI_ANY_ID,
4041 0,
4042 0,
4043 pbn_b0_4_115200 },
4044
4045 { PCI_VENDOR_ID_ADDIDATA,
4046 PCI_DEVICE_ID_ADDIDATA_APCI7420_3,
4047 PCI_ANY_ID,
4048 PCI_ANY_ID,
4049 0,
4050 0,
4051 pbn_b0_2_115200 },
4052
4053 { PCI_VENDOR_ID_ADDIDATA,
4054 PCI_DEVICE_ID_ADDIDATA_APCI7300_3,
4055 PCI_ANY_ID,
4056 PCI_ANY_ID,
4057 0,
4058 0,
4059 pbn_b0_1_115200 },
4060
4061 { PCI_VENDOR_ID_ADDIDATA,
4062 PCI_DEVICE_ID_ADDIDATA_APCI7800_3,
4063 PCI_ANY_ID,
4064 PCI_ANY_ID,
4065 0,
4066 0,
4067 pbn_b0_8_115200 },
4068
1b62cbf2
KJ		 4069 { PCI_VENDOR_ID_ADDIDATA,
4070 PCI_DEVICE_ID_ADDIDATA_APCIe7500,
4071 PCI_ANY_ID,
4072 PCI_ANY_ID,
4073 0,
4074 0,
4075 pbn_ADDIDATA_PCIe_4_3906250 },
4076
4077 { PCI_VENDOR_ID_ADDIDATA,
4078 PCI_DEVICE_ID_ADDIDATA_APCIe7420,
4079 PCI_ANY_ID,
4080 PCI_ANY_ID,
4081 0,
4082 0,
4083 pbn_ADDIDATA_PCIe_2_3906250 },
4084
4085 { PCI_VENDOR_ID_ADDIDATA,
4086 PCI_DEVICE_ID_ADDIDATA_APCIe7300,
4087 PCI_ANY_ID,
4088 PCI_ANY_ID,
4089 0,
4090 0,
4091 pbn_ADDIDATA_PCIe_1_3906250 },
4092
4093 { PCI_VENDOR_ID_ADDIDATA,
4094 PCI_DEVICE_ID_ADDIDATA_APCIe7800,
4095 PCI_ANY_ID,
4096 PCI_ANY_ID,
4097 0,
4098 0,
4099 pbn_ADDIDATA_PCIe_8_3906250 },
4100
25cf9bc1
JS		 4101 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9835,
4102 PCI_VENDOR_ID_IBM, 0x0299,
4103 0, 0, pbn_b0_bt_2_115200 },
4104
c4285b47
MB		 4105 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9901,
4106 0xA000, 0x1000,
4107 0, 0, pbn_b0_1_115200 },
4108
7808edcd
NG		 4109 /* the 9901 is a rebranded 9912 */
4110 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9912,
4111 0xA000, 0x1000,
4112 0, 0, pbn_b0_1_115200 },
4113
4114 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9922,
4115 0xA000, 0x1000,
4116 0, 0, pbn_b0_1_115200 },
4117
4118 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9904,
4119 0xA000, 0x1000,
4120 0, 0, pbn_b0_1_115200 },
4121
4122 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9900,
4123 0xA000, 0x1000,
4124 0, 0, pbn_b0_1_115200 },
4125
4126 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9900,
4127 0xA000, 0x3002,
4128 0, 0, pbn_NETMOS9900_2s_115200 },
4129
ac6ec5b1 4130 /*
44178176 4131 * Best Connectivity and Rosewill PCI Multi I/O cards
ac6ec5b1
IS		 4132 */
4133
4134 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9865,
4135 0xA000, 0x1000,
4136 0, 0, pbn_b0_1_115200 },
4137
44178176
ES		 4138 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9865,
4139 0xA000, 0x3002,
4140 0, 0, pbn_b0_bt_2_115200 },
4141
ac6ec5b1
IS		 4142 { PCI_VENDOR_ID_NETMOS, PCI_DEVICE_ID_NETMOS_9865,
4143 0xA000, 0x3004,
4144 0, 0, pbn_b0_bt_4_115200 },
095e24b0
DB		 4145 /* Intel CE4100 */
4146 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CE4100_UART,
4147 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
4148 pbn_ce4100_1_115200 },
4149
d9a0fbfd
AP		 4150 /*
4151 * Cronyx Omega PCI
4152 */
4153 { PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_CRONYX_OMEGA,
4154 PCI_ANY_ID, PCI_ANY_ID, 0, 0,
4155 pbn_omegapci },
ac6ec5b1 4156
1da177e4
LT		 4157 /*
4158 * These entries match devices with class COMMUNICATION_SERIAL,
4159 * COMMUNICATION_MODEM or COMMUNICATION_MULTISERIAL
4160 */
4161 { PCI_ANY_ID, PCI_ANY_ID,
4162 PCI_ANY_ID, PCI_ANY_ID,
4163 PCI_CLASS_COMMUNICATION_SERIAL << 8,
4164 0xffff00, pbn_default },
4165 { PCI_ANY_ID, PCI_ANY_ID,
4166 PCI_ANY_ID, PCI_ANY_ID,
4167 PCI_CLASS_COMMUNICATION_MODEM << 8,
4168 0xffff00, pbn_default },
4169 { PCI_ANY_ID, PCI_ANY_ID,
4170 PCI_ANY_ID, PCI_ANY_ID,
4171 PCI_CLASS_COMMUNICATION_MULTISERIAL << 8,
4172 0xffff00, pbn_default },
4173 { 0, }
4174};
4175
2807190b
MR		 4176static pci_ers_result_t serial8250_io_error_detected(struct pci_dev *dev,
4177 pci_channel_state_t state)
4178{
4179 struct serial_private *priv = pci_get_drvdata(dev);
4180
4181 if (state == pci_channel_io_perm_failure)
4182 return PCI_ERS_RESULT_DISCONNECT;
4183
4184 if (priv)
4185 pciserial_suspend_ports(priv);
4186
4187 pci_disable_device(dev);
4188
4189 return PCI_ERS_RESULT_NEED_RESET;
4190}
4191
4192static pci_ers_result_t serial8250_io_slot_reset(struct pci_dev *dev)
4193{
4194 int rc;
4195
4196 rc = pci_enable_device(dev);
4197
4198 if (rc)
4199 return PCI_ERS_RESULT_DISCONNECT;
4200
4201 pci_restore_state(dev);
4202 pci_save_state(dev);
4203
4204 return PCI_ERS_RESULT_RECOVERED;
4205}
4206
4207static void serial8250_io_resume(struct pci_dev *dev)
4208{
4209 struct serial_private *priv = pci_get_drvdata(dev);
4210
4211 if (priv)
4212 pciserial_resume_ports(priv);
4213}
4214
4215static struct pci_error_handlers serial8250_err_handler = {
4216 .error_detected = serial8250_io_error_detected,
4217 .slot_reset = serial8250_io_slot_reset,
4218 .resume = serial8250_io_resume,
4219};
4220
1da177e4
LT		 4221static struct pci_driver serial_pci_driver = {
4222 .name = "serial",
4223 .probe = pciserial_init_one,
4224 .remove = __devexit_p(pciserial_remove_one),
1d5e7996 4225#ifdef CONFIG_PM
1da177e4
LT		 4226 .suspend = pciserial_suspend_one,
4227 .resume = pciserial_resume_one,
1d5e7996 4228#endif
1da177e4 4229 .id_table = serial_pci_tbl,
2807190b 4230 .err_handler = &serial8250_err_handler,
1da177e4
LT		 4231};
4232
4233static int __init serial8250_pci_init(void)
4234{
4235 return pci_register_driver(&serial_pci_driver);
4236}
4237
4238static void __exit serial8250_pci_exit(void)
4239{
4240 pci_unregister_driver(&serial_pci_driver);
4241}
4242
4243module_init(serial8250_pci_init);
4244module_exit(serial8250_pci_exit);
4245
4246MODULE_LICENSE("GPL");
4247MODULE_DESCRIPTION("Generic 8250/16x50 PCI serial probe module");
4248MODULE_DEVICE_TABLE(pci, serial_pci_tbl);
ubuntu-bionic-kernel mirror