]>
Commit | Line | Data |
---|---|---|
72246da4 FB |
1 | /** |
2 | * core.c - DesignWare USB3 DRD Controller Core file | |
3 | * | |
4 | * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com | |
72246da4 FB |
5 | * |
6 | * Authors: Felipe Balbi <balbi@ti.com>, | |
7 | * Sebastian Andrzej Siewior <bigeasy@linutronix.de> | |
8 | * | |
5945f789 FB |
9 | * This program is free software: you can redistribute it and/or modify |
10 | * it under the terms of the GNU General Public License version 2 of | |
11 | * the License as published by the Free Software Foundation. | |
72246da4 | 12 | * |
5945f789 FB |
13 | * This program is distributed in the hope that it will be useful, |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
72246da4 | 17 | * |
5945f789 FB |
18 | * You should have received a copy of the GNU General Public License |
19 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
72246da4 FB |
20 | */ |
21 | ||
fa0ea13e | 22 | #include <linux/version.h> |
a72e658b | 23 | #include <linux/module.h> |
72246da4 FB |
24 | #include <linux/kernel.h> |
25 | #include <linux/slab.h> | |
26 | #include <linux/spinlock.h> | |
27 | #include <linux/platform_device.h> | |
28 | #include <linux/pm_runtime.h> | |
29 | #include <linux/interrupt.h> | |
30 | #include <linux/ioport.h> | |
31 | #include <linux/io.h> | |
32 | #include <linux/list.h> | |
33 | #include <linux/delay.h> | |
34 | #include <linux/dma-mapping.h> | |
457e84b6 | 35 | #include <linux/of.h> |
404905a6 | 36 | #include <linux/acpi.h> |
72246da4 FB |
37 | |
38 | #include <linux/usb/ch9.h> | |
39 | #include <linux/usb/gadget.h> | |
f7e846f0 | 40 | #include <linux/usb/of.h> |
a45c82b8 | 41 | #include <linux/usb/otg.h> |
72246da4 | 42 | |
6462cbd5 | 43 | #include "platform_data.h" |
72246da4 FB |
44 | #include "core.h" |
45 | #include "gadget.h" | |
46 | #include "io.h" | |
47 | ||
48 | #include "debug.h" | |
49 | ||
8300dd23 FB |
50 | /* -------------------------------------------------------------------------- */ |
51 | ||
3140e8cb SAS |
52 | void dwc3_set_mode(struct dwc3 *dwc, u32 mode) |
53 | { | |
54 | u32 reg; | |
55 | ||
56 | reg = dwc3_readl(dwc->regs, DWC3_GCTL); | |
57 | reg &= ~(DWC3_GCTL_PRTCAPDIR(DWC3_GCTL_PRTCAP_OTG)); | |
58 | reg |= DWC3_GCTL_PRTCAPDIR(mode); | |
59 | dwc3_writel(dwc->regs, DWC3_GCTL, reg); | |
60 | } | |
8300dd23 | 61 | |
72246da4 FB |
62 | /** |
63 | * dwc3_core_soft_reset - Issues core soft reset and PHY reset | |
64 | * @dwc: pointer to our context structure | |
65 | */ | |
57303488 | 66 | static int dwc3_core_soft_reset(struct dwc3 *dwc) |
72246da4 FB |
67 | { |
68 | u32 reg; | |
57303488 | 69 | int ret; |
72246da4 FB |
70 | |
71 | /* Before Resetting PHY, put Core in Reset */ | |
72 | reg = dwc3_readl(dwc->regs, DWC3_GCTL); | |
73 | reg |= DWC3_GCTL_CORESOFTRESET; | |
74 | dwc3_writel(dwc->regs, DWC3_GCTL, reg); | |
75 | ||
76 | /* Assert USB3 PHY reset */ | |
77 | reg = dwc3_readl(dwc->regs, DWC3_GUSB3PIPECTL(0)); | |
78 | reg |= DWC3_GUSB3PIPECTL_PHYSOFTRST; | |
79 | dwc3_writel(dwc->regs, DWC3_GUSB3PIPECTL(0), reg); | |
80 | ||
81 | /* Assert USB2 PHY reset */ | |
82 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
83 | reg |= DWC3_GUSB2PHYCFG_PHYSOFTRST; | |
84 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
85 | ||
51e1e7bc FB |
86 | usb_phy_init(dwc->usb2_phy); |
87 | usb_phy_init(dwc->usb3_phy); | |
57303488 KVA |
88 | ret = phy_init(dwc->usb2_generic_phy); |
89 | if (ret < 0) | |
90 | return ret; | |
91 | ||
92 | ret = phy_init(dwc->usb3_generic_phy); | |
93 | if (ret < 0) { | |
94 | phy_exit(dwc->usb2_generic_phy); | |
95 | return ret; | |
96 | } | |
72246da4 FB |
97 | mdelay(100); |
98 | ||
99 | /* Clear USB3 PHY reset */ | |
100 | reg = dwc3_readl(dwc->regs, DWC3_GUSB3PIPECTL(0)); | |
101 | reg &= ~DWC3_GUSB3PIPECTL_PHYSOFTRST; | |
102 | dwc3_writel(dwc->regs, DWC3_GUSB3PIPECTL(0), reg); | |
103 | ||
104 | /* Clear USB2 PHY reset */ | |
105 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
106 | reg &= ~DWC3_GUSB2PHYCFG_PHYSOFTRST; | |
107 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
108 | ||
45627ac6 PA |
109 | mdelay(100); |
110 | ||
72246da4 FB |
111 | /* After PHYs are stable we can take Core out of reset state */ |
112 | reg = dwc3_readl(dwc->regs, DWC3_GCTL); | |
113 | reg &= ~DWC3_GCTL_CORESOFTRESET; | |
114 | dwc3_writel(dwc->regs, DWC3_GCTL, reg); | |
57303488 KVA |
115 | |
116 | return 0; | |
72246da4 FB |
117 | } |
118 | ||
119 | /** | |
120 | * dwc3_free_one_event_buffer - Frees one event buffer | |
121 | * @dwc: Pointer to our controller context structure | |
122 | * @evt: Pointer to event buffer to be freed | |
123 | */ | |
124 | static void dwc3_free_one_event_buffer(struct dwc3 *dwc, | |
125 | struct dwc3_event_buffer *evt) | |
126 | { | |
127 | dma_free_coherent(dwc->dev, evt->length, evt->buf, evt->dma); | |
72246da4 FB |
128 | } |
129 | ||
130 | /** | |
1d046793 | 131 | * dwc3_alloc_one_event_buffer - Allocates one event buffer structure |
72246da4 FB |
132 | * @dwc: Pointer to our controller context structure |
133 | * @length: size of the event buffer | |
134 | * | |
1d046793 | 135 | * Returns a pointer to the allocated event buffer structure on success |
72246da4 FB |
136 | * otherwise ERR_PTR(errno). |
137 | */ | |
67d0b500 FB |
138 | static struct dwc3_event_buffer *dwc3_alloc_one_event_buffer(struct dwc3 *dwc, |
139 | unsigned length) | |
72246da4 FB |
140 | { |
141 | struct dwc3_event_buffer *evt; | |
142 | ||
380f0d28 | 143 | evt = devm_kzalloc(dwc->dev, sizeof(*evt), GFP_KERNEL); |
72246da4 FB |
144 | if (!evt) |
145 | return ERR_PTR(-ENOMEM); | |
146 | ||
147 | evt->dwc = dwc; | |
148 | evt->length = length; | |
149 | evt->buf = dma_alloc_coherent(dwc->dev, length, | |
150 | &evt->dma, GFP_KERNEL); | |
e32672f0 | 151 | if (!evt->buf) |
72246da4 | 152 | return ERR_PTR(-ENOMEM); |
72246da4 FB |
153 | |
154 | return evt; | |
155 | } | |
156 | ||
157 | /** | |
158 | * dwc3_free_event_buffers - frees all allocated event buffers | |
159 | * @dwc: Pointer to our controller context structure | |
160 | */ | |
161 | static void dwc3_free_event_buffers(struct dwc3 *dwc) | |
162 | { | |
163 | struct dwc3_event_buffer *evt; | |
164 | int i; | |
165 | ||
9f622b2a | 166 | for (i = 0; i < dwc->num_event_buffers; i++) { |
72246da4 | 167 | evt = dwc->ev_buffs[i]; |
64b6c8a7 | 168 | if (evt) |
72246da4 | 169 | dwc3_free_one_event_buffer(dwc, evt); |
72246da4 FB |
170 | } |
171 | } | |
172 | ||
173 | /** | |
174 | * dwc3_alloc_event_buffers - Allocates @num event buffers of size @length | |
1d046793 | 175 | * @dwc: pointer to our controller context structure |
72246da4 FB |
176 | * @length: size of event buffer |
177 | * | |
1d046793 | 178 | * Returns 0 on success otherwise negative errno. In the error case, dwc |
72246da4 FB |
179 | * may contain some buffers allocated but not all which were requested. |
180 | */ | |
41ac7b3a | 181 | static int dwc3_alloc_event_buffers(struct dwc3 *dwc, unsigned length) |
72246da4 | 182 | { |
9f622b2a | 183 | int num; |
72246da4 FB |
184 | int i; |
185 | ||
9f622b2a FB |
186 | num = DWC3_NUM_INT(dwc->hwparams.hwparams1); |
187 | dwc->num_event_buffers = num; | |
188 | ||
380f0d28 FB |
189 | dwc->ev_buffs = devm_kzalloc(dwc->dev, sizeof(*dwc->ev_buffs) * num, |
190 | GFP_KERNEL); | |
734d5a53 | 191 | if (!dwc->ev_buffs) |
457d3f21 | 192 | return -ENOMEM; |
457d3f21 | 193 | |
72246da4 FB |
194 | for (i = 0; i < num; i++) { |
195 | struct dwc3_event_buffer *evt; | |
196 | ||
197 | evt = dwc3_alloc_one_event_buffer(dwc, length); | |
198 | if (IS_ERR(evt)) { | |
199 | dev_err(dwc->dev, "can't allocate event buffer\n"); | |
200 | return PTR_ERR(evt); | |
201 | } | |
202 | dwc->ev_buffs[i] = evt; | |
203 | } | |
204 | ||
205 | return 0; | |
206 | } | |
207 | ||
208 | /** | |
209 | * dwc3_event_buffers_setup - setup our allocated event buffers | |
1d046793 | 210 | * @dwc: pointer to our controller context structure |
72246da4 FB |
211 | * |
212 | * Returns 0 on success otherwise negative errno. | |
213 | */ | |
7acd85e0 | 214 | static int dwc3_event_buffers_setup(struct dwc3 *dwc) |
72246da4 FB |
215 | { |
216 | struct dwc3_event_buffer *evt; | |
217 | int n; | |
218 | ||
9f622b2a | 219 | for (n = 0; n < dwc->num_event_buffers; n++) { |
72246da4 FB |
220 | evt = dwc->ev_buffs[n]; |
221 | dev_dbg(dwc->dev, "Event buf %p dma %08llx length %d\n", | |
222 | evt->buf, (unsigned long long) evt->dma, | |
223 | evt->length); | |
224 | ||
7acd85e0 PZ |
225 | evt->lpos = 0; |
226 | ||
72246da4 FB |
227 | dwc3_writel(dwc->regs, DWC3_GEVNTADRLO(n), |
228 | lower_32_bits(evt->dma)); | |
229 | dwc3_writel(dwc->regs, DWC3_GEVNTADRHI(n), | |
230 | upper_32_bits(evt->dma)); | |
231 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(n), | |
68d6a01b | 232 | DWC3_GEVNTSIZ_SIZE(evt->length)); |
72246da4 FB |
233 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(n), 0); |
234 | } | |
235 | ||
236 | return 0; | |
237 | } | |
238 | ||
239 | static void dwc3_event_buffers_cleanup(struct dwc3 *dwc) | |
240 | { | |
241 | struct dwc3_event_buffer *evt; | |
242 | int n; | |
243 | ||
9f622b2a | 244 | for (n = 0; n < dwc->num_event_buffers; n++) { |
72246da4 | 245 | evt = dwc->ev_buffs[n]; |
7acd85e0 PZ |
246 | |
247 | evt->lpos = 0; | |
248 | ||
72246da4 FB |
249 | dwc3_writel(dwc->regs, DWC3_GEVNTADRLO(n), 0); |
250 | dwc3_writel(dwc->regs, DWC3_GEVNTADRHI(n), 0); | |
68d6a01b FB |
251 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(n), DWC3_GEVNTSIZ_INTMASK |
252 | | DWC3_GEVNTSIZ_SIZE(0)); | |
72246da4 FB |
253 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(n), 0); |
254 | } | |
255 | } | |
256 | ||
0ffcaf37 FB |
257 | static int dwc3_alloc_scratch_buffers(struct dwc3 *dwc) |
258 | { | |
259 | if (!dwc->has_hibernation) | |
260 | return 0; | |
261 | ||
262 | if (!dwc->nr_scratch) | |
263 | return 0; | |
264 | ||
265 | dwc->scratchbuf = kmalloc_array(dwc->nr_scratch, | |
266 | DWC3_SCRATCHBUF_SIZE, GFP_KERNEL); | |
267 | if (!dwc->scratchbuf) | |
268 | return -ENOMEM; | |
269 | ||
270 | return 0; | |
271 | } | |
272 | ||
273 | static int dwc3_setup_scratch_buffers(struct dwc3 *dwc) | |
274 | { | |
275 | dma_addr_t scratch_addr; | |
276 | u32 param; | |
277 | int ret; | |
278 | ||
279 | if (!dwc->has_hibernation) | |
280 | return 0; | |
281 | ||
282 | if (!dwc->nr_scratch) | |
283 | return 0; | |
284 | ||
285 | /* should never fall here */ | |
286 | if (!WARN_ON(dwc->scratchbuf)) | |
287 | return 0; | |
288 | ||
289 | scratch_addr = dma_map_single(dwc->dev, dwc->scratchbuf, | |
290 | dwc->nr_scratch * DWC3_SCRATCHBUF_SIZE, | |
291 | DMA_BIDIRECTIONAL); | |
292 | if (dma_mapping_error(dwc->dev, scratch_addr)) { | |
293 | dev_err(dwc->dev, "failed to map scratch buffer\n"); | |
294 | ret = -EFAULT; | |
295 | goto err0; | |
296 | } | |
297 | ||
298 | dwc->scratch_addr = scratch_addr; | |
299 | ||
300 | param = lower_32_bits(scratch_addr); | |
301 | ||
302 | ret = dwc3_send_gadget_generic_command(dwc, | |
303 | DWC3_DGCMD_SET_SCRATCHPAD_ADDR_LO, param); | |
304 | if (ret < 0) | |
305 | goto err1; | |
306 | ||
307 | param = upper_32_bits(scratch_addr); | |
308 | ||
309 | ret = dwc3_send_gadget_generic_command(dwc, | |
310 | DWC3_DGCMD_SET_SCRATCHPAD_ADDR_HI, param); | |
311 | if (ret < 0) | |
312 | goto err1; | |
313 | ||
314 | return 0; | |
315 | ||
316 | err1: | |
317 | dma_unmap_single(dwc->dev, dwc->scratch_addr, dwc->nr_scratch * | |
318 | DWC3_SCRATCHBUF_SIZE, DMA_BIDIRECTIONAL); | |
319 | ||
320 | err0: | |
321 | return ret; | |
322 | } | |
323 | ||
324 | static void dwc3_free_scratch_buffers(struct dwc3 *dwc) | |
325 | { | |
326 | if (!dwc->has_hibernation) | |
327 | return; | |
328 | ||
329 | if (!dwc->nr_scratch) | |
330 | return; | |
331 | ||
332 | /* should never fall here */ | |
333 | if (!WARN_ON(dwc->scratchbuf)) | |
334 | return; | |
335 | ||
336 | dma_unmap_single(dwc->dev, dwc->scratch_addr, dwc->nr_scratch * | |
337 | DWC3_SCRATCHBUF_SIZE, DMA_BIDIRECTIONAL); | |
338 | kfree(dwc->scratchbuf); | |
339 | } | |
340 | ||
789451f6 FB |
341 | static void dwc3_core_num_eps(struct dwc3 *dwc) |
342 | { | |
343 | struct dwc3_hwparams *parms = &dwc->hwparams; | |
344 | ||
345 | dwc->num_in_eps = DWC3_NUM_IN_EPS(parms); | |
346 | dwc->num_out_eps = DWC3_NUM_EPS(parms) - dwc->num_in_eps; | |
347 | ||
348 | dev_vdbg(dwc->dev, "found %d IN and %d OUT endpoints\n", | |
349 | dwc->num_in_eps, dwc->num_out_eps); | |
350 | } | |
351 | ||
41ac7b3a | 352 | static void dwc3_cache_hwparams(struct dwc3 *dwc) |
26ceca97 FB |
353 | { |
354 | struct dwc3_hwparams *parms = &dwc->hwparams; | |
355 | ||
356 | parms->hwparams0 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS0); | |
357 | parms->hwparams1 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS1); | |
358 | parms->hwparams2 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS2); | |
359 | parms->hwparams3 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS3); | |
360 | parms->hwparams4 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS4); | |
361 | parms->hwparams5 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS5); | |
362 | parms->hwparams6 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS6); | |
363 | parms->hwparams7 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS7); | |
364 | parms->hwparams8 = dwc3_readl(dwc->regs, DWC3_GHWPARAMS8); | |
365 | } | |
366 | ||
72246da4 FB |
367 | /** |
368 | * dwc3_core_init - Low-level initialization of DWC3 Core | |
369 | * @dwc: Pointer to our controller context structure | |
370 | * | |
371 | * Returns 0 on success otherwise negative errno. | |
372 | */ | |
41ac7b3a | 373 | static int dwc3_core_init(struct dwc3 *dwc) |
72246da4 FB |
374 | { |
375 | unsigned long timeout; | |
0ffcaf37 | 376 | u32 hwparams4 = dwc->hwparams.hwparams4; |
72246da4 FB |
377 | u32 reg; |
378 | int ret; | |
379 | ||
7650bd74 SAS |
380 | reg = dwc3_readl(dwc->regs, DWC3_GSNPSID); |
381 | /* This should read as U3 followed by revision number */ | |
382 | if ((reg & DWC3_GSNPSID_MASK) != 0x55330000) { | |
383 | dev_err(dwc->dev, "this is not a DesignWare USB3 DRD Core\n"); | |
384 | ret = -ENODEV; | |
385 | goto err0; | |
386 | } | |
248b122b | 387 | dwc->revision = reg; |
7650bd74 | 388 | |
fa0ea13e FB |
389 | /* |
390 | * Write Linux Version Code to our GUID register so it's easy to figure | |
391 | * out which kernel version a bug was found. | |
392 | */ | |
393 | dwc3_writel(dwc->regs, DWC3_GUID, LINUX_VERSION_CODE); | |
394 | ||
0e1e5c47 PZ |
395 | /* Handle USB2.0-only core configuration */ |
396 | if (DWC3_GHWPARAMS3_SSPHY_IFC(dwc->hwparams.hwparams3) == | |
397 | DWC3_GHWPARAMS3_SSPHY_IFC_DIS) { | |
398 | if (dwc->maximum_speed == USB_SPEED_SUPER) | |
399 | dwc->maximum_speed = USB_SPEED_HIGH; | |
400 | } | |
401 | ||
72246da4 FB |
402 | /* issue device SoftReset too */ |
403 | timeout = jiffies + msecs_to_jiffies(500); | |
404 | dwc3_writel(dwc->regs, DWC3_DCTL, DWC3_DCTL_CSFTRST); | |
405 | do { | |
406 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
407 | if (!(reg & DWC3_DCTL_CSFTRST)) | |
408 | break; | |
409 | ||
410 | if (time_after(jiffies, timeout)) { | |
411 | dev_err(dwc->dev, "Reset Timed Out\n"); | |
412 | ret = -ETIMEDOUT; | |
413 | goto err0; | |
414 | } | |
415 | ||
416 | cpu_relax(); | |
417 | } while (true); | |
418 | ||
57303488 KVA |
419 | ret = dwc3_core_soft_reset(dwc); |
420 | if (ret) | |
421 | goto err0; | |
58a0f23f | 422 | |
4878a028 | 423 | reg = dwc3_readl(dwc->regs, DWC3_GCTL); |
3e87c42a | 424 | reg &= ~DWC3_GCTL_SCALEDOWN_MASK; |
4878a028 | 425 | |
164d7731 | 426 | switch (DWC3_GHWPARAMS1_EN_PWROPT(dwc->hwparams.hwparams1)) { |
4878a028 | 427 | case DWC3_GHWPARAMS1_EN_PWROPT_CLK: |
32a4a135 FB |
428 | /** |
429 | * WORKAROUND: DWC3 revisions between 2.10a and 2.50a have an | |
430 | * issue which would cause xHCI compliance tests to fail. | |
431 | * | |
432 | * Because of that we cannot enable clock gating on such | |
433 | * configurations. | |
434 | * | |
435 | * Refers to: | |
436 | * | |
437 | * STAR#9000588375: Clock Gating, SOF Issues when ref_clk-Based | |
438 | * SOF/ITP Mode Used | |
439 | */ | |
440 | if ((dwc->dr_mode == USB_DR_MODE_HOST || | |
441 | dwc->dr_mode == USB_DR_MODE_OTG) && | |
442 | (dwc->revision >= DWC3_REVISION_210A && | |
443 | dwc->revision <= DWC3_REVISION_250A)) | |
444 | reg |= DWC3_GCTL_DSBLCLKGTNG | DWC3_GCTL_SOFITPSYNC; | |
445 | else | |
446 | reg &= ~DWC3_GCTL_DSBLCLKGTNG; | |
4878a028 | 447 | break; |
0ffcaf37 FB |
448 | case DWC3_GHWPARAMS1_EN_PWROPT_HIB: |
449 | /* enable hibernation here */ | |
450 | dwc->nr_scratch = DWC3_GHWPARAMS4_HIBER_SCRATCHBUFS(hwparams4); | |
2eac3992 HR |
451 | |
452 | /* | |
453 | * REVISIT Enabling this bit so that host-mode hibernation | |
454 | * will work. Device-mode hibernation is not yet implemented. | |
455 | */ | |
456 | reg |= DWC3_GCTL_GBLHIBERNATIONEN; | |
0ffcaf37 | 457 | break; |
4878a028 SAS |
458 | default: |
459 | dev_dbg(dwc->dev, "No power optimization available\n"); | |
460 | } | |
461 | ||
946bd579 HR |
462 | /* check if current dwc3 is on simulation board */ |
463 | if (dwc->hwparams.hwparams6 & DWC3_GHWPARAMS6_EN_FPGA) { | |
464 | dev_dbg(dwc->dev, "it is on FPGA board\n"); | |
465 | dwc->is_fpga = true; | |
466 | } | |
467 | ||
3b81221a HR |
468 | WARN_ONCE(dwc->disable_scramble_quirk && !dwc->is_fpga, |
469 | "disable_scramble cannot be used on non-FPGA builds\n"); | |
470 | ||
471 | if (dwc->disable_scramble_quirk && dwc->is_fpga) | |
472 | reg |= DWC3_GCTL_DISSCRAMBLE; | |
473 | else | |
474 | reg &= ~DWC3_GCTL_DISSCRAMBLE; | |
475 | ||
4878a028 SAS |
476 | /* |
477 | * WORKAROUND: DWC3 revisions <1.90a have a bug | |
1d046793 | 478 | * where the device can fail to connect at SuperSpeed |
4878a028 | 479 | * and falls back to high-speed mode which causes |
1d046793 | 480 | * the device to enter a Connect/Disconnect loop |
4878a028 SAS |
481 | */ |
482 | if (dwc->revision < DWC3_REVISION_190A) | |
483 | reg |= DWC3_GCTL_U2RSTECN; | |
484 | ||
789451f6 FB |
485 | dwc3_core_num_eps(dwc); |
486 | ||
4878a028 SAS |
487 | dwc3_writel(dwc->regs, DWC3_GCTL, reg); |
488 | ||
0ffcaf37 FB |
489 | ret = dwc3_alloc_scratch_buffers(dwc); |
490 | if (ret) | |
491 | goto err1; | |
492 | ||
493 | ret = dwc3_setup_scratch_buffers(dwc); | |
494 | if (ret) | |
495 | goto err2; | |
496 | ||
72246da4 FB |
497 | return 0; |
498 | ||
0ffcaf37 FB |
499 | err2: |
500 | dwc3_free_scratch_buffers(dwc); | |
501 | ||
502 | err1: | |
503 | usb_phy_shutdown(dwc->usb2_phy); | |
504 | usb_phy_shutdown(dwc->usb3_phy); | |
57303488 KVA |
505 | phy_exit(dwc->usb2_generic_phy); |
506 | phy_exit(dwc->usb3_generic_phy); | |
0ffcaf37 | 507 | |
72246da4 FB |
508 | err0: |
509 | return ret; | |
510 | } | |
511 | ||
512 | static void dwc3_core_exit(struct dwc3 *dwc) | |
513 | { | |
0ffcaf37 | 514 | dwc3_free_scratch_buffers(dwc); |
01b8daf7 VG |
515 | usb_phy_shutdown(dwc->usb2_phy); |
516 | usb_phy_shutdown(dwc->usb3_phy); | |
57303488 KVA |
517 | phy_exit(dwc->usb2_generic_phy); |
518 | phy_exit(dwc->usb3_generic_phy); | |
72246da4 FB |
519 | } |
520 | ||
3c9f94ac | 521 | static int dwc3_core_get_phy(struct dwc3 *dwc) |
72246da4 | 522 | { |
3c9f94ac | 523 | struct device *dev = dwc->dev; |
941ea361 | 524 | struct device_node *node = dev->of_node; |
3c9f94ac | 525 | int ret; |
72246da4 | 526 | |
5088b6f5 KVA |
527 | if (node) { |
528 | dwc->usb2_phy = devm_usb_get_phy_by_phandle(dev, "usb-phy", 0); | |
529 | dwc->usb3_phy = devm_usb_get_phy_by_phandle(dev, "usb-phy", 1); | |
bb674907 FB |
530 | } else { |
531 | dwc->usb2_phy = devm_usb_get_phy(dev, USB_PHY_TYPE_USB2); | |
532 | dwc->usb3_phy = devm_usb_get_phy(dev, USB_PHY_TYPE_USB3); | |
5088b6f5 KVA |
533 | } |
534 | ||
d105e7f8 FB |
535 | if (IS_ERR(dwc->usb2_phy)) { |
536 | ret = PTR_ERR(dwc->usb2_phy); | |
122f06e6 KVA |
537 | if (ret == -ENXIO || ret == -ENODEV) { |
538 | dwc->usb2_phy = NULL; | |
539 | } else if (ret == -EPROBE_DEFER) { | |
d105e7f8 | 540 | return ret; |
122f06e6 KVA |
541 | } else { |
542 | dev_err(dev, "no usb2 phy configured\n"); | |
543 | return ret; | |
544 | } | |
51e1e7bc FB |
545 | } |
546 | ||
d105e7f8 | 547 | if (IS_ERR(dwc->usb3_phy)) { |
315955d7 | 548 | ret = PTR_ERR(dwc->usb3_phy); |
122f06e6 KVA |
549 | if (ret == -ENXIO || ret == -ENODEV) { |
550 | dwc->usb3_phy = NULL; | |
551 | } else if (ret == -EPROBE_DEFER) { | |
d105e7f8 | 552 | return ret; |
122f06e6 KVA |
553 | } else { |
554 | dev_err(dev, "no usb3 phy configured\n"); | |
555 | return ret; | |
556 | } | |
51e1e7bc FB |
557 | } |
558 | ||
57303488 KVA |
559 | dwc->usb2_generic_phy = devm_phy_get(dev, "usb2-phy"); |
560 | if (IS_ERR(dwc->usb2_generic_phy)) { | |
561 | ret = PTR_ERR(dwc->usb2_generic_phy); | |
562 | if (ret == -ENOSYS || ret == -ENODEV) { | |
563 | dwc->usb2_generic_phy = NULL; | |
564 | } else if (ret == -EPROBE_DEFER) { | |
565 | return ret; | |
566 | } else { | |
567 | dev_err(dev, "no usb2 phy configured\n"); | |
568 | return ret; | |
569 | } | |
570 | } | |
571 | ||
572 | dwc->usb3_generic_phy = devm_phy_get(dev, "usb3-phy"); | |
573 | if (IS_ERR(dwc->usb3_generic_phy)) { | |
574 | ret = PTR_ERR(dwc->usb3_generic_phy); | |
575 | if (ret == -ENOSYS || ret == -ENODEV) { | |
576 | dwc->usb3_generic_phy = NULL; | |
577 | } else if (ret == -EPROBE_DEFER) { | |
578 | return ret; | |
579 | } else { | |
580 | dev_err(dev, "no usb3 phy configured\n"); | |
581 | return ret; | |
582 | } | |
583 | } | |
584 | ||
3c9f94ac FB |
585 | return 0; |
586 | } | |
587 | ||
5f94adfe FB |
588 | static int dwc3_core_init_mode(struct dwc3 *dwc) |
589 | { | |
590 | struct device *dev = dwc->dev; | |
591 | int ret; | |
592 | ||
593 | switch (dwc->dr_mode) { | |
594 | case USB_DR_MODE_PERIPHERAL: | |
595 | dwc3_set_mode(dwc, DWC3_GCTL_PRTCAP_DEVICE); | |
596 | ret = dwc3_gadget_init(dwc); | |
597 | if (ret) { | |
598 | dev_err(dev, "failed to initialize gadget\n"); | |
599 | return ret; | |
600 | } | |
601 | break; | |
602 | case USB_DR_MODE_HOST: | |
603 | dwc3_set_mode(dwc, DWC3_GCTL_PRTCAP_HOST); | |
604 | ret = dwc3_host_init(dwc); | |
605 | if (ret) { | |
606 | dev_err(dev, "failed to initialize host\n"); | |
607 | return ret; | |
608 | } | |
609 | break; | |
610 | case USB_DR_MODE_OTG: | |
611 | dwc3_set_mode(dwc, DWC3_GCTL_PRTCAP_OTG); | |
612 | ret = dwc3_host_init(dwc); | |
613 | if (ret) { | |
614 | dev_err(dev, "failed to initialize host\n"); | |
615 | return ret; | |
616 | } | |
617 | ||
618 | ret = dwc3_gadget_init(dwc); | |
619 | if (ret) { | |
620 | dev_err(dev, "failed to initialize gadget\n"); | |
621 | return ret; | |
622 | } | |
623 | break; | |
624 | default: | |
625 | dev_err(dev, "Unsupported mode of operation %d\n", dwc->dr_mode); | |
626 | return -EINVAL; | |
627 | } | |
628 | ||
629 | return 0; | |
630 | } | |
631 | ||
632 | static void dwc3_core_exit_mode(struct dwc3 *dwc) | |
633 | { | |
634 | switch (dwc->dr_mode) { | |
635 | case USB_DR_MODE_PERIPHERAL: | |
636 | dwc3_gadget_exit(dwc); | |
637 | break; | |
638 | case USB_DR_MODE_HOST: | |
639 | dwc3_host_exit(dwc); | |
640 | break; | |
641 | case USB_DR_MODE_OTG: | |
642 | dwc3_host_exit(dwc); | |
643 | dwc3_gadget_exit(dwc); | |
644 | break; | |
645 | default: | |
646 | /* do nothing */ | |
647 | break; | |
648 | } | |
649 | } | |
650 | ||
3c9f94ac FB |
651 | #define DWC3_ALIGN_MASK (16 - 1) |
652 | ||
653 | static int dwc3_probe(struct platform_device *pdev) | |
654 | { | |
655 | struct device *dev = &pdev->dev; | |
656 | struct dwc3_platform_data *pdata = dev_get_platdata(dev); | |
657 | struct device_node *node = dev->of_node; | |
658 | struct resource *res; | |
659 | struct dwc3 *dwc; | |
660 | ||
b09e99ee | 661 | int ret; |
3c9f94ac FB |
662 | |
663 | void __iomem *regs; | |
664 | void *mem; | |
665 | ||
666 | mem = devm_kzalloc(dev, sizeof(*dwc) + DWC3_ALIGN_MASK, GFP_KERNEL); | |
734d5a53 | 667 | if (!mem) |
3c9f94ac | 668 | return -ENOMEM; |
734d5a53 | 669 | |
3c9f94ac FB |
670 | dwc = PTR_ALIGN(mem, DWC3_ALIGN_MASK + 1); |
671 | dwc->mem = mem; | |
672 | dwc->dev = dev; | |
673 | ||
674 | res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); | |
675 | if (!res) { | |
676 | dev_err(dev, "missing IRQ\n"); | |
677 | return -ENODEV; | |
678 | } | |
679 | dwc->xhci_resources[1].start = res->start; | |
680 | dwc->xhci_resources[1].end = res->end; | |
681 | dwc->xhci_resources[1].flags = res->flags; | |
682 | dwc->xhci_resources[1].name = res->name; | |
683 | ||
684 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
685 | if (!res) { | |
686 | dev_err(dev, "missing memory resource\n"); | |
687 | return -ENODEV; | |
688 | } | |
689 | ||
f32a5e23 VG |
690 | dwc->xhci_resources[0].start = res->start; |
691 | dwc->xhci_resources[0].end = dwc->xhci_resources[0].start + | |
692 | DWC3_XHCI_REGS_END; | |
693 | dwc->xhci_resources[0].flags = res->flags; | |
694 | dwc->xhci_resources[0].name = res->name; | |
695 | ||
696 | res->start += DWC3_GLOBALS_REGS_START; | |
697 | ||
698 | /* | |
699 | * Request memory region but exclude xHCI regs, | |
700 | * since it will be requested by the xhci-plat driver. | |
701 | */ | |
702 | regs = devm_ioremap_resource(dev, res); | |
703 | if (IS_ERR(regs)) | |
704 | return PTR_ERR(regs); | |
705 | ||
706 | dwc->regs = regs; | |
707 | dwc->regs_size = resource_size(res); | |
708 | /* | |
709 | * restore res->start back to its original value so that, | |
710 | * in case the probe is deferred, we don't end up getting error in | |
711 | * request the memory region the next time probe is called. | |
712 | */ | |
713 | res->start -= DWC3_GLOBALS_REGS_START; | |
714 | ||
3c9f94ac FB |
715 | if (node) { |
716 | dwc->maximum_speed = of_usb_get_maximum_speed(node); | |
717 | ||
718 | dwc->needs_fifo_resize = of_property_read_bool(node, "tx-fifo-resize"); | |
719 | dwc->dr_mode = of_usb_get_dr_mode(node); | |
3b81221a HR |
720 | |
721 | dwc->disable_scramble_quirk = of_property_read_bool(node, | |
722 | "snps,disable_scramble_quirk"); | |
3c9f94ac FB |
723 | } else if (pdata) { |
724 | dwc->maximum_speed = pdata->maximum_speed; | |
725 | ||
726 | dwc->needs_fifo_resize = pdata->tx_fifo_resize; | |
727 | dwc->dr_mode = pdata->dr_mode; | |
3b81221a HR |
728 | |
729 | dwc->disable_scramble_quirk = pdata->disable_scramble_quirk; | |
3c9f94ac FB |
730 | } |
731 | ||
732 | /* default to superspeed if no maximum_speed passed */ | |
733 | if (dwc->maximum_speed == USB_SPEED_UNKNOWN) | |
734 | dwc->maximum_speed = USB_SPEED_SUPER; | |
735 | ||
736 | ret = dwc3_core_get_phy(dwc); | |
737 | if (ret) | |
738 | return ret; | |
739 | ||
72246da4 FB |
740 | spin_lock_init(&dwc->lock); |
741 | platform_set_drvdata(pdev, dwc); | |
742 | ||
19bacdc9 HK |
743 | if (!dev->dma_mask) { |
744 | dev->dma_mask = dev->parent->dma_mask; | |
745 | dev->dma_parms = dev->parent->dma_parms; | |
746 | dma_set_coherent_mask(dev, dev->parent->coherent_dma_mask); | |
747 | } | |
ddff14f1 | 748 | |
802ca850 CP |
749 | pm_runtime_enable(dev); |
750 | pm_runtime_get_sync(dev); | |
751 | pm_runtime_forbid(dev); | |
72246da4 | 752 | |
4fd24483 KVA |
753 | dwc3_cache_hwparams(dwc); |
754 | ||
3921426b FB |
755 | ret = dwc3_alloc_event_buffers(dwc, DWC3_EVENT_BUFFERS_SIZE); |
756 | if (ret) { | |
757 | dev_err(dwc->dev, "failed to allocate event buffers\n"); | |
758 | ret = -ENOMEM; | |
759 | goto err0; | |
760 | } | |
761 | ||
32a4a135 FB |
762 | if (IS_ENABLED(CONFIG_USB_DWC3_HOST)) |
763 | dwc->dr_mode = USB_DR_MODE_HOST; | |
764 | else if (IS_ENABLED(CONFIG_USB_DWC3_GADGET)) | |
765 | dwc->dr_mode = USB_DR_MODE_PERIPHERAL; | |
766 | ||
767 | if (dwc->dr_mode == USB_DR_MODE_UNKNOWN) | |
768 | dwc->dr_mode = USB_DR_MODE_OTG; | |
769 | ||
72246da4 FB |
770 | ret = dwc3_core_init(dwc); |
771 | if (ret) { | |
802ca850 | 772 | dev_err(dev, "failed to initialize core\n"); |
3921426b | 773 | goto err0; |
72246da4 FB |
774 | } |
775 | ||
3088f108 KVA |
776 | usb_phy_set_suspend(dwc->usb2_phy, 0); |
777 | usb_phy_set_suspend(dwc->usb3_phy, 0); | |
57303488 KVA |
778 | ret = phy_power_on(dwc->usb2_generic_phy); |
779 | if (ret < 0) | |
780 | goto err1; | |
781 | ||
782 | ret = phy_power_on(dwc->usb3_generic_phy); | |
783 | if (ret < 0) | |
784 | goto err_usb2phy_power; | |
3088f108 | 785 | |
f122d33e FB |
786 | ret = dwc3_event_buffers_setup(dwc); |
787 | if (ret) { | |
788 | dev_err(dwc->dev, "failed to setup event buffers\n"); | |
57303488 | 789 | goto err_usb3phy_power; |
f122d33e FB |
790 | } |
791 | ||
5f94adfe FB |
792 | ret = dwc3_core_init_mode(dwc); |
793 | if (ret) | |
f122d33e | 794 | goto err2; |
72246da4 FB |
795 | |
796 | ret = dwc3_debugfs_init(dwc); | |
797 | if (ret) { | |
802ca850 | 798 | dev_err(dev, "failed to initialize debugfs\n"); |
f122d33e | 799 | goto err3; |
72246da4 FB |
800 | } |
801 | ||
802ca850 | 802 | pm_runtime_allow(dev); |
72246da4 FB |
803 | |
804 | return 0; | |
805 | ||
f122d33e | 806 | err3: |
5f94adfe | 807 | dwc3_core_exit_mode(dwc); |
72246da4 | 808 | |
f122d33e FB |
809 | err2: |
810 | dwc3_event_buffers_cleanup(dwc); | |
811 | ||
57303488 KVA |
812 | err_usb3phy_power: |
813 | phy_power_off(dwc->usb3_generic_phy); | |
814 | ||
815 | err_usb2phy_power: | |
816 | phy_power_off(dwc->usb2_generic_phy); | |
817 | ||
72246da4 | 818 | err1: |
501fae51 KVA |
819 | usb_phy_set_suspend(dwc->usb2_phy, 1); |
820 | usb_phy_set_suspend(dwc->usb3_phy, 1); | |
802ca850 | 821 | dwc3_core_exit(dwc); |
72246da4 | 822 | |
3921426b FB |
823 | err0: |
824 | dwc3_free_event_buffers(dwc); | |
825 | ||
72246da4 FB |
826 | return ret; |
827 | } | |
828 | ||
fb4e98ab | 829 | static int dwc3_remove(struct platform_device *pdev) |
72246da4 | 830 | { |
72246da4 | 831 | struct dwc3 *dwc = platform_get_drvdata(pdev); |
72246da4 | 832 | |
dc99f16f FB |
833 | dwc3_debugfs_exit(dwc); |
834 | dwc3_core_exit_mode(dwc); | |
835 | dwc3_event_buffers_cleanup(dwc); | |
836 | dwc3_free_event_buffers(dwc); | |
837 | ||
8ba007a9 KVA |
838 | usb_phy_set_suspend(dwc->usb2_phy, 1); |
839 | usb_phy_set_suspend(dwc->usb3_phy, 1); | |
57303488 KVA |
840 | phy_power_off(dwc->usb2_generic_phy); |
841 | phy_power_off(dwc->usb3_generic_phy); | |
8ba007a9 | 842 | |
72246da4 | 843 | dwc3_core_exit(dwc); |
72246da4 | 844 | |
16b972a5 | 845 | pm_runtime_put_sync(&pdev->dev); |
72246da4 FB |
846 | pm_runtime_disable(&pdev->dev); |
847 | ||
72246da4 FB |
848 | return 0; |
849 | } | |
850 | ||
19fda7cd | 851 | #ifdef CONFIG_PM_SLEEP |
7415f17c FB |
852 | static int dwc3_suspend(struct device *dev) |
853 | { | |
854 | struct dwc3 *dwc = dev_get_drvdata(dev); | |
855 | unsigned long flags; | |
856 | ||
857 | spin_lock_irqsave(&dwc->lock, flags); | |
858 | ||
a45c82b8 RK |
859 | switch (dwc->dr_mode) { |
860 | case USB_DR_MODE_PERIPHERAL: | |
861 | case USB_DR_MODE_OTG: | |
7415f17c FB |
862 | dwc3_gadget_suspend(dwc); |
863 | /* FALLTHROUGH */ | |
a45c82b8 | 864 | case USB_DR_MODE_HOST: |
7415f17c | 865 | default: |
0b0231aa | 866 | dwc3_event_buffers_cleanup(dwc); |
7415f17c FB |
867 | break; |
868 | } | |
869 | ||
870 | dwc->gctl = dwc3_readl(dwc->regs, DWC3_GCTL); | |
871 | spin_unlock_irqrestore(&dwc->lock, flags); | |
872 | ||
873 | usb_phy_shutdown(dwc->usb3_phy); | |
874 | usb_phy_shutdown(dwc->usb2_phy); | |
57303488 KVA |
875 | phy_exit(dwc->usb2_generic_phy); |
876 | phy_exit(dwc->usb3_generic_phy); | |
7415f17c FB |
877 | |
878 | return 0; | |
879 | } | |
880 | ||
881 | static int dwc3_resume(struct device *dev) | |
882 | { | |
883 | struct dwc3 *dwc = dev_get_drvdata(dev); | |
884 | unsigned long flags; | |
57303488 | 885 | int ret; |
7415f17c FB |
886 | |
887 | usb_phy_init(dwc->usb3_phy); | |
888 | usb_phy_init(dwc->usb2_phy); | |
57303488 KVA |
889 | ret = phy_init(dwc->usb2_generic_phy); |
890 | if (ret < 0) | |
891 | return ret; | |
892 | ||
893 | ret = phy_init(dwc->usb3_generic_phy); | |
894 | if (ret < 0) | |
895 | goto err_usb2phy_init; | |
7415f17c FB |
896 | |
897 | spin_lock_irqsave(&dwc->lock, flags); | |
898 | ||
0b0231aa | 899 | dwc3_event_buffers_setup(dwc); |
7415f17c FB |
900 | dwc3_writel(dwc->regs, DWC3_GCTL, dwc->gctl); |
901 | ||
a45c82b8 RK |
902 | switch (dwc->dr_mode) { |
903 | case USB_DR_MODE_PERIPHERAL: | |
904 | case USB_DR_MODE_OTG: | |
7415f17c FB |
905 | dwc3_gadget_resume(dwc); |
906 | /* FALLTHROUGH */ | |
a45c82b8 | 907 | case USB_DR_MODE_HOST: |
7415f17c FB |
908 | default: |
909 | /* do nothing */ | |
910 | break; | |
911 | } | |
912 | ||
913 | spin_unlock_irqrestore(&dwc->lock, flags); | |
914 | ||
915 | pm_runtime_disable(dev); | |
916 | pm_runtime_set_active(dev); | |
917 | pm_runtime_enable(dev); | |
918 | ||
919 | return 0; | |
57303488 KVA |
920 | |
921 | err_usb2phy_init: | |
922 | phy_exit(dwc->usb2_generic_phy); | |
923 | ||
924 | return ret; | |
7415f17c FB |
925 | } |
926 | ||
927 | static const struct dev_pm_ops dwc3_dev_pm_ops = { | |
7415f17c FB |
928 | SET_SYSTEM_SLEEP_PM_OPS(dwc3_suspend, dwc3_resume) |
929 | }; | |
930 | ||
931 | #define DWC3_PM_OPS &(dwc3_dev_pm_ops) | |
932 | #else | |
933 | #define DWC3_PM_OPS NULL | |
934 | #endif | |
935 | ||
5088b6f5 KVA |
936 | #ifdef CONFIG_OF |
937 | static const struct of_device_id of_dwc3_match[] = { | |
22a5aa17 FB |
938 | { |
939 | .compatible = "snps,dwc3" | |
940 | }, | |
5088b6f5 KVA |
941 | { |
942 | .compatible = "synopsys,dwc3" | |
943 | }, | |
944 | { }, | |
945 | }; | |
946 | MODULE_DEVICE_TABLE(of, of_dwc3_match); | |
947 | #endif | |
948 | ||
404905a6 HK |
949 | #ifdef CONFIG_ACPI |
950 | ||
951 | #define ACPI_ID_INTEL_BSW "808622B7" | |
952 | ||
953 | static const struct acpi_device_id dwc3_acpi_match[] = { | |
954 | { ACPI_ID_INTEL_BSW, 0 }, | |
955 | { }, | |
956 | }; | |
957 | MODULE_DEVICE_TABLE(acpi, dwc3_acpi_match); | |
958 | #endif | |
959 | ||
72246da4 FB |
960 | static struct platform_driver dwc3_driver = { |
961 | .probe = dwc3_probe, | |
7690417d | 962 | .remove = dwc3_remove, |
72246da4 FB |
963 | .driver = { |
964 | .name = "dwc3", | |
5088b6f5 | 965 | .of_match_table = of_match_ptr(of_dwc3_match), |
404905a6 | 966 | .acpi_match_table = ACPI_PTR(dwc3_acpi_match), |
7415f17c | 967 | .pm = DWC3_PM_OPS, |
72246da4 | 968 | }, |
72246da4 FB |
969 | }; |
970 | ||
b1116dcc TK |
971 | module_platform_driver(dwc3_driver); |
972 | ||
7ae4fc4d | 973 | MODULE_ALIAS("platform:dwc3"); |
72246da4 | 974 | MODULE_AUTHOR("Felipe Balbi <balbi@ti.com>"); |
5945f789 | 975 | MODULE_LICENSE("GPL v2"); |
72246da4 | 976 | MODULE_DESCRIPTION("DesignWare USB3 DRD Controller Driver"); |