]>
Commit | Line | Data |
---|---|---|
72246da4 FB |
1 | /** |
2 | * gadget.c - DesignWare USB3 DRD Controller Gadget Framework Link | |
3 | * | |
4 | * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com | |
72246da4 FB |
5 | * |
6 | * Authors: Felipe Balbi <balbi@ti.com>, | |
7 | * Sebastian Andrzej Siewior <bigeasy@linutronix.de> | |
8 | * | |
5945f789 FB |
9 | * This program is free software: you can redistribute it and/or modify |
10 | * it under the terms of the GNU General Public License version 2 of | |
11 | * the License as published by the Free Software Foundation. | |
72246da4 | 12 | * |
5945f789 FB |
13 | * This program is distributed in the hope that it will be useful, |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
72246da4 FB |
17 | */ |
18 | ||
19 | #include <linux/kernel.h> | |
20 | #include <linux/delay.h> | |
21 | #include <linux/slab.h> | |
22 | #include <linux/spinlock.h> | |
23 | #include <linux/platform_device.h> | |
24 | #include <linux/pm_runtime.h> | |
25 | #include <linux/interrupt.h> | |
26 | #include <linux/io.h> | |
27 | #include <linux/list.h> | |
28 | #include <linux/dma-mapping.h> | |
29 | ||
30 | #include <linux/usb/ch9.h> | |
31 | #include <linux/usb/gadget.h> | |
32 | ||
80977dc9 | 33 | #include "debug.h" |
72246da4 FB |
34 | #include "core.h" |
35 | #include "gadget.h" | |
36 | #include "io.h" | |
37 | ||
04a9bfcd FB |
38 | /** |
39 | * dwc3_gadget_set_test_mode - Enables USB2 Test Modes | |
40 | * @dwc: pointer to our context structure | |
41 | * @mode: the mode to set (J, K SE0 NAK, Force Enable) | |
42 | * | |
43 | * Caller should take care of locking. This function will | |
44 | * return 0 on success or -EINVAL if wrong Test Selector | |
45 | * is passed | |
46 | */ | |
47 | int dwc3_gadget_set_test_mode(struct dwc3 *dwc, int mode) | |
48 | { | |
49 | u32 reg; | |
50 | ||
51 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
52 | reg &= ~DWC3_DCTL_TSTCTRL_MASK; | |
53 | ||
54 | switch (mode) { | |
55 | case TEST_J: | |
56 | case TEST_K: | |
57 | case TEST_SE0_NAK: | |
58 | case TEST_PACKET: | |
59 | case TEST_FORCE_EN: | |
60 | reg |= mode << 1; | |
61 | break; | |
62 | default: | |
63 | return -EINVAL; | |
64 | } | |
65 | ||
66 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
67 | ||
68 | return 0; | |
69 | } | |
70 | ||
911f1f88 PZ |
71 | /** |
72 | * dwc3_gadget_get_link_state - Gets current state of USB Link | |
73 | * @dwc: pointer to our context structure | |
74 | * | |
75 | * Caller should take care of locking. This function will | |
76 | * return the link state on success (>= 0) or -ETIMEDOUT. | |
77 | */ | |
78 | int dwc3_gadget_get_link_state(struct dwc3 *dwc) | |
79 | { | |
80 | u32 reg; | |
81 | ||
82 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
83 | ||
84 | return DWC3_DSTS_USBLNKST(reg); | |
85 | } | |
86 | ||
8598bde7 FB |
87 | /** |
88 | * dwc3_gadget_set_link_state - Sets USB Link to a particular State | |
89 | * @dwc: pointer to our context structure | |
90 | * @state: the state to put link into | |
91 | * | |
92 | * Caller should take care of locking. This function will | |
aee63e3c | 93 | * return 0 on success or -ETIMEDOUT. |
8598bde7 FB |
94 | */ |
95 | int dwc3_gadget_set_link_state(struct dwc3 *dwc, enum dwc3_link_state state) | |
96 | { | |
aee63e3c | 97 | int retries = 10000; |
8598bde7 FB |
98 | u32 reg; |
99 | ||
802fde98 PZ |
100 | /* |
101 | * Wait until device controller is ready. Only applies to 1.94a and | |
102 | * later RTL. | |
103 | */ | |
104 | if (dwc->revision >= DWC3_REVISION_194A) { | |
105 | while (--retries) { | |
106 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
107 | if (reg & DWC3_DSTS_DCNRD) | |
108 | udelay(5); | |
109 | else | |
110 | break; | |
111 | } | |
112 | ||
113 | if (retries <= 0) | |
114 | return -ETIMEDOUT; | |
115 | } | |
116 | ||
8598bde7 FB |
117 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
118 | reg &= ~DWC3_DCTL_ULSTCHNGREQ_MASK; | |
119 | ||
120 | /* set requested state */ | |
121 | reg |= DWC3_DCTL_ULSTCHNGREQ(state); | |
122 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
123 | ||
802fde98 PZ |
124 | /* |
125 | * The following code is racy when called from dwc3_gadget_wakeup, | |
126 | * and is not needed, at least on newer versions | |
127 | */ | |
128 | if (dwc->revision >= DWC3_REVISION_194A) | |
129 | return 0; | |
130 | ||
8598bde7 | 131 | /* wait for a change in DSTS */ |
aed430e5 | 132 | retries = 10000; |
8598bde7 FB |
133 | while (--retries) { |
134 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
135 | ||
8598bde7 FB |
136 | if (DWC3_DSTS_USBLNKST(reg) == state) |
137 | return 0; | |
138 | ||
aee63e3c | 139 | udelay(5); |
8598bde7 FB |
140 | } |
141 | ||
8598bde7 FB |
142 | return -ETIMEDOUT; |
143 | } | |
144 | ||
dca0119c JY |
145 | /** |
146 | * dwc3_ep_inc_trb() - Increment a TRB index. | |
147 | * @index - Pointer to the TRB index to increment. | |
148 | * | |
149 | * The index should never point to the link TRB. After incrementing, | |
150 | * if it is point to the link TRB, wrap around to the beginning. The | |
151 | * link TRB is always at the last TRB entry. | |
152 | */ | |
153 | static void dwc3_ep_inc_trb(u8 *index) | |
457e84b6 | 154 | { |
dca0119c JY |
155 | (*index)++; |
156 | if (*index == (DWC3_TRB_NUM - 1)) | |
157 | *index = 0; | |
ef966b9d | 158 | } |
457e84b6 | 159 | |
dca0119c | 160 | static void dwc3_ep_inc_enq(struct dwc3_ep *dep) |
ef966b9d | 161 | { |
dca0119c | 162 | dwc3_ep_inc_trb(&dep->trb_enqueue); |
ef966b9d | 163 | } |
457e84b6 | 164 | |
dca0119c | 165 | static void dwc3_ep_inc_deq(struct dwc3_ep *dep) |
ef966b9d | 166 | { |
dca0119c | 167 | dwc3_ep_inc_trb(&dep->trb_dequeue); |
457e84b6 FB |
168 | } |
169 | ||
72246da4 FB |
170 | void dwc3_gadget_giveback(struct dwc3_ep *dep, struct dwc3_request *req, |
171 | int status) | |
172 | { | |
173 | struct dwc3 *dwc = dep->dwc; | |
174 | ||
737f1ae2 | 175 | req->started = false; |
72246da4 | 176 | list_del(&req->list); |
eeb720fb | 177 | req->trb = NULL; |
e62c5bc5 | 178 | req->remaining = 0; |
72246da4 FB |
179 | |
180 | if (req->request.status == -EINPROGRESS) | |
181 | req->request.status = status; | |
182 | ||
d6214592 | 183 | if (dwc->ep0_bounced && dep->number <= 1) |
0416e494 | 184 | dwc->ep0_bounced = false; |
d6214592 FB |
185 | |
186 | usb_gadget_unmap_request_by_dev(dwc->sysdev, | |
187 | &req->request, req->direction); | |
72246da4 | 188 | |
2c4cbe6e | 189 | trace_dwc3_gadget_giveback(req); |
72246da4 FB |
190 | |
191 | spin_unlock(&dwc->lock); | |
304f7e5e | 192 | usb_gadget_giveback_request(&dep->endpoint, &req->request); |
72246da4 | 193 | spin_lock(&dwc->lock); |
fc8bb91b FB |
194 | |
195 | if (dep->number > 1) | |
196 | pm_runtime_put(dwc->dev); | |
72246da4 FB |
197 | } |
198 | ||
3ece0ec4 | 199 | int dwc3_send_gadget_generic_command(struct dwc3 *dwc, unsigned cmd, u32 param) |
b09bb642 FB |
200 | { |
201 | u32 timeout = 500; | |
71f7e702 | 202 | int status = 0; |
0fe886cd | 203 | int ret = 0; |
b09bb642 FB |
204 | u32 reg; |
205 | ||
206 | dwc3_writel(dwc->regs, DWC3_DGCMDPAR, param); | |
207 | dwc3_writel(dwc->regs, DWC3_DGCMD, cmd | DWC3_DGCMD_CMDACT); | |
208 | ||
209 | do { | |
210 | reg = dwc3_readl(dwc->regs, DWC3_DGCMD); | |
211 | if (!(reg & DWC3_DGCMD_CMDACT)) { | |
71f7e702 FB |
212 | status = DWC3_DGCMD_STATUS(reg); |
213 | if (status) | |
0fe886cd FB |
214 | ret = -EINVAL; |
215 | break; | |
b09bb642 | 216 | } |
e3aee486 | 217 | } while (--timeout); |
0fe886cd FB |
218 | |
219 | if (!timeout) { | |
0fe886cd | 220 | ret = -ETIMEDOUT; |
71f7e702 | 221 | status = -ETIMEDOUT; |
0fe886cd FB |
222 | } |
223 | ||
71f7e702 FB |
224 | trace_dwc3_gadget_generic_cmd(cmd, param, status); |
225 | ||
0fe886cd | 226 | return ret; |
b09bb642 FB |
227 | } |
228 | ||
c36d8e94 FB |
229 | static int __dwc3_gadget_wakeup(struct dwc3 *dwc); |
230 | ||
2cd4718d FB |
231 | int dwc3_send_gadget_ep_cmd(struct dwc3_ep *dep, unsigned cmd, |
232 | struct dwc3_gadget_ep_cmd_params *params) | |
72246da4 | 233 | { |
8897a761 | 234 | const struct usb_endpoint_descriptor *desc = dep->endpoint.desc; |
2cd4718d | 235 | struct dwc3 *dwc = dep->dwc; |
61d58242 | 236 | u32 timeout = 500; |
72246da4 FB |
237 | u32 reg; |
238 | ||
0933df15 | 239 | int cmd_status = 0; |
2b0f11df | 240 | int susphy = false; |
c0ca324d | 241 | int ret = -EINVAL; |
72246da4 | 242 | |
2b0f11df FB |
243 | /* |
244 | * Synopsys Databook 2.60a states, on section 6.3.2.5.[1-8], that if | |
245 | * we're issuing an endpoint command, we must check if | |
246 | * GUSB2PHYCFG.SUSPHY bit is set. If it is, then we need to clear it. | |
247 | * | |
248 | * We will also set SUSPHY bit to what it was before returning as stated | |
249 | * by the same section on Synopsys databook. | |
250 | */ | |
ab2a92e7 FB |
251 | if (dwc->gadget.speed <= USB_SPEED_HIGH) { |
252 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
253 | if (unlikely(reg & DWC3_GUSB2PHYCFG_SUSPHY)) { | |
254 | susphy = true; | |
255 | reg &= ~DWC3_GUSB2PHYCFG_SUSPHY; | |
256 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
257 | } | |
2b0f11df FB |
258 | } |
259 | ||
5999914f | 260 | if (DWC3_DEPCMD_CMD(cmd) == DWC3_DEPCMD_STARTTRANSFER) { |
c36d8e94 FB |
261 | int needs_wakeup; |
262 | ||
263 | needs_wakeup = (dwc->link_state == DWC3_LINK_STATE_U1 || | |
264 | dwc->link_state == DWC3_LINK_STATE_U2 || | |
265 | dwc->link_state == DWC3_LINK_STATE_U3); | |
266 | ||
267 | if (unlikely(needs_wakeup)) { | |
268 | ret = __dwc3_gadget_wakeup(dwc); | |
269 | dev_WARN_ONCE(dwc->dev, ret, "wakeup failed --> %d\n", | |
270 | ret); | |
271 | } | |
272 | } | |
273 | ||
2eb88016 FB |
274 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR0, params->param0); |
275 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR1, params->param1); | |
276 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR2, params->param2); | |
72246da4 | 277 | |
8897a761 FB |
278 | /* |
279 | * Synopsys Databook 2.60a states in section 6.3.2.5.6 of that if we're | |
280 | * not relying on XferNotReady, we can make use of a special "No | |
281 | * Response Update Transfer" command where we should clear both CmdAct | |
282 | * and CmdIOC bits. | |
283 | * | |
284 | * With this, we don't need to wait for command completion and can | |
285 | * straight away issue further commands to the endpoint. | |
286 | * | |
287 | * NOTICE: We're making an assumption that control endpoints will never | |
288 | * make use of Update Transfer command. This is a safe assumption | |
289 | * because we can never have more than one request at a time with | |
290 | * Control Endpoints. If anybody changes that assumption, this chunk | |
291 | * needs to be updated accordingly. | |
292 | */ | |
293 | if (DWC3_DEPCMD_CMD(cmd) == DWC3_DEPCMD_UPDATETRANSFER && | |
294 | !usb_endpoint_xfer_isoc(desc)) | |
295 | cmd &= ~(DWC3_DEPCMD_CMDIOC | DWC3_DEPCMD_CMDACT); | |
296 | else | |
297 | cmd |= DWC3_DEPCMD_CMDACT; | |
298 | ||
299 | dwc3_writel(dep->regs, DWC3_DEPCMD, cmd); | |
72246da4 | 300 | do { |
2eb88016 | 301 | reg = dwc3_readl(dep->regs, DWC3_DEPCMD); |
72246da4 | 302 | if (!(reg & DWC3_DEPCMD_CMDACT)) { |
0933df15 | 303 | cmd_status = DWC3_DEPCMD_STATUS(reg); |
7b9cc7a2 | 304 | |
7b9cc7a2 KL |
305 | switch (cmd_status) { |
306 | case 0: | |
307 | ret = 0; | |
308 | break; | |
309 | case DEPEVT_TRANSFER_NO_RESOURCE: | |
7b9cc7a2 | 310 | ret = -EINVAL; |
c0ca324d | 311 | break; |
7b9cc7a2 KL |
312 | case DEPEVT_TRANSFER_BUS_EXPIRY: |
313 | /* | |
314 | * SW issues START TRANSFER command to | |
315 | * isochronous ep with future frame interval. If | |
316 | * future interval time has already passed when | |
317 | * core receives the command, it will respond | |
318 | * with an error status of 'Bus Expiry'. | |
319 | * | |
320 | * Instead of always returning -EINVAL, let's | |
321 | * give a hint to the gadget driver that this is | |
322 | * the case by returning -EAGAIN. | |
323 | */ | |
7b9cc7a2 KL |
324 | ret = -EAGAIN; |
325 | break; | |
326 | default: | |
327 | dev_WARN(dwc->dev, "UNKNOWN cmd status\n"); | |
328 | } | |
329 | ||
c0ca324d | 330 | break; |
72246da4 | 331 | } |
f6bb225b | 332 | } while (--timeout); |
72246da4 | 333 | |
f6bb225b | 334 | if (timeout == 0) { |
f6bb225b | 335 | ret = -ETIMEDOUT; |
0933df15 | 336 | cmd_status = -ETIMEDOUT; |
f6bb225b | 337 | } |
c0ca324d | 338 | |
0933df15 FB |
339 | trace_dwc3_gadget_ep_cmd(dep, cmd, params, cmd_status); |
340 | ||
6cb2e4e3 FB |
341 | if (ret == 0) { |
342 | switch (DWC3_DEPCMD_CMD(cmd)) { | |
343 | case DWC3_DEPCMD_STARTTRANSFER: | |
344 | dep->flags |= DWC3_EP_TRANSFER_STARTED; | |
345 | break; | |
346 | case DWC3_DEPCMD_ENDTRANSFER: | |
347 | dep->flags &= ~DWC3_EP_TRANSFER_STARTED; | |
348 | break; | |
349 | default: | |
350 | /* nothing */ | |
351 | break; | |
352 | } | |
353 | } | |
354 | ||
2b0f11df FB |
355 | if (unlikely(susphy)) { |
356 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
357 | reg |= DWC3_GUSB2PHYCFG_SUSPHY; | |
358 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
359 | } | |
360 | ||
c0ca324d | 361 | return ret; |
72246da4 FB |
362 | } |
363 | ||
50c763f8 JY |
364 | static int dwc3_send_clear_stall_ep_cmd(struct dwc3_ep *dep) |
365 | { | |
366 | struct dwc3 *dwc = dep->dwc; | |
367 | struct dwc3_gadget_ep_cmd_params params; | |
368 | u32 cmd = DWC3_DEPCMD_CLEARSTALL; | |
369 | ||
370 | /* | |
371 | * As of core revision 2.60a the recommended programming model | |
372 | * is to set the ClearPendIN bit when issuing a Clear Stall EP | |
373 | * command for IN endpoints. This is to prevent an issue where | |
374 | * some (non-compliant) hosts may not send ACK TPs for pending | |
375 | * IN transfers due to a mishandled error condition. Synopsys | |
376 | * STAR 9000614252. | |
377 | */ | |
5e6c88d2 LB |
378 | if (dep->direction && (dwc->revision >= DWC3_REVISION_260A) && |
379 | (dwc->gadget.speed >= USB_SPEED_SUPER)) | |
50c763f8 JY |
380 | cmd |= DWC3_DEPCMD_CLEARPENDIN; |
381 | ||
382 | memset(¶ms, 0, sizeof(params)); | |
383 | ||
2cd4718d | 384 | return dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
50c763f8 JY |
385 | } |
386 | ||
72246da4 | 387 | static dma_addr_t dwc3_trb_dma_offset(struct dwc3_ep *dep, |
f6bafc6a | 388 | struct dwc3_trb *trb) |
72246da4 | 389 | { |
c439ef87 | 390 | u32 offset = (char *) trb - (char *) dep->trb_pool; |
72246da4 FB |
391 | |
392 | return dep->trb_pool_dma + offset; | |
393 | } | |
394 | ||
395 | static int dwc3_alloc_trb_pool(struct dwc3_ep *dep) | |
396 | { | |
397 | struct dwc3 *dwc = dep->dwc; | |
398 | ||
399 | if (dep->trb_pool) | |
400 | return 0; | |
401 | ||
d64ff406 | 402 | dep->trb_pool = dma_alloc_coherent(dwc->sysdev, |
72246da4 FB |
403 | sizeof(struct dwc3_trb) * DWC3_TRB_NUM, |
404 | &dep->trb_pool_dma, GFP_KERNEL); | |
405 | if (!dep->trb_pool) { | |
406 | dev_err(dep->dwc->dev, "failed to allocate trb pool for %s\n", | |
407 | dep->name); | |
408 | return -ENOMEM; | |
409 | } | |
410 | ||
411 | return 0; | |
412 | } | |
413 | ||
414 | static void dwc3_free_trb_pool(struct dwc3_ep *dep) | |
415 | { | |
416 | struct dwc3 *dwc = dep->dwc; | |
417 | ||
d64ff406 | 418 | dma_free_coherent(dwc->sysdev, sizeof(struct dwc3_trb) * DWC3_TRB_NUM, |
72246da4 FB |
419 | dep->trb_pool, dep->trb_pool_dma); |
420 | ||
421 | dep->trb_pool = NULL; | |
422 | dep->trb_pool_dma = 0; | |
423 | } | |
424 | ||
c4509601 JY |
425 | static int dwc3_gadget_set_xfer_resource(struct dwc3 *dwc, struct dwc3_ep *dep); |
426 | ||
427 | /** | |
428 | * dwc3_gadget_start_config - Configure EP resources | |
429 | * @dwc: pointer to our controller context structure | |
430 | * @dep: endpoint that is being enabled | |
431 | * | |
432 | * The assignment of transfer resources cannot perfectly follow the | |
433 | * data book due to the fact that the controller driver does not have | |
434 | * all knowledge of the configuration in advance. It is given this | |
435 | * information piecemeal by the composite gadget framework after every | |
436 | * SET_CONFIGURATION and SET_INTERFACE. Trying to follow the databook | |
437 | * programming model in this scenario can cause errors. For two | |
438 | * reasons: | |
439 | * | |
440 | * 1) The databook says to do DEPSTARTCFG for every SET_CONFIGURATION | |
441 | * and SET_INTERFACE (8.1.5). This is incorrect in the scenario of | |
442 | * multiple interfaces. | |
443 | * | |
444 | * 2) The databook does not mention doing more DEPXFERCFG for new | |
445 | * endpoint on alt setting (8.1.6). | |
446 | * | |
447 | * The following simplified method is used instead: | |
448 | * | |
449 | * All hardware endpoints can be assigned a transfer resource and this | |
450 | * setting will stay persistent until either a core reset or | |
451 | * hibernation. So whenever we do a DEPSTARTCFG(0) we can go ahead and | |
452 | * do DEPXFERCFG for every hardware endpoint as well. We are | |
453 | * guaranteed that there are as many transfer resources as endpoints. | |
454 | * | |
455 | * This function is called for each endpoint when it is being enabled | |
456 | * but is triggered only when called for EP0-out, which always happens | |
457 | * first, and which should only happen in one of the above conditions. | |
458 | */ | |
72246da4 FB |
459 | static int dwc3_gadget_start_config(struct dwc3 *dwc, struct dwc3_ep *dep) |
460 | { | |
461 | struct dwc3_gadget_ep_cmd_params params; | |
462 | u32 cmd; | |
c4509601 JY |
463 | int i; |
464 | int ret; | |
465 | ||
466 | if (dep->number) | |
467 | return 0; | |
72246da4 FB |
468 | |
469 | memset(¶ms, 0x00, sizeof(params)); | |
c4509601 | 470 | cmd = DWC3_DEPCMD_DEPSTARTCFG; |
72246da4 | 471 | |
2cd4718d | 472 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
c4509601 JY |
473 | if (ret) |
474 | return ret; | |
475 | ||
476 | for (i = 0; i < DWC3_ENDPOINTS_NUM; i++) { | |
477 | struct dwc3_ep *dep = dwc->eps[i]; | |
72246da4 | 478 | |
c4509601 JY |
479 | if (!dep) |
480 | continue; | |
481 | ||
482 | ret = dwc3_gadget_set_xfer_resource(dwc, dep); | |
483 | if (ret) | |
484 | return ret; | |
72246da4 FB |
485 | } |
486 | ||
487 | return 0; | |
488 | } | |
489 | ||
490 | static int dwc3_gadget_set_ep_config(struct dwc3 *dwc, struct dwc3_ep *dep, | |
21e64bf2 | 491 | bool modify, bool restore) |
72246da4 | 492 | { |
39ebb05c JY |
493 | const struct usb_ss_ep_comp_descriptor *comp_desc; |
494 | const struct usb_endpoint_descriptor *desc; | |
72246da4 FB |
495 | struct dwc3_gadget_ep_cmd_params params; |
496 | ||
21e64bf2 FB |
497 | if (dev_WARN_ONCE(dwc->dev, modify && restore, |
498 | "Can't modify and restore\n")) | |
499 | return -EINVAL; | |
500 | ||
39ebb05c JY |
501 | comp_desc = dep->endpoint.comp_desc; |
502 | desc = dep->endpoint.desc; | |
503 | ||
72246da4 FB |
504 | memset(¶ms, 0x00, sizeof(params)); |
505 | ||
dc1c70a7 | 506 | params.param0 = DWC3_DEPCFG_EP_TYPE(usb_endpoint_type(desc)) |
d2e9a13a CP |
507 | | DWC3_DEPCFG_MAX_PACKET_SIZE(usb_endpoint_maxp(desc)); |
508 | ||
509 | /* Burst size is only needed in SuperSpeed mode */ | |
ee5cd41c | 510 | if (dwc->gadget.speed >= USB_SPEED_SUPER) { |
676e3497 | 511 | u32 burst = dep->endpoint.maxburst; |
676e3497 | 512 | params.param0 |= DWC3_DEPCFG_BURST_SIZE(burst - 1); |
d2e9a13a | 513 | } |
72246da4 | 514 | |
21e64bf2 FB |
515 | if (modify) { |
516 | params.param0 |= DWC3_DEPCFG_ACTION_MODIFY; | |
517 | } else if (restore) { | |
265b70a7 PZ |
518 | params.param0 |= DWC3_DEPCFG_ACTION_RESTORE; |
519 | params.param2 |= dep->saved_state; | |
21e64bf2 FB |
520 | } else { |
521 | params.param0 |= DWC3_DEPCFG_ACTION_INIT; | |
265b70a7 PZ |
522 | } |
523 | ||
4bc48c97 FB |
524 | if (usb_endpoint_xfer_control(desc)) |
525 | params.param1 = DWC3_DEPCFG_XFER_COMPLETE_EN; | |
13fa2e69 FB |
526 | |
527 | if (dep->number <= 1 || usb_endpoint_xfer_isoc(desc)) | |
528 | params.param1 |= DWC3_DEPCFG_XFER_NOT_READY_EN; | |
72246da4 | 529 | |
18b7ede5 | 530 | if (usb_ss_max_streams(comp_desc) && usb_endpoint_xfer_bulk(desc)) { |
dc1c70a7 FB |
531 | params.param1 |= DWC3_DEPCFG_STREAM_CAPABLE |
532 | | DWC3_DEPCFG_STREAM_EVENT_EN; | |
879631aa FB |
533 | dep->stream_capable = true; |
534 | } | |
535 | ||
0b93a4c8 | 536 | if (!usb_endpoint_xfer_control(desc)) |
dc1c70a7 | 537 | params.param1 |= DWC3_DEPCFG_XFER_IN_PROGRESS_EN; |
72246da4 FB |
538 | |
539 | /* | |
540 | * We are doing 1:1 mapping for endpoints, meaning | |
541 | * Physical Endpoints 2 maps to Logical Endpoint 2 and | |
542 | * so on. We consider the direction bit as part of the physical | |
543 | * endpoint number. So USB endpoint 0x81 is 0x03. | |
544 | */ | |
dc1c70a7 | 545 | params.param1 |= DWC3_DEPCFG_EP_NUMBER(dep->number); |
72246da4 FB |
546 | |
547 | /* | |
548 | * We must use the lower 16 TX FIFOs even though | |
549 | * HW might have more | |
550 | */ | |
551 | if (dep->direction) | |
dc1c70a7 | 552 | params.param0 |= DWC3_DEPCFG_FIFO_NUMBER(dep->number >> 1); |
72246da4 FB |
553 | |
554 | if (desc->bInterval) { | |
dc1c70a7 | 555 | params.param1 |= DWC3_DEPCFG_BINTERVAL_M1(desc->bInterval - 1); |
72246da4 FB |
556 | dep->interval = 1 << (desc->bInterval - 1); |
557 | } | |
558 | ||
2cd4718d | 559 | return dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETEPCONFIG, ¶ms); |
72246da4 FB |
560 | } |
561 | ||
562 | static int dwc3_gadget_set_xfer_resource(struct dwc3 *dwc, struct dwc3_ep *dep) | |
563 | { | |
564 | struct dwc3_gadget_ep_cmd_params params; | |
565 | ||
566 | memset(¶ms, 0x00, sizeof(params)); | |
567 | ||
dc1c70a7 | 568 | params.param0 = DWC3_DEPXFERCFG_NUM_XFER_RES(1); |
72246da4 | 569 | |
2cd4718d FB |
570 | return dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETTRANSFRESOURCE, |
571 | ¶ms); | |
72246da4 FB |
572 | } |
573 | ||
574 | /** | |
575 | * __dwc3_gadget_ep_enable - Initializes a HW endpoint | |
576 | * @dep: endpoint to be initialized | |
577 | * @desc: USB Endpoint Descriptor | |
578 | * | |
579 | * Caller should take care of locking | |
580 | */ | |
581 | static int __dwc3_gadget_ep_enable(struct dwc3_ep *dep, | |
21e64bf2 | 582 | bool modify, bool restore) |
72246da4 | 583 | { |
39ebb05c | 584 | const struct usb_endpoint_descriptor *desc = dep->endpoint.desc; |
72246da4 | 585 | struct dwc3 *dwc = dep->dwc; |
39ebb05c | 586 | |
72246da4 | 587 | u32 reg; |
b09e99ee | 588 | int ret; |
72246da4 FB |
589 | |
590 | if (!(dep->flags & DWC3_EP_ENABLED)) { | |
591 | ret = dwc3_gadget_start_config(dwc, dep); | |
592 | if (ret) | |
593 | return ret; | |
594 | } | |
595 | ||
39ebb05c | 596 | ret = dwc3_gadget_set_ep_config(dwc, dep, modify, restore); |
72246da4 FB |
597 | if (ret) |
598 | return ret; | |
599 | ||
600 | if (!(dep->flags & DWC3_EP_ENABLED)) { | |
f6bafc6a FB |
601 | struct dwc3_trb *trb_st_hw; |
602 | struct dwc3_trb *trb_link; | |
72246da4 | 603 | |
72246da4 FB |
604 | dep->type = usb_endpoint_type(desc); |
605 | dep->flags |= DWC3_EP_ENABLED; | |
76a638f8 | 606 | dep->flags &= ~DWC3_EP_END_TRANSFER_PENDING; |
72246da4 FB |
607 | |
608 | reg = dwc3_readl(dwc->regs, DWC3_DALEPENA); | |
609 | reg |= DWC3_DALEPENA_EP(dep->number); | |
610 | dwc3_writel(dwc->regs, DWC3_DALEPENA, reg); | |
611 | ||
76a638f8 BW |
612 | init_waitqueue_head(&dep->wait_end_transfer); |
613 | ||
36b68aae | 614 | if (usb_endpoint_xfer_control(desc)) |
2870e501 | 615 | goto out; |
72246da4 | 616 | |
0d25744a JY |
617 | /* Initialize the TRB ring */ |
618 | dep->trb_dequeue = 0; | |
619 | dep->trb_enqueue = 0; | |
620 | memset(dep->trb_pool, 0, | |
621 | sizeof(struct dwc3_trb) * DWC3_TRB_NUM); | |
622 | ||
36b68aae | 623 | /* Link TRB. The HWO bit is never reset */ |
72246da4 FB |
624 | trb_st_hw = &dep->trb_pool[0]; |
625 | ||
f6bafc6a | 626 | trb_link = &dep->trb_pool[DWC3_TRB_NUM - 1]; |
f6bafc6a FB |
627 | trb_link->bpl = lower_32_bits(dwc3_trb_dma_offset(dep, trb_st_hw)); |
628 | trb_link->bph = upper_32_bits(dwc3_trb_dma_offset(dep, trb_st_hw)); | |
629 | trb_link->ctrl |= DWC3_TRBCTL_LINK_TRB; | |
630 | trb_link->ctrl |= DWC3_TRB_CTRL_HWO; | |
72246da4 FB |
631 | } |
632 | ||
a97ea994 FB |
633 | /* |
634 | * Issue StartTransfer here with no-op TRB so we can always rely on No | |
635 | * Response Update Transfer command. | |
636 | */ | |
637 | if (usb_endpoint_xfer_bulk(desc)) { | |
638 | struct dwc3_gadget_ep_cmd_params params; | |
639 | struct dwc3_trb *trb; | |
640 | dma_addr_t trb_dma; | |
641 | u32 cmd; | |
642 | ||
643 | memset(¶ms, 0, sizeof(params)); | |
644 | trb = &dep->trb_pool[0]; | |
645 | trb_dma = dwc3_trb_dma_offset(dep, trb); | |
646 | ||
647 | params.param0 = upper_32_bits(trb_dma); | |
648 | params.param1 = lower_32_bits(trb_dma); | |
649 | ||
650 | cmd = DWC3_DEPCMD_STARTTRANSFER; | |
651 | ||
652 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); | |
653 | if (ret < 0) | |
654 | return ret; | |
655 | ||
656 | dep->flags |= DWC3_EP_BUSY; | |
657 | ||
658 | dep->resource_index = dwc3_gadget_ep_get_transfer_index(dep); | |
659 | WARN_ON_ONCE(!dep->resource_index); | |
660 | } | |
661 | ||
2870e501 FB |
662 | |
663 | out: | |
664 | trace_dwc3_gadget_ep_enable(dep); | |
665 | ||
72246da4 FB |
666 | return 0; |
667 | } | |
668 | ||
b992e681 | 669 | static void dwc3_stop_active_transfer(struct dwc3 *dwc, u32 epnum, bool force); |
624407f9 | 670 | static void dwc3_remove_requests(struct dwc3 *dwc, struct dwc3_ep *dep) |
72246da4 FB |
671 | { |
672 | struct dwc3_request *req; | |
673 | ||
0e146028 | 674 | dwc3_stop_active_transfer(dwc, dep->number, true); |
624407f9 | 675 | |
0e146028 FB |
676 | /* - giveback all requests to gadget driver */ |
677 | while (!list_empty(&dep->started_list)) { | |
678 | req = next_request(&dep->started_list); | |
1591633e | 679 | |
0e146028 | 680 | dwc3_gadget_giveback(dep, req, -ESHUTDOWN); |
ea53b882 FB |
681 | } |
682 | ||
aa3342c8 FB |
683 | while (!list_empty(&dep->pending_list)) { |
684 | req = next_request(&dep->pending_list); | |
72246da4 | 685 | |
624407f9 | 686 | dwc3_gadget_giveback(dep, req, -ESHUTDOWN); |
72246da4 | 687 | } |
72246da4 FB |
688 | } |
689 | ||
690 | /** | |
691 | * __dwc3_gadget_ep_disable - Disables a HW endpoint | |
692 | * @dep: the endpoint to disable | |
693 | * | |
624407f9 SAS |
694 | * This function also removes requests which are currently processed ny the |
695 | * hardware and those which are not yet scheduled. | |
696 | * Caller should take care of locking. | |
72246da4 | 697 | */ |
72246da4 FB |
698 | static int __dwc3_gadget_ep_disable(struct dwc3_ep *dep) |
699 | { | |
700 | struct dwc3 *dwc = dep->dwc; | |
701 | u32 reg; | |
702 | ||
2870e501 | 703 | trace_dwc3_gadget_ep_disable(dep); |
7eaeac5c | 704 | |
624407f9 | 705 | dwc3_remove_requests(dwc, dep); |
72246da4 | 706 | |
687ef981 FB |
707 | /* make sure HW endpoint isn't stalled */ |
708 | if (dep->flags & DWC3_EP_STALL) | |
7a608559 | 709 | __dwc3_gadget_ep_set_halt(dep, 0, false); |
687ef981 | 710 | |
72246da4 FB |
711 | reg = dwc3_readl(dwc->regs, DWC3_DALEPENA); |
712 | reg &= ~DWC3_DALEPENA_EP(dep->number); | |
713 | dwc3_writel(dwc->regs, DWC3_DALEPENA, reg); | |
714 | ||
879631aa | 715 | dep->stream_capable = false; |
72246da4 | 716 | dep->type = 0; |
76a638f8 | 717 | dep->flags &= DWC3_EP_END_TRANSFER_PENDING; |
72246da4 | 718 | |
39ebb05c JY |
719 | /* Clear out the ep descriptors for non-ep0 */ |
720 | if (dep->number > 1) { | |
721 | dep->endpoint.comp_desc = NULL; | |
722 | dep->endpoint.desc = NULL; | |
723 | } | |
724 | ||
72246da4 FB |
725 | return 0; |
726 | } | |
727 | ||
728 | /* -------------------------------------------------------------------------- */ | |
729 | ||
730 | static int dwc3_gadget_ep0_enable(struct usb_ep *ep, | |
731 | const struct usb_endpoint_descriptor *desc) | |
732 | { | |
733 | return -EINVAL; | |
734 | } | |
735 | ||
736 | static int dwc3_gadget_ep0_disable(struct usb_ep *ep) | |
737 | { | |
738 | return -EINVAL; | |
739 | } | |
740 | ||
741 | /* -------------------------------------------------------------------------- */ | |
742 | ||
743 | static int dwc3_gadget_ep_enable(struct usb_ep *ep, | |
744 | const struct usb_endpoint_descriptor *desc) | |
745 | { | |
746 | struct dwc3_ep *dep; | |
747 | struct dwc3 *dwc; | |
748 | unsigned long flags; | |
749 | int ret; | |
750 | ||
751 | if (!ep || !desc || desc->bDescriptorType != USB_DT_ENDPOINT) { | |
752 | pr_debug("dwc3: invalid parameters\n"); | |
753 | return -EINVAL; | |
754 | } | |
755 | ||
756 | if (!desc->wMaxPacketSize) { | |
757 | pr_debug("dwc3: missing wMaxPacketSize\n"); | |
758 | return -EINVAL; | |
759 | } | |
760 | ||
761 | dep = to_dwc3_ep(ep); | |
762 | dwc = dep->dwc; | |
763 | ||
95ca961c FB |
764 | if (dev_WARN_ONCE(dwc->dev, dep->flags & DWC3_EP_ENABLED, |
765 | "%s is already enabled\n", | |
766 | dep->name)) | |
c6f83f38 | 767 | return 0; |
c6f83f38 | 768 | |
72246da4 | 769 | spin_lock_irqsave(&dwc->lock, flags); |
39ebb05c | 770 | ret = __dwc3_gadget_ep_enable(dep, false, false); |
72246da4 FB |
771 | spin_unlock_irqrestore(&dwc->lock, flags); |
772 | ||
773 | return ret; | |
774 | } | |
775 | ||
776 | static int dwc3_gadget_ep_disable(struct usb_ep *ep) | |
777 | { | |
778 | struct dwc3_ep *dep; | |
779 | struct dwc3 *dwc; | |
780 | unsigned long flags; | |
781 | int ret; | |
782 | ||
783 | if (!ep) { | |
784 | pr_debug("dwc3: invalid parameters\n"); | |
785 | return -EINVAL; | |
786 | } | |
787 | ||
788 | dep = to_dwc3_ep(ep); | |
789 | dwc = dep->dwc; | |
790 | ||
95ca961c FB |
791 | if (dev_WARN_ONCE(dwc->dev, !(dep->flags & DWC3_EP_ENABLED), |
792 | "%s is already disabled\n", | |
793 | dep->name)) | |
72246da4 | 794 | return 0; |
72246da4 | 795 | |
72246da4 FB |
796 | spin_lock_irqsave(&dwc->lock, flags); |
797 | ret = __dwc3_gadget_ep_disable(dep); | |
798 | spin_unlock_irqrestore(&dwc->lock, flags); | |
799 | ||
800 | return ret; | |
801 | } | |
802 | ||
803 | static struct usb_request *dwc3_gadget_ep_alloc_request(struct usb_ep *ep, | |
804 | gfp_t gfp_flags) | |
805 | { | |
806 | struct dwc3_request *req; | |
807 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
72246da4 FB |
808 | |
809 | req = kzalloc(sizeof(*req), gfp_flags); | |
734d5a53 | 810 | if (!req) |
72246da4 | 811 | return NULL; |
72246da4 FB |
812 | |
813 | req->epnum = dep->number; | |
814 | req->dep = dep; | |
72246da4 | 815 | |
68d34c8a FB |
816 | dep->allocated_requests++; |
817 | ||
2c4cbe6e FB |
818 | trace_dwc3_alloc_request(req); |
819 | ||
72246da4 FB |
820 | return &req->request; |
821 | } | |
822 | ||
823 | static void dwc3_gadget_ep_free_request(struct usb_ep *ep, | |
824 | struct usb_request *request) | |
825 | { | |
826 | struct dwc3_request *req = to_dwc3_request(request); | |
68d34c8a | 827 | struct dwc3_ep *dep = to_dwc3_ep(ep); |
72246da4 | 828 | |
68d34c8a | 829 | dep->allocated_requests--; |
2c4cbe6e | 830 | trace_dwc3_free_request(req); |
72246da4 FB |
831 | kfree(req); |
832 | } | |
833 | ||
2c78c029 FB |
834 | static u32 dwc3_calc_trbs_left(struct dwc3_ep *dep); |
835 | ||
e49d3cf4 FB |
836 | static void __dwc3_prepare_one_trb(struct dwc3_ep *dep, struct dwc3_trb *trb, |
837 | dma_addr_t dma, unsigned length, unsigned chain, unsigned node, | |
838 | unsigned stream_id, unsigned short_not_ok, unsigned no_interrupt) | |
c71fc37c | 839 | { |
6b9018d4 FB |
840 | struct dwc3 *dwc = dep->dwc; |
841 | struct usb_gadget *gadget = &dwc->gadget; | |
842 | enum usb_device_speed speed = gadget->speed; | |
c71fc37c | 843 | |
ef966b9d | 844 | dwc3_ep_inc_enq(dep); |
e5ba5ec8 | 845 | |
f6bafc6a FB |
846 | trb->size = DWC3_TRB_SIZE_LENGTH(length); |
847 | trb->bpl = lower_32_bits(dma); | |
848 | trb->bph = upper_32_bits(dma); | |
c71fc37c | 849 | |
16e78db7 | 850 | switch (usb_endpoint_type(dep->endpoint.desc)) { |
c71fc37c | 851 | case USB_ENDPOINT_XFER_CONTROL: |
f6bafc6a | 852 | trb->ctrl = DWC3_TRBCTL_CONTROL_SETUP; |
c71fc37c FB |
853 | break; |
854 | ||
855 | case USB_ENDPOINT_XFER_ISOC: | |
6b9018d4 | 856 | if (!node) { |
e5ba5ec8 | 857 | trb->ctrl = DWC3_TRBCTL_ISOCHRONOUS_FIRST; |
6b9018d4 FB |
858 | |
859 | if (speed == USB_SPEED_HIGH) { | |
860 | struct usb_ep *ep = &dep->endpoint; | |
861 | trb->size |= DWC3_TRB_SIZE_PCM1(ep->mult - 1); | |
862 | } | |
863 | } else { | |
e5ba5ec8 | 864 | trb->ctrl = DWC3_TRBCTL_ISOCHRONOUS; |
6b9018d4 | 865 | } |
ca4d44ea FB |
866 | |
867 | /* always enable Interrupt on Missed ISOC */ | |
868 | trb->ctrl |= DWC3_TRB_CTRL_ISP_IMI; | |
c71fc37c FB |
869 | break; |
870 | ||
871 | case USB_ENDPOINT_XFER_BULK: | |
872 | case USB_ENDPOINT_XFER_INT: | |
f6bafc6a | 873 | trb->ctrl = DWC3_TRBCTL_NORMAL; |
c71fc37c FB |
874 | break; |
875 | default: | |
876 | /* | |
877 | * This is only possible with faulty memory because we | |
878 | * checked it already :) | |
879 | */ | |
0a695d4c FB |
880 | dev_WARN(dwc->dev, "Unknown endpoint type %d\n", |
881 | usb_endpoint_type(dep->endpoint.desc)); | |
c71fc37c FB |
882 | } |
883 | ||
ca4d44ea | 884 | /* always enable Continue on Short Packet */ |
c9508c8c | 885 | if (usb_endpoint_dir_out(dep->endpoint.desc)) { |
58f29034 | 886 | trb->ctrl |= DWC3_TRB_CTRL_CSP; |
f3af3651 | 887 | |
e49d3cf4 | 888 | if (short_not_ok) |
c9508c8c FB |
889 | trb->ctrl |= DWC3_TRB_CTRL_ISP_IMI; |
890 | } | |
891 | ||
e49d3cf4 | 892 | if ((!no_interrupt && !chain) || |
2c78c029 | 893 | (dwc3_calc_trbs_left(dep) == 0)) |
c9508c8c | 894 | trb->ctrl |= DWC3_TRB_CTRL_IOC; |
f3af3651 | 895 | |
e5ba5ec8 PA |
896 | if (chain) |
897 | trb->ctrl |= DWC3_TRB_CTRL_CHN; | |
898 | ||
16e78db7 | 899 | if (usb_endpoint_xfer_bulk(dep->endpoint.desc) && dep->stream_capable) |
e49d3cf4 | 900 | trb->ctrl |= DWC3_TRB_CTRL_SID_SOFN(stream_id); |
c71fc37c | 901 | |
f6bafc6a | 902 | trb->ctrl |= DWC3_TRB_CTRL_HWO; |
2c4cbe6e FB |
903 | |
904 | trace_dwc3_prepare_trb(dep, trb); | |
c71fc37c FB |
905 | } |
906 | ||
e49d3cf4 FB |
907 | /** |
908 | * dwc3_prepare_one_trb - setup one TRB from one request | |
909 | * @dep: endpoint for which this request is prepared | |
910 | * @req: dwc3_request pointer | |
911 | * @chain: should this TRB be chained to the next? | |
912 | * @node: only for isochronous endpoints. First TRB needs different type. | |
913 | */ | |
914 | static void dwc3_prepare_one_trb(struct dwc3_ep *dep, | |
915 | struct dwc3_request *req, unsigned chain, unsigned node) | |
916 | { | |
917 | struct dwc3_trb *trb; | |
918 | unsigned length = req->request.length; | |
919 | unsigned stream_id = req->request.stream_id; | |
920 | unsigned short_not_ok = req->request.short_not_ok; | |
921 | unsigned no_interrupt = req->request.no_interrupt; | |
922 | dma_addr_t dma = req->request.dma; | |
923 | ||
924 | trb = &dep->trb_pool[dep->trb_enqueue]; | |
925 | ||
926 | if (!req->trb) { | |
927 | dwc3_gadget_move_started_request(req); | |
928 | req->trb = trb; | |
929 | req->trb_dma = dwc3_trb_dma_offset(dep, trb); | |
930 | dep->queued_requests++; | |
931 | } | |
932 | ||
933 | __dwc3_prepare_one_trb(dep, trb, dma, length, chain, node, | |
934 | stream_id, short_not_ok, no_interrupt); | |
935 | } | |
936 | ||
361572b5 JY |
937 | /** |
938 | * dwc3_ep_prev_trb() - Returns the previous TRB in the ring | |
939 | * @dep: The endpoint with the TRB ring | |
940 | * @index: The index of the current TRB in the ring | |
941 | * | |
942 | * Returns the TRB prior to the one pointed to by the index. If the | |
943 | * index is 0, we will wrap backwards, skip the link TRB, and return | |
944 | * the one just before that. | |
945 | */ | |
946 | static struct dwc3_trb *dwc3_ep_prev_trb(struct dwc3_ep *dep, u8 index) | |
947 | { | |
45438a0c | 948 | u8 tmp = index; |
361572b5 | 949 | |
45438a0c FB |
950 | if (!tmp) |
951 | tmp = DWC3_TRB_NUM - 1; | |
361572b5 | 952 | |
45438a0c | 953 | return &dep->trb_pool[tmp - 1]; |
361572b5 JY |
954 | } |
955 | ||
c4233573 FB |
956 | static u32 dwc3_calc_trbs_left(struct dwc3_ep *dep) |
957 | { | |
958 | struct dwc3_trb *tmp; | |
f2694a93 | 959 | struct dwc3 *dwc = dep->dwc; |
32db3d94 | 960 | u8 trbs_left; |
c4233573 FB |
961 | |
962 | /* | |
963 | * If enqueue & dequeue are equal than it is either full or empty. | |
964 | * | |
965 | * One way to know for sure is if the TRB right before us has HWO bit | |
966 | * set or not. If it has, then we're definitely full and can't fit any | |
967 | * more transfers in our ring. | |
968 | */ | |
969 | if (dep->trb_enqueue == dep->trb_dequeue) { | |
361572b5 | 970 | tmp = dwc3_ep_prev_trb(dep, dep->trb_enqueue); |
f2694a93 JD |
971 | if (dev_WARN_ONCE(dwc->dev, tmp->ctrl & DWC3_TRB_CTRL_HWO, |
972 | "%s No TRBS left\n", dep->name)) | |
361572b5 | 973 | return 0; |
c4233573 FB |
974 | |
975 | return DWC3_TRB_NUM - 1; | |
976 | } | |
977 | ||
9d7aba77 | 978 | trbs_left = dep->trb_dequeue - dep->trb_enqueue; |
3de2685f | 979 | trbs_left &= (DWC3_TRB_NUM - 1); |
32db3d94 | 980 | |
9d7aba77 JY |
981 | if (dep->trb_dequeue < dep->trb_enqueue) |
982 | trbs_left--; | |
983 | ||
32db3d94 | 984 | return trbs_left; |
c4233573 FB |
985 | } |
986 | ||
5ee85d89 | 987 | static void dwc3_prepare_one_trb_sg(struct dwc3_ep *dep, |
7ae7df49 | 988 | struct dwc3_request *req) |
5ee85d89 | 989 | { |
1f512119 | 990 | struct scatterlist *sg = req->sg; |
5ee85d89 | 991 | struct scatterlist *s; |
5ee85d89 FB |
992 | int i; |
993 | ||
1f512119 | 994 | for_each_sg(sg, s, req->num_pending_sgs, i) { |
c6267a51 FB |
995 | unsigned int length = req->request.length; |
996 | unsigned int maxp = usb_endpoint_maxp(dep->endpoint.desc); | |
997 | unsigned int rem = length % maxp; | |
5ee85d89 FB |
998 | unsigned chain = true; |
999 | ||
4bc48c97 | 1000 | if (sg_is_last(s)) |
5ee85d89 FB |
1001 | chain = false; |
1002 | ||
c6267a51 FB |
1003 | if (rem && usb_endpoint_dir_out(dep->endpoint.desc) && !chain) { |
1004 | struct dwc3 *dwc = dep->dwc; | |
1005 | struct dwc3_trb *trb; | |
1006 | ||
1007 | req->unaligned = true; | |
1008 | ||
1009 | /* prepare normal TRB */ | |
1010 | dwc3_prepare_one_trb(dep, req, true, i); | |
1011 | ||
1012 | /* Now prepare one extra TRB to align transfer size */ | |
1013 | trb = &dep->trb_pool[dep->trb_enqueue]; | |
1014 | __dwc3_prepare_one_trb(dep, trb, dwc->bounce_addr, | |
1015 | maxp - rem, false, 0, | |
1016 | req->request.stream_id, | |
1017 | req->request.short_not_ok, | |
1018 | req->request.no_interrupt); | |
1019 | } else { | |
1020 | dwc3_prepare_one_trb(dep, req, chain, i); | |
1021 | } | |
5ee85d89 | 1022 | |
7ae7df49 | 1023 | if (!dwc3_calc_trbs_left(dep)) |
5ee85d89 FB |
1024 | break; |
1025 | } | |
1026 | } | |
1027 | ||
1028 | static void dwc3_prepare_one_trb_linear(struct dwc3_ep *dep, | |
7ae7df49 | 1029 | struct dwc3_request *req) |
5ee85d89 | 1030 | { |
c6267a51 FB |
1031 | unsigned int length = req->request.length; |
1032 | unsigned int maxp = usb_endpoint_maxp(dep->endpoint.desc); | |
1033 | unsigned int rem = length % maxp; | |
1034 | ||
1035 | if (rem && usb_endpoint_dir_out(dep->endpoint.desc)) { | |
1036 | struct dwc3 *dwc = dep->dwc; | |
1037 | struct dwc3_trb *trb; | |
1038 | ||
1039 | req->unaligned = true; | |
1040 | ||
1041 | /* prepare normal TRB */ | |
1042 | dwc3_prepare_one_trb(dep, req, true, 0); | |
1043 | ||
1044 | /* Now prepare one extra TRB to align transfer size */ | |
1045 | trb = &dep->trb_pool[dep->trb_enqueue]; | |
1046 | __dwc3_prepare_one_trb(dep, trb, dwc->bounce_addr, maxp - rem, | |
1047 | false, 0, req->request.stream_id, | |
1048 | req->request.short_not_ok, | |
1049 | req->request.no_interrupt); | |
1050 | } else { | |
1051 | dwc3_prepare_one_trb(dep, req, false, 0); | |
1052 | } | |
5ee85d89 FB |
1053 | } |
1054 | ||
72246da4 FB |
1055 | /* |
1056 | * dwc3_prepare_trbs - setup TRBs from requests | |
1057 | * @dep: endpoint for which requests are being prepared | |
72246da4 | 1058 | * |
1d046793 PZ |
1059 | * The function goes through the requests list and sets up TRBs for the |
1060 | * transfers. The function returns once there are no more TRBs available or | |
1061 | * it runs out of requests. | |
72246da4 | 1062 | */ |
c4233573 | 1063 | static void dwc3_prepare_trbs(struct dwc3_ep *dep) |
72246da4 | 1064 | { |
68e823e2 | 1065 | struct dwc3_request *req, *n; |
72246da4 FB |
1066 | |
1067 | BUILD_BUG_ON_NOT_POWER_OF_2(DWC3_TRB_NUM); | |
1068 | ||
7ae7df49 | 1069 | if (!dwc3_calc_trbs_left(dep)) |
89bc856e | 1070 | return; |
72246da4 | 1071 | |
d86c5a67 FB |
1072 | /* |
1073 | * We can get in a situation where there's a request in the started list | |
1074 | * but there weren't enough TRBs to fully kick it in the first time | |
1075 | * around, so it has been waiting for more TRBs to be freed up. | |
1076 | * | |
1077 | * In that case, we should check if we have a request with pending_sgs | |
1078 | * in the started list and prepare TRBs for that request first, | |
1079 | * otherwise we will prepare TRBs completely out of order and that will | |
1080 | * break things. | |
1081 | */ | |
1082 | list_for_each_entry(req, &dep->started_list, list) { | |
1083 | if (req->num_pending_sgs > 0) | |
1084 | dwc3_prepare_one_trb_sg(dep, req); | |
1085 | ||
1086 | if (!dwc3_calc_trbs_left(dep)) | |
1087 | return; | |
1088 | } | |
1089 | ||
aa3342c8 | 1090 | list_for_each_entry_safe(req, n, &dep->pending_list, list) { |
1f512119 | 1091 | if (req->num_pending_sgs > 0) |
7ae7df49 | 1092 | dwc3_prepare_one_trb_sg(dep, req); |
5ee85d89 | 1093 | else |
7ae7df49 | 1094 | dwc3_prepare_one_trb_linear(dep, req); |
72246da4 | 1095 | |
7ae7df49 | 1096 | if (!dwc3_calc_trbs_left(dep)) |
5ee85d89 | 1097 | return; |
72246da4 | 1098 | } |
72246da4 FB |
1099 | } |
1100 | ||
4fae2e3e | 1101 | static int __dwc3_gadget_kick_transfer(struct dwc3_ep *dep, u16 cmd_param) |
72246da4 FB |
1102 | { |
1103 | struct dwc3_gadget_ep_cmd_params params; | |
1104 | struct dwc3_request *req; | |
4fae2e3e | 1105 | int starting; |
72246da4 FB |
1106 | int ret; |
1107 | u32 cmd; | |
1108 | ||
4fae2e3e | 1109 | starting = !(dep->flags & DWC3_EP_BUSY); |
72246da4 | 1110 | |
4fae2e3e FB |
1111 | dwc3_prepare_trbs(dep); |
1112 | req = next_request(&dep->started_list); | |
72246da4 FB |
1113 | if (!req) { |
1114 | dep->flags |= DWC3_EP_PENDING_REQUEST; | |
1115 | return 0; | |
1116 | } | |
1117 | ||
1118 | memset(¶ms, 0, sizeof(params)); | |
72246da4 | 1119 | |
4fae2e3e | 1120 | if (starting) { |
1877d6c9 PA |
1121 | params.param0 = upper_32_bits(req->trb_dma); |
1122 | params.param1 = lower_32_bits(req->trb_dma); | |
b6b1c6db FB |
1123 | cmd = DWC3_DEPCMD_STARTTRANSFER | |
1124 | DWC3_DEPCMD_PARAM(cmd_param); | |
1877d6c9 | 1125 | } else { |
b6b1c6db FB |
1126 | cmd = DWC3_DEPCMD_UPDATETRANSFER | |
1127 | DWC3_DEPCMD_PARAM(dep->resource_index); | |
1877d6c9 | 1128 | } |
72246da4 | 1129 | |
2cd4718d | 1130 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
72246da4 | 1131 | if (ret < 0) { |
72246da4 FB |
1132 | /* |
1133 | * FIXME we need to iterate over the list of requests | |
1134 | * here and stop, unmap, free and del each of the linked | |
1d046793 | 1135 | * requests instead of what we do now. |
72246da4 | 1136 | */ |
ce3fc8b3 JD |
1137 | if (req->trb) |
1138 | memset(req->trb, 0, sizeof(struct dwc3_trb)); | |
8ab89da4 | 1139 | dep->queued_requests--; |
15b8d933 | 1140 | dwc3_gadget_giveback(dep, req, ret); |
72246da4 FB |
1141 | return ret; |
1142 | } | |
1143 | ||
1144 | dep->flags |= DWC3_EP_BUSY; | |
25b8ff68 | 1145 | |
4fae2e3e | 1146 | if (starting) { |
2eb88016 | 1147 | dep->resource_index = dwc3_gadget_ep_get_transfer_index(dep); |
b4996a86 | 1148 | WARN_ON_ONCE(!dep->resource_index); |
f898ae09 | 1149 | } |
25b8ff68 | 1150 | |
72246da4 FB |
1151 | return 0; |
1152 | } | |
1153 | ||
6cb2e4e3 FB |
1154 | static int __dwc3_gadget_get_frame(struct dwc3 *dwc) |
1155 | { | |
1156 | u32 reg; | |
1157 | ||
1158 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
1159 | return DWC3_DSTS_SOFFN(reg); | |
1160 | } | |
1161 | ||
d6d6ec7b PA |
1162 | static void __dwc3_gadget_start_isoc(struct dwc3 *dwc, |
1163 | struct dwc3_ep *dep, u32 cur_uf) | |
1164 | { | |
1165 | u32 uf; | |
1166 | ||
aa3342c8 | 1167 | if (list_empty(&dep->pending_list)) { |
5eb30ced | 1168 | dev_info(dwc->dev, "%s: ran out of requests\n", |
73815280 | 1169 | dep->name); |
f4a53c55 | 1170 | dep->flags |= DWC3_EP_PENDING_REQUEST; |
d6d6ec7b PA |
1171 | return; |
1172 | } | |
1173 | ||
1174 | /* 4 micro frames in the future */ | |
1175 | uf = cur_uf + dep->interval * 4; | |
1176 | ||
4fae2e3e | 1177 | __dwc3_gadget_kick_transfer(dep, uf); |
d6d6ec7b PA |
1178 | } |
1179 | ||
1180 | static void dwc3_gadget_start_isoc(struct dwc3 *dwc, | |
1181 | struct dwc3_ep *dep, const struct dwc3_event_depevt *event) | |
1182 | { | |
1183 | u32 cur_uf, mask; | |
1184 | ||
1185 | mask = ~(dep->interval - 1); | |
1186 | cur_uf = event->parameters & mask; | |
1187 | ||
1188 | __dwc3_gadget_start_isoc(dwc, dep, cur_uf); | |
1189 | } | |
1190 | ||
72246da4 FB |
1191 | static int __dwc3_gadget_ep_queue(struct dwc3_ep *dep, struct dwc3_request *req) |
1192 | { | |
0fc9a1be FB |
1193 | struct dwc3 *dwc = dep->dwc; |
1194 | int ret; | |
1195 | ||
bb423984 | 1196 | if (!dep->endpoint.desc) { |
5eb30ced FB |
1197 | dev_err(dwc->dev, "%s: can't queue to disabled endpoint\n", |
1198 | dep->name); | |
bb423984 FB |
1199 | return -ESHUTDOWN; |
1200 | } | |
1201 | ||
1202 | if (WARN(req->dep != dep, "request %p belongs to '%s'\n", | |
1203 | &req->request, req->dep->name)) { | |
5eb30ced FB |
1204 | dev_err(dwc->dev, "%s: request %p belongs to '%s'\n", |
1205 | dep->name, &req->request, req->dep->name); | |
bb423984 FB |
1206 | return -EINVAL; |
1207 | } | |
1208 | ||
fc8bb91b FB |
1209 | pm_runtime_get(dwc->dev); |
1210 | ||
72246da4 FB |
1211 | req->request.actual = 0; |
1212 | req->request.status = -EINPROGRESS; | |
1213 | req->direction = dep->direction; | |
1214 | req->epnum = dep->number; | |
1215 | ||
fe84f522 FB |
1216 | trace_dwc3_ep_queue(req); |
1217 | ||
d64ff406 AB |
1218 | ret = usb_gadget_map_request_by_dev(dwc->sysdev, &req->request, |
1219 | dep->direction); | |
0fc9a1be FB |
1220 | if (ret) |
1221 | return ret; | |
1222 | ||
1f512119 FB |
1223 | req->sg = req->request.sg; |
1224 | req->num_pending_sgs = req->request.num_mapped_sgs; | |
89185916 | 1225 | |
aa3342c8 | 1226 | list_add_tail(&req->list, &dep->pending_list); |
72246da4 | 1227 | |
d889c23c FB |
1228 | /* |
1229 | * NOTICE: Isochronous endpoints should NEVER be prestarted. We must | |
1230 | * wait for a XferNotReady event so we will know what's the current | |
1231 | * (micro-)frame number. | |
1232 | * | |
1233 | * Without this trick, we are very, very likely gonna get Bus Expiry | |
1234 | * errors which will force us issue EndTransfer command. | |
1235 | */ | |
1236 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { | |
6cb2e4e3 FB |
1237 | if ((dep->flags & DWC3_EP_PENDING_REQUEST)) { |
1238 | if (dep->flags & DWC3_EP_TRANSFER_STARTED) { | |
1239 | dwc3_stop_active_transfer(dwc, dep->number, true); | |
1240 | dep->flags = DWC3_EP_ENABLED; | |
1241 | } else { | |
1242 | u32 cur_uf; | |
1243 | ||
1244 | cur_uf = __dwc3_gadget_get_frame(dwc); | |
1245 | __dwc3_gadget_start_isoc(dwc, dep, cur_uf); | |
87aba106 | 1246 | dep->flags &= ~DWC3_EP_PENDING_REQUEST; |
6cb2e4e3 | 1247 | } |
08a36b54 FB |
1248 | } |
1249 | return 0; | |
a0925324 | 1250 | } |
72246da4 | 1251 | |
594e121f FB |
1252 | if (!dwc3_calc_trbs_left(dep)) |
1253 | return 0; | |
b997ada5 | 1254 | |
08a36b54 | 1255 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
a8f32817 FB |
1256 | if (ret == -EBUSY) |
1257 | ret = 0; | |
1258 | ||
1259 | return ret; | |
72246da4 FB |
1260 | } |
1261 | ||
04c03d10 FB |
1262 | static void __dwc3_gadget_ep_zlp_complete(struct usb_ep *ep, |
1263 | struct usb_request *request) | |
1264 | { | |
1265 | dwc3_gadget_ep_free_request(ep, request); | |
1266 | } | |
1267 | ||
1268 | static int __dwc3_gadget_ep_queue_zlp(struct dwc3 *dwc, struct dwc3_ep *dep) | |
1269 | { | |
1270 | struct dwc3_request *req; | |
1271 | struct usb_request *request; | |
1272 | struct usb_ep *ep = &dep->endpoint; | |
1273 | ||
04c03d10 FB |
1274 | request = dwc3_gadget_ep_alloc_request(ep, GFP_ATOMIC); |
1275 | if (!request) | |
1276 | return -ENOMEM; | |
1277 | ||
1278 | request->length = 0; | |
1279 | request->buf = dwc->zlp_buf; | |
1280 | request->complete = __dwc3_gadget_ep_zlp_complete; | |
1281 | ||
1282 | req = to_dwc3_request(request); | |
1283 | ||
1284 | return __dwc3_gadget_ep_queue(dep, req); | |
1285 | } | |
1286 | ||
72246da4 FB |
1287 | static int dwc3_gadget_ep_queue(struct usb_ep *ep, struct usb_request *request, |
1288 | gfp_t gfp_flags) | |
1289 | { | |
1290 | struct dwc3_request *req = to_dwc3_request(request); | |
1291 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1292 | struct dwc3 *dwc = dep->dwc; | |
1293 | ||
1294 | unsigned long flags; | |
1295 | ||
1296 | int ret; | |
1297 | ||
fdee4eba | 1298 | spin_lock_irqsave(&dwc->lock, flags); |
72246da4 | 1299 | ret = __dwc3_gadget_ep_queue(dep, req); |
04c03d10 FB |
1300 | |
1301 | /* | |
1302 | * Okay, here's the thing, if gadget driver has requested for a ZLP by | |
1303 | * setting request->zero, instead of doing magic, we will just queue an | |
1304 | * extra usb_request ourselves so that it gets handled the same way as | |
1305 | * any other request. | |
1306 | */ | |
d9261898 JY |
1307 | if (ret == 0 && request->zero && request->length && |
1308 | (request->length % ep->maxpacket == 0)) | |
04c03d10 FB |
1309 | ret = __dwc3_gadget_ep_queue_zlp(dwc, dep); |
1310 | ||
72246da4 FB |
1311 | spin_unlock_irqrestore(&dwc->lock, flags); |
1312 | ||
1313 | return ret; | |
1314 | } | |
1315 | ||
1316 | static int dwc3_gadget_ep_dequeue(struct usb_ep *ep, | |
1317 | struct usb_request *request) | |
1318 | { | |
1319 | struct dwc3_request *req = to_dwc3_request(request); | |
1320 | struct dwc3_request *r = NULL; | |
1321 | ||
1322 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1323 | struct dwc3 *dwc = dep->dwc; | |
1324 | ||
1325 | unsigned long flags; | |
1326 | int ret = 0; | |
1327 | ||
2c4cbe6e FB |
1328 | trace_dwc3_ep_dequeue(req); |
1329 | ||
72246da4 FB |
1330 | spin_lock_irqsave(&dwc->lock, flags); |
1331 | ||
aa3342c8 | 1332 | list_for_each_entry(r, &dep->pending_list, list) { |
72246da4 FB |
1333 | if (r == req) |
1334 | break; | |
1335 | } | |
1336 | ||
1337 | if (r != req) { | |
aa3342c8 | 1338 | list_for_each_entry(r, &dep->started_list, list) { |
72246da4 FB |
1339 | if (r == req) |
1340 | break; | |
1341 | } | |
1342 | if (r == req) { | |
1343 | /* wait until it is processed */ | |
b992e681 | 1344 | dwc3_stop_active_transfer(dwc, dep->number, true); |
cf3113d8 FB |
1345 | |
1346 | /* | |
1347 | * If request was already started, this means we had to | |
1348 | * stop the transfer. With that we also need to ignore | |
1349 | * all TRBs used by the request, however TRBs can only | |
1350 | * be modified after completion of END_TRANSFER | |
1351 | * command. So what we do here is that we wait for | |
1352 | * END_TRANSFER completion and only after that, we jump | |
1353 | * over TRBs by clearing HWO and incrementing dequeue | |
1354 | * pointer. | |
1355 | * | |
1356 | * Note that we have 2 possible types of transfers here: | |
1357 | * | |
1358 | * i) Linear buffer request | |
1359 | * ii) SG-list based request | |
1360 | * | |
1361 | * SG-list based requests will have r->num_pending_sgs | |
1362 | * set to a valid number (> 0). Linear requests, | |
1363 | * normally use a single TRB. | |
1364 | * | |
1365 | * For each of these two cases, if r->unaligned flag is | |
1366 | * set, one extra TRB has been used to align transfer | |
1367 | * size to wMaxPacketSize. | |
1368 | * | |
1369 | * All of these cases need to be taken into | |
1370 | * consideration so we don't mess up our TRB ring | |
1371 | * pointers. | |
1372 | */ | |
1373 | wait_event_lock_irq(dep->wait_end_transfer, | |
1374 | !(dep->flags & DWC3_EP_END_TRANSFER_PENDING), | |
1375 | dwc->lock); | |
1376 | ||
1377 | if (!r->trb) | |
1378 | goto out1; | |
1379 | ||
1380 | if (r->num_pending_sgs) { | |
1381 | struct dwc3_trb *trb; | |
1382 | int i = 0; | |
1383 | ||
1384 | for (i = 0; i < r->num_pending_sgs; i++) { | |
1385 | trb = r->trb + i; | |
1386 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
1387 | dwc3_ep_inc_deq(dep); | |
1388 | } | |
1389 | ||
1390 | if (r->unaligned) { | |
1391 | trb = r->trb + r->num_pending_sgs + 1; | |
1392 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
1393 | dwc3_ep_inc_deq(dep); | |
1394 | } | |
1395 | } else { | |
1396 | struct dwc3_trb *trb = r->trb; | |
1397 | ||
1398 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
1399 | dwc3_ep_inc_deq(dep); | |
1400 | ||
1401 | if (r->unaligned) { | |
1402 | trb = r->trb + 1; | |
1403 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
1404 | dwc3_ep_inc_deq(dep); | |
1405 | } | |
1406 | } | |
e8d4e8be | 1407 | goto out1; |
72246da4 FB |
1408 | } |
1409 | dev_err(dwc->dev, "request %p was not queued to %s\n", | |
1410 | request, ep->name); | |
1411 | ret = -EINVAL; | |
1412 | goto out0; | |
1413 | } | |
1414 | ||
e8d4e8be | 1415 | out1: |
72246da4 | 1416 | /* giveback the request */ |
cf3113d8 | 1417 | dep->queued_requests--; |
72246da4 FB |
1418 | dwc3_gadget_giveback(dep, req, -ECONNRESET); |
1419 | ||
1420 | out0: | |
1421 | spin_unlock_irqrestore(&dwc->lock, flags); | |
1422 | ||
1423 | return ret; | |
1424 | } | |
1425 | ||
7a608559 | 1426 | int __dwc3_gadget_ep_set_halt(struct dwc3_ep *dep, int value, int protocol) |
72246da4 FB |
1427 | { |
1428 | struct dwc3_gadget_ep_cmd_params params; | |
1429 | struct dwc3 *dwc = dep->dwc; | |
1430 | int ret; | |
1431 | ||
5ad02fb8 FB |
1432 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
1433 | dev_err(dwc->dev, "%s is of Isochronous type\n", dep->name); | |
1434 | return -EINVAL; | |
1435 | } | |
1436 | ||
72246da4 FB |
1437 | memset(¶ms, 0x00, sizeof(params)); |
1438 | ||
1439 | if (value) { | |
69450c4d FB |
1440 | struct dwc3_trb *trb; |
1441 | ||
1442 | unsigned transfer_in_flight; | |
1443 | unsigned started; | |
1444 | ||
ffb80fc6 FB |
1445 | if (dep->flags & DWC3_EP_STALL) |
1446 | return 0; | |
1447 | ||
69450c4d FB |
1448 | if (dep->number > 1) |
1449 | trb = dwc3_ep_prev_trb(dep, dep->trb_enqueue); | |
1450 | else | |
1451 | trb = &dwc->ep0_trb[dep->trb_enqueue]; | |
1452 | ||
1453 | transfer_in_flight = trb->ctrl & DWC3_TRB_CTRL_HWO; | |
1454 | started = !list_empty(&dep->started_list); | |
1455 | ||
1456 | if (!protocol && ((dep->direction && transfer_in_flight) || | |
1457 | (!dep->direction && started))) { | |
7a608559 FB |
1458 | return -EAGAIN; |
1459 | } | |
1460 | ||
2cd4718d FB |
1461 | ret = dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETSTALL, |
1462 | ¶ms); | |
72246da4 | 1463 | if (ret) |
3f89204b | 1464 | dev_err(dwc->dev, "failed to set STALL on %s\n", |
72246da4 FB |
1465 | dep->name); |
1466 | else | |
1467 | dep->flags |= DWC3_EP_STALL; | |
1468 | } else { | |
ffb80fc6 FB |
1469 | if (!(dep->flags & DWC3_EP_STALL)) |
1470 | return 0; | |
2cd4718d | 1471 | |
50c763f8 | 1472 | ret = dwc3_send_clear_stall_ep_cmd(dep); |
72246da4 | 1473 | if (ret) |
3f89204b | 1474 | dev_err(dwc->dev, "failed to clear STALL on %s\n", |
72246da4 FB |
1475 | dep->name); |
1476 | else | |
a535d81c | 1477 | dep->flags &= ~(DWC3_EP_STALL | DWC3_EP_WEDGE); |
72246da4 | 1478 | } |
5275455a | 1479 | |
72246da4 FB |
1480 | return ret; |
1481 | } | |
1482 | ||
1483 | static int dwc3_gadget_ep_set_halt(struct usb_ep *ep, int value) | |
1484 | { | |
1485 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1486 | struct dwc3 *dwc = dep->dwc; | |
1487 | ||
1488 | unsigned long flags; | |
1489 | ||
1490 | int ret; | |
1491 | ||
1492 | spin_lock_irqsave(&dwc->lock, flags); | |
7a608559 | 1493 | ret = __dwc3_gadget_ep_set_halt(dep, value, false); |
72246da4 FB |
1494 | spin_unlock_irqrestore(&dwc->lock, flags); |
1495 | ||
1496 | return ret; | |
1497 | } | |
1498 | ||
1499 | static int dwc3_gadget_ep_set_wedge(struct usb_ep *ep) | |
1500 | { | |
1501 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
249a4569 PZ |
1502 | struct dwc3 *dwc = dep->dwc; |
1503 | unsigned long flags; | |
95aa4e8d | 1504 | int ret; |
72246da4 | 1505 | |
249a4569 | 1506 | spin_lock_irqsave(&dwc->lock, flags); |
72246da4 FB |
1507 | dep->flags |= DWC3_EP_WEDGE; |
1508 | ||
08f0d966 | 1509 | if (dep->number == 0 || dep->number == 1) |
95aa4e8d | 1510 | ret = __dwc3_gadget_ep0_set_halt(ep, 1); |
08f0d966 | 1511 | else |
7a608559 | 1512 | ret = __dwc3_gadget_ep_set_halt(dep, 1, false); |
95aa4e8d FB |
1513 | spin_unlock_irqrestore(&dwc->lock, flags); |
1514 | ||
1515 | return ret; | |
72246da4 FB |
1516 | } |
1517 | ||
1518 | /* -------------------------------------------------------------------------- */ | |
1519 | ||
1520 | static struct usb_endpoint_descriptor dwc3_gadget_ep0_desc = { | |
1521 | .bLength = USB_DT_ENDPOINT_SIZE, | |
1522 | .bDescriptorType = USB_DT_ENDPOINT, | |
1523 | .bmAttributes = USB_ENDPOINT_XFER_CONTROL, | |
1524 | }; | |
1525 | ||
1526 | static const struct usb_ep_ops dwc3_gadget_ep0_ops = { | |
1527 | .enable = dwc3_gadget_ep0_enable, | |
1528 | .disable = dwc3_gadget_ep0_disable, | |
1529 | .alloc_request = dwc3_gadget_ep_alloc_request, | |
1530 | .free_request = dwc3_gadget_ep_free_request, | |
1531 | .queue = dwc3_gadget_ep0_queue, | |
1532 | .dequeue = dwc3_gadget_ep_dequeue, | |
08f0d966 | 1533 | .set_halt = dwc3_gadget_ep0_set_halt, |
72246da4 FB |
1534 | .set_wedge = dwc3_gadget_ep_set_wedge, |
1535 | }; | |
1536 | ||
1537 | static const struct usb_ep_ops dwc3_gadget_ep_ops = { | |
1538 | .enable = dwc3_gadget_ep_enable, | |
1539 | .disable = dwc3_gadget_ep_disable, | |
1540 | .alloc_request = dwc3_gadget_ep_alloc_request, | |
1541 | .free_request = dwc3_gadget_ep_free_request, | |
1542 | .queue = dwc3_gadget_ep_queue, | |
1543 | .dequeue = dwc3_gadget_ep_dequeue, | |
1544 | .set_halt = dwc3_gadget_ep_set_halt, | |
1545 | .set_wedge = dwc3_gadget_ep_set_wedge, | |
1546 | }; | |
1547 | ||
1548 | /* -------------------------------------------------------------------------- */ | |
1549 | ||
1550 | static int dwc3_gadget_get_frame(struct usb_gadget *g) | |
1551 | { | |
1552 | struct dwc3 *dwc = gadget_to_dwc(g); | |
72246da4 | 1553 | |
6cb2e4e3 | 1554 | return __dwc3_gadget_get_frame(dwc); |
72246da4 FB |
1555 | } |
1556 | ||
218ef7b6 | 1557 | static int __dwc3_gadget_wakeup(struct dwc3 *dwc) |
72246da4 | 1558 | { |
d6011f6f | 1559 | int retries; |
72246da4 | 1560 | |
218ef7b6 | 1561 | int ret; |
72246da4 FB |
1562 | u32 reg; |
1563 | ||
72246da4 FB |
1564 | u8 link_state; |
1565 | u8 speed; | |
1566 | ||
72246da4 FB |
1567 | /* |
1568 | * According to the Databook Remote wakeup request should | |
1569 | * be issued only when the device is in early suspend state. | |
1570 | * | |
1571 | * We can check that via USB Link State bits in DSTS register. | |
1572 | */ | |
1573 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
1574 | ||
1575 | speed = reg & DWC3_DSTS_CONNECTSPD; | |
ee5cd41c | 1576 | if ((speed == DWC3_DSTS_SUPERSPEED) || |
5eb30ced | 1577 | (speed == DWC3_DSTS_SUPERSPEED_PLUS)) |
6b742899 | 1578 | return 0; |
72246da4 FB |
1579 | |
1580 | link_state = DWC3_DSTS_USBLNKST(reg); | |
1581 | ||
1582 | switch (link_state) { | |
1583 | case DWC3_LINK_STATE_RX_DET: /* in HS, means Early Suspend */ | |
1584 | case DWC3_LINK_STATE_U3: /* in HS, means SUSPEND */ | |
1585 | break; | |
1586 | default: | |
218ef7b6 | 1587 | return -EINVAL; |
72246da4 FB |
1588 | } |
1589 | ||
8598bde7 FB |
1590 | ret = dwc3_gadget_set_link_state(dwc, DWC3_LINK_STATE_RECOV); |
1591 | if (ret < 0) { | |
1592 | dev_err(dwc->dev, "failed to put link in Recovery\n"); | |
218ef7b6 | 1593 | return ret; |
8598bde7 | 1594 | } |
72246da4 | 1595 | |
802fde98 PZ |
1596 | /* Recent versions do this automatically */ |
1597 | if (dwc->revision < DWC3_REVISION_194A) { | |
1598 | /* write zeroes to Link Change Request */ | |
fcc023c7 | 1599 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
802fde98 PZ |
1600 | reg &= ~DWC3_DCTL_ULSTCHNGREQ_MASK; |
1601 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
1602 | } | |
72246da4 | 1603 | |
1d046793 | 1604 | /* poll until Link State changes to ON */ |
d6011f6f | 1605 | retries = 20000; |
72246da4 | 1606 | |
d6011f6f | 1607 | while (retries--) { |
72246da4 FB |
1608 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); |
1609 | ||
1610 | /* in HS, means ON */ | |
1611 | if (DWC3_DSTS_USBLNKST(reg) == DWC3_LINK_STATE_U0) | |
1612 | break; | |
1613 | } | |
1614 | ||
1615 | if (DWC3_DSTS_USBLNKST(reg) != DWC3_LINK_STATE_U0) { | |
1616 | dev_err(dwc->dev, "failed to send remote wakeup\n"); | |
218ef7b6 | 1617 | return -EINVAL; |
72246da4 FB |
1618 | } |
1619 | ||
218ef7b6 FB |
1620 | return 0; |
1621 | } | |
1622 | ||
1623 | static int dwc3_gadget_wakeup(struct usb_gadget *g) | |
1624 | { | |
1625 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1626 | unsigned long flags; | |
1627 | int ret; | |
1628 | ||
1629 | spin_lock_irqsave(&dwc->lock, flags); | |
1630 | ret = __dwc3_gadget_wakeup(dwc); | |
72246da4 FB |
1631 | spin_unlock_irqrestore(&dwc->lock, flags); |
1632 | ||
1633 | return ret; | |
1634 | } | |
1635 | ||
1636 | static int dwc3_gadget_set_selfpowered(struct usb_gadget *g, | |
1637 | int is_selfpowered) | |
1638 | { | |
1639 | struct dwc3 *dwc = gadget_to_dwc(g); | |
249a4569 | 1640 | unsigned long flags; |
72246da4 | 1641 | |
249a4569 | 1642 | spin_lock_irqsave(&dwc->lock, flags); |
bcdea503 | 1643 | g->is_selfpowered = !!is_selfpowered; |
249a4569 | 1644 | spin_unlock_irqrestore(&dwc->lock, flags); |
72246da4 FB |
1645 | |
1646 | return 0; | |
1647 | } | |
1648 | ||
7b2a0368 | 1649 | static int dwc3_gadget_run_stop(struct dwc3 *dwc, int is_on, int suspend) |
72246da4 FB |
1650 | { |
1651 | u32 reg; | |
61d58242 | 1652 | u32 timeout = 500; |
72246da4 | 1653 | |
fc8bb91b FB |
1654 | if (pm_runtime_suspended(dwc->dev)) |
1655 | return 0; | |
1656 | ||
72246da4 | 1657 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
8db7ed15 | 1658 | if (is_on) { |
802fde98 PZ |
1659 | if (dwc->revision <= DWC3_REVISION_187A) { |
1660 | reg &= ~DWC3_DCTL_TRGTULST_MASK; | |
1661 | reg |= DWC3_DCTL_TRGTULST_RX_DET; | |
1662 | } | |
1663 | ||
1664 | if (dwc->revision >= DWC3_REVISION_194A) | |
1665 | reg &= ~DWC3_DCTL_KEEP_CONNECT; | |
1666 | reg |= DWC3_DCTL_RUN_STOP; | |
7b2a0368 FB |
1667 | |
1668 | if (dwc->has_hibernation) | |
1669 | reg |= DWC3_DCTL_KEEP_CONNECT; | |
1670 | ||
9fcb3bd8 | 1671 | dwc->pullups_connected = true; |
8db7ed15 | 1672 | } else { |
72246da4 | 1673 | reg &= ~DWC3_DCTL_RUN_STOP; |
7b2a0368 FB |
1674 | |
1675 | if (dwc->has_hibernation && !suspend) | |
1676 | reg &= ~DWC3_DCTL_KEEP_CONNECT; | |
1677 | ||
9fcb3bd8 | 1678 | dwc->pullups_connected = false; |
8db7ed15 | 1679 | } |
72246da4 FB |
1680 | |
1681 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
1682 | ||
1683 | do { | |
1684 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
b6d4e16e FB |
1685 | reg &= DWC3_DSTS_DEVCTRLHLT; |
1686 | } while (--timeout && !(!is_on ^ !reg)); | |
f2df679b FB |
1687 | |
1688 | if (!timeout) | |
1689 | return -ETIMEDOUT; | |
72246da4 | 1690 | |
6f17f74b | 1691 | return 0; |
72246da4 FB |
1692 | } |
1693 | ||
1694 | static int dwc3_gadget_pullup(struct usb_gadget *g, int is_on) | |
1695 | { | |
1696 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1697 | unsigned long flags; | |
6f17f74b | 1698 | int ret; |
72246da4 FB |
1699 | |
1700 | is_on = !!is_on; | |
1701 | ||
bb014736 BW |
1702 | /* |
1703 | * Per databook, when we want to stop the gadget, if a control transfer | |
1704 | * is still in process, complete it and get the core into setup phase. | |
1705 | */ | |
1706 | if (!is_on && dwc->ep0state != EP0_SETUP_PHASE) { | |
1707 | reinit_completion(&dwc->ep0_in_setup); | |
1708 | ||
1709 | ret = wait_for_completion_timeout(&dwc->ep0_in_setup, | |
1710 | msecs_to_jiffies(DWC3_PULL_UP_TIMEOUT)); | |
1711 | if (ret == 0) { | |
1712 | dev_err(dwc->dev, "timed out waiting for SETUP phase\n"); | |
1713 | return -ETIMEDOUT; | |
1714 | } | |
1715 | } | |
1716 | ||
72246da4 | 1717 | spin_lock_irqsave(&dwc->lock, flags); |
7b2a0368 | 1718 | ret = dwc3_gadget_run_stop(dwc, is_on, false); |
72246da4 FB |
1719 | spin_unlock_irqrestore(&dwc->lock, flags); |
1720 | ||
6f17f74b | 1721 | return ret; |
72246da4 FB |
1722 | } |
1723 | ||
8698e2ac FB |
1724 | static void dwc3_gadget_enable_irq(struct dwc3 *dwc) |
1725 | { | |
1726 | u32 reg; | |
1727 | ||
1728 | /* Enable all but Start and End of Frame IRQs */ | |
1729 | reg = (DWC3_DEVTEN_VNDRDEVTSTRCVEDEN | | |
1730 | DWC3_DEVTEN_EVNTOVERFLOWEN | | |
1731 | DWC3_DEVTEN_CMDCMPLTEN | | |
1732 | DWC3_DEVTEN_ERRTICERREN | | |
1733 | DWC3_DEVTEN_WKUPEVTEN | | |
8698e2ac FB |
1734 | DWC3_DEVTEN_CONNECTDONEEN | |
1735 | DWC3_DEVTEN_USBRSTEN | | |
1736 | DWC3_DEVTEN_DISCONNEVTEN); | |
1737 | ||
799e9dc8 FB |
1738 | if (dwc->revision < DWC3_REVISION_250A) |
1739 | reg |= DWC3_DEVTEN_ULSTCNGEN; | |
1740 | ||
8698e2ac FB |
1741 | dwc3_writel(dwc->regs, DWC3_DEVTEN, reg); |
1742 | } | |
1743 | ||
1744 | static void dwc3_gadget_disable_irq(struct dwc3 *dwc) | |
1745 | { | |
1746 | /* mask all interrupts */ | |
1747 | dwc3_writel(dwc->regs, DWC3_DEVTEN, 0x00); | |
1748 | } | |
1749 | ||
1750 | static irqreturn_t dwc3_interrupt(int irq, void *_dwc); | |
b15a762f | 1751 | static irqreturn_t dwc3_thread_interrupt(int irq, void *_dwc); |
8698e2ac | 1752 | |
4e99472b FB |
1753 | /** |
1754 | * dwc3_gadget_setup_nump - Calculate and initialize NUMP field of DCFG | |
1755 | * dwc: pointer to our context structure | |
1756 | * | |
1757 | * The following looks like complex but it's actually very simple. In order to | |
1758 | * calculate the number of packets we can burst at once on OUT transfers, we're | |
1759 | * gonna use RxFIFO size. | |
1760 | * | |
1761 | * To calculate RxFIFO size we need two numbers: | |
1762 | * MDWIDTH = size, in bits, of the internal memory bus | |
1763 | * RAM2_DEPTH = depth, in MDWIDTH, of internal RAM2 (where RxFIFO sits) | |
1764 | * | |
1765 | * Given these two numbers, the formula is simple: | |
1766 | * | |
1767 | * RxFIFO Size = (RAM2_DEPTH * MDWIDTH / 8) - 24 - 16; | |
1768 | * | |
1769 | * 24 bytes is for 3x SETUP packets | |
1770 | * 16 bytes is a clock domain crossing tolerance | |
1771 | * | |
1772 | * Given RxFIFO Size, NUMP = RxFIFOSize / 1024; | |
1773 | */ | |
1774 | static void dwc3_gadget_setup_nump(struct dwc3 *dwc) | |
1775 | { | |
1776 | u32 ram2_depth; | |
1777 | u32 mdwidth; | |
1778 | u32 nump; | |
1779 | u32 reg; | |
1780 | ||
1781 | ram2_depth = DWC3_GHWPARAMS7_RAM2_DEPTH(dwc->hwparams.hwparams7); | |
1782 | mdwidth = DWC3_GHWPARAMS0_MDWIDTH(dwc->hwparams.hwparams0); | |
1783 | ||
1784 | nump = ((ram2_depth * mdwidth / 8) - 24 - 16) / 1024; | |
1785 | nump = min_t(u32, nump, 16); | |
1786 | ||
1787 | /* update NumP */ | |
1788 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); | |
1789 | reg &= ~DWC3_DCFG_NUMP_MASK; | |
1790 | reg |= nump << DWC3_DCFG_NUMP_SHIFT; | |
1791 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
1792 | } | |
1793 | ||
d7be2952 | 1794 | static int __dwc3_gadget_start(struct dwc3 *dwc) |
72246da4 | 1795 | { |
72246da4 | 1796 | struct dwc3_ep *dep; |
72246da4 FB |
1797 | int ret = 0; |
1798 | u32 reg; | |
1799 | ||
cf40b86b JY |
1800 | /* |
1801 | * Use IMOD if enabled via dwc->imod_interval. Otherwise, if | |
1802 | * the core supports IMOD, disable it. | |
1803 | */ | |
1804 | if (dwc->imod_interval) { | |
1805 | dwc3_writel(dwc->regs, DWC3_DEV_IMOD(0), dwc->imod_interval); | |
1806 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(0), DWC3_GEVNTCOUNT_EHB); | |
1807 | } else if (dwc3_has_imod(dwc)) { | |
1808 | dwc3_writel(dwc->regs, DWC3_DEV_IMOD(0), 0); | |
1809 | } | |
1810 | ||
72246da4 FB |
1811 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); |
1812 | reg &= ~(DWC3_DCFG_SPEED_MASK); | |
07e7f47b FB |
1813 | |
1814 | /** | |
1815 | * WORKAROUND: DWC3 revision < 2.20a have an issue | |
1816 | * which would cause metastability state on Run/Stop | |
1817 | * bit if we try to force the IP to USB2-only mode. | |
1818 | * | |
1819 | * Because of that, we cannot configure the IP to any | |
1820 | * speed other than the SuperSpeed | |
1821 | * | |
1822 | * Refers to: | |
1823 | * | |
1824 | * STAR#9000525659: Clock Domain Crossing on DCTL in | |
1825 | * USB 2.0 Mode | |
1826 | */ | |
f7e846f0 | 1827 | if (dwc->revision < DWC3_REVISION_220A) { |
07e7f47b | 1828 | reg |= DWC3_DCFG_SUPERSPEED; |
f7e846f0 FB |
1829 | } else { |
1830 | switch (dwc->maximum_speed) { | |
1831 | case USB_SPEED_LOW: | |
2da9ad76 | 1832 | reg |= DWC3_DCFG_LOWSPEED; |
f7e846f0 FB |
1833 | break; |
1834 | case USB_SPEED_FULL: | |
9418ee15 | 1835 | reg |= DWC3_DCFG_FULLSPEED; |
f7e846f0 FB |
1836 | break; |
1837 | case USB_SPEED_HIGH: | |
2da9ad76 | 1838 | reg |= DWC3_DCFG_HIGHSPEED; |
f7e846f0 | 1839 | break; |
7580862b | 1840 | case USB_SPEED_SUPER_PLUS: |
2da9ad76 | 1841 | reg |= DWC3_DCFG_SUPERSPEED_PLUS; |
7580862b | 1842 | break; |
f7e846f0 | 1843 | default: |
77966eb8 JY |
1844 | dev_err(dwc->dev, "invalid dwc->maximum_speed (%d)\n", |
1845 | dwc->maximum_speed); | |
1846 | /* fall through */ | |
1847 | case USB_SPEED_SUPER: | |
1848 | reg |= DWC3_DCFG_SUPERSPEED; | |
1849 | break; | |
f7e846f0 FB |
1850 | } |
1851 | } | |
72246da4 FB |
1852 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); |
1853 | ||
2a58f9c1 FB |
1854 | /* |
1855 | * We are telling dwc3 that we want to use DCFG.NUMP as ACK TP's NUMP | |
1856 | * field instead of letting dwc3 itself calculate that automatically. | |
1857 | * | |
1858 | * This way, we maximize the chances that we'll be able to get several | |
1859 | * bursts of data without going through any sort of endpoint throttling. | |
1860 | */ | |
1861 | reg = dwc3_readl(dwc->regs, DWC3_GRXTHRCFG); | |
1862 | reg &= ~DWC3_GRXTHRCFG_PKTCNTSEL; | |
1863 | dwc3_writel(dwc->regs, DWC3_GRXTHRCFG, reg); | |
1864 | ||
4e99472b FB |
1865 | dwc3_gadget_setup_nump(dwc); |
1866 | ||
72246da4 FB |
1867 | /* Start with SuperSpeed Default */ |
1868 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); | |
1869 | ||
1870 | dep = dwc->eps[0]; | |
39ebb05c | 1871 | ret = __dwc3_gadget_ep_enable(dep, false, false); |
72246da4 FB |
1872 | if (ret) { |
1873 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
d7be2952 | 1874 | goto err0; |
72246da4 FB |
1875 | } |
1876 | ||
1877 | dep = dwc->eps[1]; | |
39ebb05c | 1878 | ret = __dwc3_gadget_ep_enable(dep, false, false); |
72246da4 FB |
1879 | if (ret) { |
1880 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
d7be2952 | 1881 | goto err1; |
72246da4 FB |
1882 | } |
1883 | ||
1884 | /* begin to receive SETUP packets */ | |
c7fcdeb2 | 1885 | dwc->ep0state = EP0_SETUP_PHASE; |
72246da4 FB |
1886 | dwc3_ep0_out_start(dwc); |
1887 | ||
8698e2ac FB |
1888 | dwc3_gadget_enable_irq(dwc); |
1889 | ||
72246da4 FB |
1890 | return 0; |
1891 | ||
b0d7ffd4 | 1892 | err1: |
d7be2952 | 1893 | __dwc3_gadget_ep_disable(dwc->eps[0]); |
b0d7ffd4 FB |
1894 | |
1895 | err0: | |
72246da4 FB |
1896 | return ret; |
1897 | } | |
1898 | ||
d7be2952 FB |
1899 | static int dwc3_gadget_start(struct usb_gadget *g, |
1900 | struct usb_gadget_driver *driver) | |
72246da4 FB |
1901 | { |
1902 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1903 | unsigned long flags; | |
d7be2952 | 1904 | int ret = 0; |
8698e2ac | 1905 | int irq; |
72246da4 | 1906 | |
9522def4 | 1907 | irq = dwc->irq_gadget; |
d7be2952 FB |
1908 | ret = request_threaded_irq(irq, dwc3_interrupt, dwc3_thread_interrupt, |
1909 | IRQF_SHARED, "dwc3", dwc->ev_buf); | |
1910 | if (ret) { | |
1911 | dev_err(dwc->dev, "failed to request irq #%d --> %d\n", | |
1912 | irq, ret); | |
1913 | goto err0; | |
1914 | } | |
1915 | ||
72246da4 | 1916 | spin_lock_irqsave(&dwc->lock, flags); |
d7be2952 FB |
1917 | if (dwc->gadget_driver) { |
1918 | dev_err(dwc->dev, "%s is already bound to %s\n", | |
1919 | dwc->gadget.name, | |
1920 | dwc->gadget_driver->driver.name); | |
1921 | ret = -EBUSY; | |
1922 | goto err1; | |
1923 | } | |
1924 | ||
1925 | dwc->gadget_driver = driver; | |
1926 | ||
fc8bb91b FB |
1927 | if (pm_runtime_active(dwc->dev)) |
1928 | __dwc3_gadget_start(dwc); | |
1929 | ||
d7be2952 FB |
1930 | spin_unlock_irqrestore(&dwc->lock, flags); |
1931 | ||
1932 | return 0; | |
1933 | ||
1934 | err1: | |
1935 | spin_unlock_irqrestore(&dwc->lock, flags); | |
1936 | free_irq(irq, dwc); | |
1937 | ||
1938 | err0: | |
1939 | return ret; | |
1940 | } | |
72246da4 | 1941 | |
d7be2952 FB |
1942 | static void __dwc3_gadget_stop(struct dwc3 *dwc) |
1943 | { | |
8698e2ac | 1944 | dwc3_gadget_disable_irq(dwc); |
72246da4 FB |
1945 | __dwc3_gadget_ep_disable(dwc->eps[0]); |
1946 | __dwc3_gadget_ep_disable(dwc->eps[1]); | |
d7be2952 | 1947 | } |
72246da4 | 1948 | |
d7be2952 FB |
1949 | static int dwc3_gadget_stop(struct usb_gadget *g) |
1950 | { | |
1951 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1952 | unsigned long flags; | |
76a638f8 | 1953 | int epnum; |
72246da4 | 1954 | |
d7be2952 | 1955 | spin_lock_irqsave(&dwc->lock, flags); |
76a638f8 BW |
1956 | |
1957 | if (pm_runtime_suspended(dwc->dev)) | |
1958 | goto out; | |
1959 | ||
d7be2952 | 1960 | __dwc3_gadget_stop(dwc); |
76a638f8 BW |
1961 | |
1962 | for (epnum = 2; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
1963 | struct dwc3_ep *dep = dwc->eps[epnum]; | |
1964 | ||
1965 | if (!dep) | |
1966 | continue; | |
1967 | ||
1968 | if (!(dep->flags & DWC3_EP_END_TRANSFER_PENDING)) | |
1969 | continue; | |
1970 | ||
1971 | wait_event_lock_irq(dep->wait_end_transfer, | |
1972 | !(dep->flags & DWC3_EP_END_TRANSFER_PENDING), | |
1973 | dwc->lock); | |
1974 | } | |
1975 | ||
1976 | out: | |
d7be2952 | 1977 | dwc->gadget_driver = NULL; |
72246da4 FB |
1978 | spin_unlock_irqrestore(&dwc->lock, flags); |
1979 | ||
3f308d17 | 1980 | free_irq(dwc->irq_gadget, dwc->ev_buf); |
b0d7ffd4 | 1981 | |
72246da4 FB |
1982 | return 0; |
1983 | } | |
802fde98 | 1984 | |
72246da4 FB |
1985 | static const struct usb_gadget_ops dwc3_gadget_ops = { |
1986 | .get_frame = dwc3_gadget_get_frame, | |
1987 | .wakeup = dwc3_gadget_wakeup, | |
1988 | .set_selfpowered = dwc3_gadget_set_selfpowered, | |
1989 | .pullup = dwc3_gadget_pullup, | |
1990 | .udc_start = dwc3_gadget_start, | |
1991 | .udc_stop = dwc3_gadget_stop, | |
1992 | }; | |
1993 | ||
1994 | /* -------------------------------------------------------------------------- */ | |
1995 | ||
6a1e3ef4 FB |
1996 | static int dwc3_gadget_init_hw_endpoints(struct dwc3 *dwc, |
1997 | u8 num, u32 direction) | |
72246da4 FB |
1998 | { |
1999 | struct dwc3_ep *dep; | |
6a1e3ef4 | 2000 | u8 i; |
72246da4 | 2001 | |
6a1e3ef4 | 2002 | for (i = 0; i < num; i++) { |
d07fa665 | 2003 | u8 epnum = (i << 1) | (direction ? 1 : 0); |
72246da4 | 2004 | |
72246da4 | 2005 | dep = kzalloc(sizeof(*dep), GFP_KERNEL); |
734d5a53 | 2006 | if (!dep) |
72246da4 | 2007 | return -ENOMEM; |
72246da4 FB |
2008 | |
2009 | dep->dwc = dwc; | |
2010 | dep->number = epnum; | |
9aa62ae4 | 2011 | dep->direction = !!direction; |
2eb88016 | 2012 | dep->regs = dwc->regs + DWC3_DEP_BASE(epnum); |
72246da4 FB |
2013 | dwc->eps[epnum] = dep; |
2014 | ||
2015 | snprintf(dep->name, sizeof(dep->name), "ep%d%s", epnum >> 1, | |
2016 | (epnum & 1) ? "in" : "out"); | |
6a1e3ef4 | 2017 | |
72246da4 | 2018 | dep->endpoint.name = dep->name; |
39ebb05c JY |
2019 | |
2020 | if (!(dep->number > 1)) { | |
2021 | dep->endpoint.desc = &dwc3_gadget_ep0_desc; | |
2022 | dep->endpoint.comp_desc = NULL; | |
2023 | } | |
2024 | ||
74674cbf | 2025 | spin_lock_init(&dep->lock); |
72246da4 FB |
2026 | |
2027 | if (epnum == 0 || epnum == 1) { | |
e117e742 | 2028 | usb_ep_set_maxpacket_limit(&dep->endpoint, 512); |
6048e4c6 | 2029 | dep->endpoint.maxburst = 1; |
72246da4 FB |
2030 | dep->endpoint.ops = &dwc3_gadget_ep0_ops; |
2031 | if (!epnum) | |
2032 | dwc->gadget.ep0 = &dep->endpoint; | |
28781789 FB |
2033 | } else if (direction) { |
2034 | int mdwidth; | |
2035 | int size; | |
2036 | int ret; | |
2037 | int num; | |
2038 | ||
2039 | mdwidth = DWC3_MDWIDTH(dwc->hwparams.hwparams0); | |
2040 | /* MDWIDTH is represented in bits, we need it in bytes */ | |
2041 | mdwidth /= 8; | |
2042 | ||
2043 | size = dwc3_readl(dwc->regs, DWC3_GTXFIFOSIZ(i)); | |
2044 | size = DWC3_GTXFIFOSIZ_TXFDEF(size); | |
2045 | ||
2046 | /* FIFO Depth is in MDWDITH bytes. Multiply */ | |
2047 | size *= mdwidth; | |
2048 | ||
2049 | num = size / 1024; | |
2050 | if (num == 0) | |
2051 | num = 1; | |
2052 | ||
2053 | /* | |
2054 | * FIFO sizes account an extra MDWIDTH * (num + 1) bytes for | |
2055 | * internal overhead. We don't really know how these are used, | |
2056 | * but documentation say it exists. | |
2057 | */ | |
2058 | size -= mdwidth * (num + 1); | |
2059 | size /= num; | |
2060 | ||
2061 | usb_ep_set_maxpacket_limit(&dep->endpoint, size); | |
2062 | ||
2063 | dep->endpoint.max_streams = 15; | |
2064 | dep->endpoint.ops = &dwc3_gadget_ep_ops; | |
2065 | list_add_tail(&dep->endpoint.ep_list, | |
2066 | &dwc->gadget.ep_list); | |
2067 | ||
2068 | ret = dwc3_alloc_trb_pool(dep); | |
2069 | if (ret) | |
2070 | return ret; | |
72246da4 FB |
2071 | } else { |
2072 | int ret; | |
2073 | ||
e117e742 | 2074 | usb_ep_set_maxpacket_limit(&dep->endpoint, 1024); |
12d36c16 | 2075 | dep->endpoint.max_streams = 15; |
72246da4 FB |
2076 | dep->endpoint.ops = &dwc3_gadget_ep_ops; |
2077 | list_add_tail(&dep->endpoint.ep_list, | |
2078 | &dwc->gadget.ep_list); | |
2079 | ||
2080 | ret = dwc3_alloc_trb_pool(dep); | |
25b8ff68 | 2081 | if (ret) |
72246da4 | 2082 | return ret; |
72246da4 | 2083 | } |
25b8ff68 | 2084 | |
a474d3b7 RB |
2085 | if (epnum == 0 || epnum == 1) { |
2086 | dep->endpoint.caps.type_control = true; | |
2087 | } else { | |
2088 | dep->endpoint.caps.type_iso = true; | |
2089 | dep->endpoint.caps.type_bulk = true; | |
2090 | dep->endpoint.caps.type_int = true; | |
2091 | } | |
2092 | ||
2093 | dep->endpoint.caps.dir_in = !!direction; | |
2094 | dep->endpoint.caps.dir_out = !direction; | |
2095 | ||
aa3342c8 FB |
2096 | INIT_LIST_HEAD(&dep->pending_list); |
2097 | INIT_LIST_HEAD(&dep->started_list); | |
72246da4 FB |
2098 | } |
2099 | ||
2100 | return 0; | |
2101 | } | |
2102 | ||
6a1e3ef4 FB |
2103 | static int dwc3_gadget_init_endpoints(struct dwc3 *dwc) |
2104 | { | |
2105 | int ret; | |
2106 | ||
2107 | INIT_LIST_HEAD(&dwc->gadget.ep_list); | |
2108 | ||
2109 | ret = dwc3_gadget_init_hw_endpoints(dwc, dwc->num_out_eps, 0); | |
2110 | if (ret < 0) { | |
5eb30ced | 2111 | dev_err(dwc->dev, "failed to initialize OUT endpoints\n"); |
6a1e3ef4 FB |
2112 | return ret; |
2113 | } | |
2114 | ||
2115 | ret = dwc3_gadget_init_hw_endpoints(dwc, dwc->num_in_eps, 1); | |
2116 | if (ret < 0) { | |
5eb30ced | 2117 | dev_err(dwc->dev, "failed to initialize IN endpoints\n"); |
6a1e3ef4 FB |
2118 | return ret; |
2119 | } | |
2120 | ||
2121 | return 0; | |
2122 | } | |
2123 | ||
72246da4 FB |
2124 | static void dwc3_gadget_free_endpoints(struct dwc3 *dwc) |
2125 | { | |
2126 | struct dwc3_ep *dep; | |
2127 | u8 epnum; | |
2128 | ||
2129 | for (epnum = 0; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
2130 | dep = dwc->eps[epnum]; | |
6a1e3ef4 FB |
2131 | if (!dep) |
2132 | continue; | |
5bf8fae3 GC |
2133 | /* |
2134 | * Physical endpoints 0 and 1 are special; they form the | |
2135 | * bi-directional USB endpoint 0. | |
2136 | * | |
2137 | * For those two physical endpoints, we don't allocate a TRB | |
2138 | * pool nor do we add them the endpoints list. Due to that, we | |
2139 | * shouldn't do these two operations otherwise we would end up | |
2140 | * with all sorts of bugs when removing dwc3.ko. | |
2141 | */ | |
2142 | if (epnum != 0 && epnum != 1) { | |
2143 | dwc3_free_trb_pool(dep); | |
72246da4 | 2144 | list_del(&dep->endpoint.ep_list); |
5bf8fae3 | 2145 | } |
72246da4 FB |
2146 | |
2147 | kfree(dep); | |
2148 | } | |
2149 | } | |
2150 | ||
72246da4 | 2151 | /* -------------------------------------------------------------------------- */ |
e5caff68 | 2152 | |
e5ba5ec8 PA |
2153 | static int __dwc3_cleanup_done_trbs(struct dwc3 *dwc, struct dwc3_ep *dep, |
2154 | struct dwc3_request *req, struct dwc3_trb *trb, | |
e5b36ae2 FB |
2155 | const struct dwc3_event_depevt *event, int status, |
2156 | int chain) | |
72246da4 | 2157 | { |
72246da4 FB |
2158 | unsigned int count; |
2159 | unsigned int s_pkt = 0; | |
d6d6ec7b | 2160 | unsigned int trb_status; |
72246da4 | 2161 | |
dc55c67e | 2162 | dwc3_ep_inc_deq(dep); |
a9c3ca5f FB |
2163 | |
2164 | if (req->trb == trb) | |
2165 | dep->queued_requests--; | |
2166 | ||
2c4cbe6e FB |
2167 | trace_dwc3_complete_trb(dep, trb); |
2168 | ||
e5b36ae2 FB |
2169 | /* |
2170 | * If we're in the middle of series of chained TRBs and we | |
2171 | * receive a short transfer along the way, DWC3 will skip | |
2172 | * through all TRBs including the last TRB in the chain (the | |
2173 | * where CHN bit is zero. DWC3 will also avoid clearing HWO | |
2174 | * bit and SW has to do it manually. | |
2175 | * | |
2176 | * We're going to do that here to avoid problems of HW trying | |
2177 | * to use bogus TRBs for transfers. | |
2178 | */ | |
2179 | if (chain && (trb->ctrl & DWC3_TRB_CTRL_HWO)) | |
2180 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
2181 | ||
c6267a51 FB |
2182 | /* |
2183 | * If we're dealing with unaligned size OUT transfer, we will be left | |
2184 | * with one TRB pending in the ring. We need to manually clear HWO bit | |
2185 | * from that TRB. | |
2186 | */ | |
2187 | if (req->unaligned && (trb->ctrl & DWC3_TRB_CTRL_HWO)) { | |
2188 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
2189 | return 1; | |
2190 | } | |
2191 | ||
e5ba5ec8 | 2192 | if ((trb->ctrl & DWC3_TRB_CTRL_HWO) && status != -ESHUTDOWN) |
a0ad85ae | 2193 | return 1; |
e5b36ae2 | 2194 | |
e5ba5ec8 | 2195 | count = trb->size & DWC3_TRB_SIZE_MASK; |
e62c5bc5 | 2196 | req->remaining += count; |
e5ba5ec8 PA |
2197 | |
2198 | if (dep->direction) { | |
2199 | if (count) { | |
2200 | trb_status = DWC3_TRB_SIZE_TRBSTS(trb->size); | |
2201 | if (trb_status == DWC3_TRBSTS_MISSED_ISOC) { | |
e5ba5ec8 PA |
2202 | /* |
2203 | * If missed isoc occurred and there is | |
2204 | * no request queued then issue END | |
2205 | * TRANSFER, so that core generates | |
2206 | * next xfernotready and we will issue | |
2207 | * a fresh START TRANSFER. | |
2208 | * If there are still queued request | |
2209 | * then wait, do not issue either END | |
2210 | * or UPDATE TRANSFER, just attach next | |
aa3342c8 | 2211 | * request in pending_list during |
e5ba5ec8 PA |
2212 | * giveback.If any future queued request |
2213 | * is successfully transferred then we | |
2214 | * will issue UPDATE TRANSFER for all | |
aa3342c8 | 2215 | * request in the pending_list. |
e5ba5ec8 PA |
2216 | */ |
2217 | dep->flags |= DWC3_EP_MISSED_ISOC; | |
2218 | } else { | |
2219 | dev_err(dwc->dev, "incomplete IN transfer %s\n", | |
2220 | dep->name); | |
2221 | status = -ECONNRESET; | |
2222 | } | |
2223 | } else { | |
2224 | dep->flags &= ~DWC3_EP_MISSED_ISOC; | |
2225 | } | |
2226 | } else { | |
2227 | if (count && (event->status & DEPEVT_STATUS_SHORT)) | |
2228 | s_pkt = 1; | |
2229 | } | |
2230 | ||
7c705dfe | 2231 | if (s_pkt && !chain) |
e5ba5ec8 | 2232 | return 1; |
f99f53f2 | 2233 | |
e5ba5ec8 PA |
2234 | if ((event->status & DEPEVT_STATUS_IOC) && |
2235 | (trb->ctrl & DWC3_TRB_CTRL_IOC)) | |
2236 | return 1; | |
f99f53f2 | 2237 | |
e5ba5ec8 PA |
2238 | return 0; |
2239 | } | |
2240 | ||
2241 | static int dwc3_cleanup_done_reqs(struct dwc3 *dwc, struct dwc3_ep *dep, | |
2242 | const struct dwc3_event_depevt *event, int status) | |
2243 | { | |
31162af4 | 2244 | struct dwc3_request *req, *n; |
e5ba5ec8 | 2245 | struct dwc3_trb *trb; |
d6e10bf2 | 2246 | bool ioc = false; |
e62c5bc5 | 2247 | int ret = 0; |
e5ba5ec8 | 2248 | |
31162af4 | 2249 | list_for_each_entry_safe(req, n, &dep->started_list, list) { |
1f512119 | 2250 | unsigned length; |
e5b36ae2 FB |
2251 | int chain; |
2252 | ||
1f512119 FB |
2253 | length = req->request.length; |
2254 | chain = req->num_pending_sgs > 0; | |
31162af4 | 2255 | if (chain) { |
1f512119 | 2256 | struct scatterlist *sg = req->sg; |
31162af4 | 2257 | struct scatterlist *s; |
1f512119 | 2258 | unsigned int pending = req->num_pending_sgs; |
31162af4 | 2259 | unsigned int i; |
c7de5734 | 2260 | |
1f512119 | 2261 | for_each_sg(sg, s, pending, i) { |
31162af4 | 2262 | trb = &dep->trb_pool[dep->trb_dequeue]; |
31162af4 | 2263 | |
7282c4ef FB |
2264 | if (trb->ctrl & DWC3_TRB_CTRL_HWO) |
2265 | break; | |
2266 | ||
1f512119 FB |
2267 | req->sg = sg_next(s); |
2268 | req->num_pending_sgs--; | |
2269 | ||
31162af4 FB |
2270 | ret = __dwc3_cleanup_done_trbs(dwc, dep, req, trb, |
2271 | event, status, chain); | |
1f512119 FB |
2272 | if (ret) |
2273 | break; | |
31162af4 FB |
2274 | } |
2275 | } else { | |
737f1ae2 | 2276 | trb = &dep->trb_pool[dep->trb_dequeue]; |
d115d705 | 2277 | ret = __dwc3_cleanup_done_trbs(dwc, dep, req, trb, |
e5b36ae2 | 2278 | event, status, chain); |
31162af4 | 2279 | } |
d115d705 | 2280 | |
c6267a51 FB |
2281 | if (req->unaligned) { |
2282 | trb = &dep->trb_pool[dep->trb_dequeue]; | |
2283 | ret = __dwc3_cleanup_done_trbs(dwc, dep, req, trb, | |
2284 | event, status, false); | |
2285 | req->unaligned = false; | |
2286 | } | |
2287 | ||
e62c5bc5 | 2288 | req->request.actual = length - req->remaining; |
1f512119 | 2289 | |
ff377ae4 | 2290 | if ((req->request.actual < length) && req->num_pending_sgs) |
1f512119 FB |
2291 | return __dwc3_gadget_kick_transfer(dep, 0); |
2292 | ||
d115d705 | 2293 | dwc3_gadget_giveback(dep, req, status); |
e5ba5ec8 | 2294 | |
d6e10bf2 AB |
2295 | if (ret) { |
2296 | if ((event->status & DEPEVT_STATUS_IOC) && | |
2297 | (trb->ctrl & DWC3_TRB_CTRL_IOC)) | |
2298 | ioc = true; | |
72246da4 | 2299 | break; |
d6e10bf2 | 2300 | } |
31162af4 | 2301 | } |
72246da4 | 2302 | |
4cb42217 FB |
2303 | /* |
2304 | * Our endpoint might get disabled by another thread during | |
2305 | * dwc3_gadget_giveback(). If that happens, we're just gonna return 1 | |
2306 | * early on so DWC3_EP_BUSY flag gets cleared | |
2307 | */ | |
2308 | if (!dep->endpoint.desc) | |
2309 | return 1; | |
2310 | ||
cdc359dd | 2311 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc) && |
aa3342c8 FB |
2312 | list_empty(&dep->started_list)) { |
2313 | if (list_empty(&dep->pending_list)) { | |
cdc359dd PA |
2314 | /* |
2315 | * If there is no entry in request list then do | |
2316 | * not issue END TRANSFER now. Just set PENDING | |
2317 | * flag, so that END TRANSFER is issued when an | |
2318 | * entry is added into request list. | |
2319 | */ | |
2320 | dep->flags = DWC3_EP_PENDING_REQUEST; | |
2321 | } else { | |
b992e681 | 2322 | dwc3_stop_active_transfer(dwc, dep->number, true); |
cdc359dd PA |
2323 | dep->flags = DWC3_EP_ENABLED; |
2324 | } | |
7efea86c PA |
2325 | return 1; |
2326 | } | |
2327 | ||
d6e10bf2 AB |
2328 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc) && ioc) |
2329 | return 0; | |
2330 | ||
72246da4 FB |
2331 | return 1; |
2332 | } | |
2333 | ||
2334 | static void dwc3_endpoint_transfer_complete(struct dwc3 *dwc, | |
029d97ff | 2335 | struct dwc3_ep *dep, const struct dwc3_event_depevt *event) |
72246da4 FB |
2336 | { |
2337 | unsigned status = 0; | |
2338 | int clean_busy; | |
e18b7975 FB |
2339 | u32 is_xfer_complete; |
2340 | ||
2341 | is_xfer_complete = (event->endpoint_event == DWC3_DEPEVT_XFERCOMPLETE); | |
72246da4 FB |
2342 | |
2343 | if (event->status & DEPEVT_STATUS_BUSERR) | |
2344 | status = -ECONNRESET; | |
2345 | ||
1d046793 | 2346 | clean_busy = dwc3_cleanup_done_reqs(dwc, dep, event, status); |
4cb42217 | 2347 | if (clean_busy && (!dep->endpoint.desc || is_xfer_complete || |
e18b7975 | 2348 | usb_endpoint_xfer_isoc(dep->endpoint.desc))) |
72246da4 | 2349 | dep->flags &= ~DWC3_EP_BUSY; |
fae2b904 FB |
2350 | |
2351 | /* | |
2352 | * WORKAROUND: This is the 2nd half of U1/U2 -> U0 workaround. | |
2353 | * See dwc3_gadget_linksts_change_interrupt() for 1st half. | |
2354 | */ | |
2355 | if (dwc->revision < DWC3_REVISION_183A) { | |
2356 | u32 reg; | |
2357 | int i; | |
2358 | ||
2359 | for (i = 0; i < DWC3_ENDPOINTS_NUM; i++) { | |
348e026f | 2360 | dep = dwc->eps[i]; |
fae2b904 FB |
2361 | |
2362 | if (!(dep->flags & DWC3_EP_ENABLED)) | |
2363 | continue; | |
2364 | ||
aa3342c8 | 2365 | if (!list_empty(&dep->started_list)) |
fae2b904 FB |
2366 | return; |
2367 | } | |
2368 | ||
2369 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2370 | reg |= dwc->u1u2; | |
2371 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2372 | ||
2373 | dwc->u1u2 = 0; | |
2374 | } | |
8a1a9c9e | 2375 | |
4cb42217 FB |
2376 | /* |
2377 | * Our endpoint might get disabled by another thread during | |
2378 | * dwc3_gadget_giveback(). If that happens, we're just gonna return 1 | |
2379 | * early on so DWC3_EP_BUSY flag gets cleared | |
2380 | */ | |
2381 | if (!dep->endpoint.desc) | |
2382 | return; | |
2383 | ||
e6e709b7 | 2384 | if (!usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
8a1a9c9e FB |
2385 | int ret; |
2386 | ||
4fae2e3e | 2387 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
8a1a9c9e FB |
2388 | if (!ret || ret == -EBUSY) |
2389 | return; | |
2390 | } | |
72246da4 FB |
2391 | } |
2392 | ||
72246da4 FB |
2393 | static void dwc3_endpoint_interrupt(struct dwc3 *dwc, |
2394 | const struct dwc3_event_depevt *event) | |
2395 | { | |
2396 | struct dwc3_ep *dep; | |
2397 | u8 epnum = event->endpoint_number; | |
76a638f8 | 2398 | u8 cmd; |
72246da4 FB |
2399 | |
2400 | dep = dwc->eps[epnum]; | |
2401 | ||
d7fd41c6 JD |
2402 | if (!(dep->flags & DWC3_EP_ENABLED)) { |
2403 | if (!(dep->flags & DWC3_EP_END_TRANSFER_PENDING)) | |
2404 | return; | |
2405 | ||
2406 | /* Handle only EPCMDCMPLT when EP disabled */ | |
2407 | if (event->endpoint_event != DWC3_DEPEVT_EPCMDCMPLT) | |
2408 | return; | |
2409 | } | |
3336abb5 | 2410 | |
72246da4 FB |
2411 | if (epnum == 0 || epnum == 1) { |
2412 | dwc3_ep0_interrupt(dwc, event); | |
2413 | return; | |
2414 | } | |
2415 | ||
2416 | switch (event->endpoint_event) { | |
2417 | case DWC3_DEPEVT_XFERCOMPLETE: | |
b4996a86 | 2418 | dep->resource_index = 0; |
c2df85ca | 2419 | |
16e78db7 | 2420 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
8566cd1a | 2421 | dev_err(dwc->dev, "XferComplete for Isochronous endpoint\n"); |
72246da4 FB |
2422 | return; |
2423 | } | |
2424 | ||
029d97ff | 2425 | dwc3_endpoint_transfer_complete(dwc, dep, event); |
72246da4 FB |
2426 | break; |
2427 | case DWC3_DEPEVT_XFERINPROGRESS: | |
029d97ff | 2428 | dwc3_endpoint_transfer_complete(dwc, dep, event); |
72246da4 FB |
2429 | break; |
2430 | case DWC3_DEPEVT_XFERNOTREADY: | |
16e78db7 | 2431 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
72246da4 FB |
2432 | dwc3_gadget_start_isoc(dwc, dep, event); |
2433 | } else { | |
2434 | int ret; | |
2435 | ||
4fae2e3e | 2436 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
72246da4 FB |
2437 | if (!ret || ret == -EBUSY) |
2438 | return; | |
72246da4 FB |
2439 | } |
2440 | ||
879631aa FB |
2441 | break; |
2442 | case DWC3_DEPEVT_STREAMEVT: | |
16e78db7 | 2443 | if (!usb_endpoint_xfer_bulk(dep->endpoint.desc)) { |
879631aa FB |
2444 | dev_err(dwc->dev, "Stream event for non-Bulk %s\n", |
2445 | dep->name); | |
2446 | return; | |
2447 | } | |
72246da4 | 2448 | break; |
72246da4 | 2449 | case DWC3_DEPEVT_EPCMDCMPLT: |
76a638f8 BW |
2450 | cmd = DEPEVT_PARAMETER_CMD(event->parameters); |
2451 | ||
2452 | if (cmd == DWC3_DEPCMD_ENDTRANSFER) { | |
2453 | dep->flags &= ~DWC3_EP_END_TRANSFER_PENDING; | |
2454 | wake_up(&dep->wait_end_transfer); | |
2455 | } | |
2456 | break; | |
2457 | case DWC3_DEPEVT_RXTXFIFOEVT: | |
72246da4 FB |
2458 | break; |
2459 | } | |
2460 | } | |
2461 | ||
2462 | static void dwc3_disconnect_gadget(struct dwc3 *dwc) | |
2463 | { | |
2464 | if (dwc->gadget_driver && dwc->gadget_driver->disconnect) { | |
2465 | spin_unlock(&dwc->lock); | |
2466 | dwc->gadget_driver->disconnect(&dwc->gadget); | |
2467 | spin_lock(&dwc->lock); | |
2468 | } | |
2469 | } | |
2470 | ||
bc5ba2e0 FB |
2471 | static void dwc3_suspend_gadget(struct dwc3 *dwc) |
2472 | { | |
73a30bfc | 2473 | if (dwc->gadget_driver && dwc->gadget_driver->suspend) { |
bc5ba2e0 FB |
2474 | spin_unlock(&dwc->lock); |
2475 | dwc->gadget_driver->suspend(&dwc->gadget); | |
2476 | spin_lock(&dwc->lock); | |
2477 | } | |
2478 | } | |
2479 | ||
2480 | static void dwc3_resume_gadget(struct dwc3 *dwc) | |
2481 | { | |
73a30bfc | 2482 | if (dwc->gadget_driver && dwc->gadget_driver->resume) { |
bc5ba2e0 FB |
2483 | spin_unlock(&dwc->lock); |
2484 | dwc->gadget_driver->resume(&dwc->gadget); | |
5c7b3b02 | 2485 | spin_lock(&dwc->lock); |
8e74475b FB |
2486 | } |
2487 | } | |
2488 | ||
2489 | static void dwc3_reset_gadget(struct dwc3 *dwc) | |
2490 | { | |
2491 | if (!dwc->gadget_driver) | |
2492 | return; | |
2493 | ||
2494 | if (dwc->gadget.speed != USB_SPEED_UNKNOWN) { | |
2495 | spin_unlock(&dwc->lock); | |
2496 | usb_gadget_udc_reset(&dwc->gadget, dwc->gadget_driver); | |
bc5ba2e0 FB |
2497 | spin_lock(&dwc->lock); |
2498 | } | |
2499 | } | |
2500 | ||
b992e681 | 2501 | static void dwc3_stop_active_transfer(struct dwc3 *dwc, u32 epnum, bool force) |
72246da4 FB |
2502 | { |
2503 | struct dwc3_ep *dep; | |
2504 | struct dwc3_gadget_ep_cmd_params params; | |
2505 | u32 cmd; | |
2506 | int ret; | |
2507 | ||
2508 | dep = dwc->eps[epnum]; | |
2509 | ||
76a638f8 BW |
2510 | if ((dep->flags & DWC3_EP_END_TRANSFER_PENDING) || |
2511 | !dep->resource_index) | |
3daf74d7 PA |
2512 | return; |
2513 | ||
57911504 PA |
2514 | /* |
2515 | * NOTICE: We are violating what the Databook says about the | |
2516 | * EndTransfer command. Ideally we would _always_ wait for the | |
2517 | * EndTransfer Command Completion IRQ, but that's causing too | |
2518 | * much trouble synchronizing between us and gadget driver. | |
2519 | * | |
2520 | * We have discussed this with the IP Provider and it was | |
2521 | * suggested to giveback all requests here, but give HW some | |
2522 | * extra time to synchronize with the interconnect. We're using | |
dc93b41a | 2523 | * an arbitrary 100us delay for that. |
57911504 PA |
2524 | * |
2525 | * Note also that a similar handling was tested by Synopsys | |
2526 | * (thanks a lot Paul) and nothing bad has come out of it. | |
2527 | * In short, what we're doing is: | |
2528 | * | |
2529 | * - Issue EndTransfer WITH CMDIOC bit set | |
2530 | * - Wait 100us | |
06281d46 JY |
2531 | * |
2532 | * As of IP version 3.10a of the DWC_usb3 IP, the controller | |
2533 | * supports a mode to work around the above limitation. The | |
2534 | * software can poll the CMDACT bit in the DEPCMD register | |
2535 | * after issuing a EndTransfer command. This mode is enabled | |
2536 | * by writing GUCTL2[14]. This polling is already done in the | |
2537 | * dwc3_send_gadget_ep_cmd() function so if the mode is | |
2538 | * enabled, the EndTransfer command will have completed upon | |
2539 | * returning from this function and we don't need to delay for | |
2540 | * 100us. | |
2541 | * | |
2542 | * This mode is NOT available on the DWC_usb31 IP. | |
57911504 PA |
2543 | */ |
2544 | ||
3daf74d7 | 2545 | cmd = DWC3_DEPCMD_ENDTRANSFER; |
b992e681 PZ |
2546 | cmd |= force ? DWC3_DEPCMD_HIPRI_FORCERM : 0; |
2547 | cmd |= DWC3_DEPCMD_CMDIOC; | |
b4996a86 | 2548 | cmd |= DWC3_DEPCMD_PARAM(dep->resource_index); |
3daf74d7 | 2549 | memset(¶ms, 0, sizeof(params)); |
2cd4718d | 2550 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
3daf74d7 | 2551 | WARN_ON_ONCE(ret); |
b4996a86 | 2552 | dep->resource_index = 0; |
041d81f4 | 2553 | dep->flags &= ~DWC3_EP_BUSY; |
06281d46 | 2554 | |
76a638f8 BW |
2555 | if (dwc3_is_usb31(dwc) || dwc->revision < DWC3_REVISION_310A) { |
2556 | dep->flags |= DWC3_EP_END_TRANSFER_PENDING; | |
06281d46 | 2557 | udelay(100); |
76a638f8 | 2558 | } |
72246da4 FB |
2559 | } |
2560 | ||
72246da4 FB |
2561 | static void dwc3_clear_stall_all_ep(struct dwc3 *dwc) |
2562 | { | |
2563 | u32 epnum; | |
2564 | ||
2565 | for (epnum = 1; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
2566 | struct dwc3_ep *dep; | |
72246da4 FB |
2567 | int ret; |
2568 | ||
2569 | dep = dwc->eps[epnum]; | |
6a1e3ef4 FB |
2570 | if (!dep) |
2571 | continue; | |
72246da4 FB |
2572 | |
2573 | if (!(dep->flags & DWC3_EP_STALL)) | |
2574 | continue; | |
2575 | ||
2576 | dep->flags &= ~DWC3_EP_STALL; | |
2577 | ||
50c763f8 | 2578 | ret = dwc3_send_clear_stall_ep_cmd(dep); |
72246da4 FB |
2579 | WARN_ON_ONCE(ret); |
2580 | } | |
2581 | } | |
2582 | ||
2583 | static void dwc3_gadget_disconnect_interrupt(struct dwc3 *dwc) | |
2584 | { | |
c4430a26 FB |
2585 | int reg; |
2586 | ||
72246da4 FB |
2587 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
2588 | reg &= ~DWC3_DCTL_INITU1ENA; | |
2589 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2590 | ||
2591 | reg &= ~DWC3_DCTL_INITU2ENA; | |
2592 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
72246da4 | 2593 | |
72246da4 FB |
2594 | dwc3_disconnect_gadget(dwc); |
2595 | ||
2596 | dwc->gadget.speed = USB_SPEED_UNKNOWN; | |
df62df56 | 2597 | dwc->setup_packet_pending = false; |
06a374ed | 2598 | usb_gadget_set_state(&dwc->gadget, USB_STATE_NOTATTACHED); |
fc8bb91b FB |
2599 | |
2600 | dwc->connected = false; | |
72246da4 FB |
2601 | } |
2602 | ||
72246da4 FB |
2603 | static void dwc3_gadget_reset_interrupt(struct dwc3 *dwc) |
2604 | { | |
2605 | u32 reg; | |
2606 | ||
fc8bb91b FB |
2607 | dwc->connected = true; |
2608 | ||
df62df56 FB |
2609 | /* |
2610 | * WORKAROUND: DWC3 revisions <1.88a have an issue which | |
2611 | * would cause a missing Disconnect Event if there's a | |
2612 | * pending Setup Packet in the FIFO. | |
2613 | * | |
2614 | * There's no suggested workaround on the official Bug | |
2615 | * report, which states that "unless the driver/application | |
2616 | * is doing any special handling of a disconnect event, | |
2617 | * there is no functional issue". | |
2618 | * | |
2619 | * Unfortunately, it turns out that we _do_ some special | |
2620 | * handling of a disconnect event, namely complete all | |
2621 | * pending transfers, notify gadget driver of the | |
2622 | * disconnection, and so on. | |
2623 | * | |
2624 | * Our suggested workaround is to follow the Disconnect | |
2625 | * Event steps here, instead, based on a setup_packet_pending | |
b5d335e5 FB |
2626 | * flag. Such flag gets set whenever we have a SETUP_PENDING |
2627 | * status for EP0 TRBs and gets cleared on XferComplete for the | |
df62df56 FB |
2628 | * same endpoint. |
2629 | * | |
2630 | * Refers to: | |
2631 | * | |
2632 | * STAR#9000466709: RTL: Device : Disconnect event not | |
2633 | * generated if setup packet pending in FIFO | |
2634 | */ | |
2635 | if (dwc->revision < DWC3_REVISION_188A) { | |
2636 | if (dwc->setup_packet_pending) | |
2637 | dwc3_gadget_disconnect_interrupt(dwc); | |
2638 | } | |
2639 | ||
8e74475b | 2640 | dwc3_reset_gadget(dwc); |
72246da4 FB |
2641 | |
2642 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2643 | reg &= ~DWC3_DCTL_TSTCTRL_MASK; | |
2644 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
3b637367 | 2645 | dwc->test_mode = false; |
72246da4 FB |
2646 | dwc3_clear_stall_all_ep(dwc); |
2647 | ||
2648 | /* Reset device address to zero */ | |
2649 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); | |
2650 | reg &= ~(DWC3_DCFG_DEVADDR_MASK); | |
2651 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
72246da4 FB |
2652 | } |
2653 | ||
72246da4 FB |
2654 | static void dwc3_gadget_conndone_interrupt(struct dwc3 *dwc) |
2655 | { | |
72246da4 FB |
2656 | struct dwc3_ep *dep; |
2657 | int ret; | |
2658 | u32 reg; | |
2659 | u8 speed; | |
2660 | ||
72246da4 FB |
2661 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); |
2662 | speed = reg & DWC3_DSTS_CONNECTSPD; | |
2663 | dwc->speed = speed; | |
2664 | ||
5fb6fdaf JY |
2665 | /* |
2666 | * RAMClkSel is reset to 0 after USB reset, so it must be reprogrammed | |
2667 | * each time on Connect Done. | |
2668 | * | |
2669 | * Currently we always use the reset value. If any platform | |
2670 | * wants to set this to a different value, we need to add a | |
2671 | * setting and update GCTL.RAMCLKSEL here. | |
2672 | */ | |
72246da4 FB |
2673 | |
2674 | switch (speed) { | |
2da9ad76 | 2675 | case DWC3_DSTS_SUPERSPEED_PLUS: |
7580862b JY |
2676 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); |
2677 | dwc->gadget.ep0->maxpacket = 512; | |
2678 | dwc->gadget.speed = USB_SPEED_SUPER_PLUS; | |
2679 | break; | |
2da9ad76 | 2680 | case DWC3_DSTS_SUPERSPEED: |
05870c5b FB |
2681 | /* |
2682 | * WORKAROUND: DWC3 revisions <1.90a have an issue which | |
2683 | * would cause a missing USB3 Reset event. | |
2684 | * | |
2685 | * In such situations, we should force a USB3 Reset | |
2686 | * event by calling our dwc3_gadget_reset_interrupt() | |
2687 | * routine. | |
2688 | * | |
2689 | * Refers to: | |
2690 | * | |
2691 | * STAR#9000483510: RTL: SS : USB3 reset event may | |
2692 | * not be generated always when the link enters poll | |
2693 | */ | |
2694 | if (dwc->revision < DWC3_REVISION_190A) | |
2695 | dwc3_gadget_reset_interrupt(dwc); | |
2696 | ||
72246da4 FB |
2697 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); |
2698 | dwc->gadget.ep0->maxpacket = 512; | |
2699 | dwc->gadget.speed = USB_SPEED_SUPER; | |
2700 | break; | |
2da9ad76 | 2701 | case DWC3_DSTS_HIGHSPEED: |
72246da4 FB |
2702 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(64); |
2703 | dwc->gadget.ep0->maxpacket = 64; | |
2704 | dwc->gadget.speed = USB_SPEED_HIGH; | |
2705 | break; | |
9418ee15 | 2706 | case DWC3_DSTS_FULLSPEED: |
72246da4 FB |
2707 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(64); |
2708 | dwc->gadget.ep0->maxpacket = 64; | |
2709 | dwc->gadget.speed = USB_SPEED_FULL; | |
2710 | break; | |
2da9ad76 | 2711 | case DWC3_DSTS_LOWSPEED: |
72246da4 FB |
2712 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(8); |
2713 | dwc->gadget.ep0->maxpacket = 8; | |
2714 | dwc->gadget.speed = USB_SPEED_LOW; | |
2715 | break; | |
2716 | } | |
2717 | ||
2b758350 PA |
2718 | /* Enable USB2 LPM Capability */ |
2719 | ||
ee5cd41c | 2720 | if ((dwc->revision > DWC3_REVISION_194A) && |
2da9ad76 JY |
2721 | (speed != DWC3_DSTS_SUPERSPEED) && |
2722 | (speed != DWC3_DSTS_SUPERSPEED_PLUS)) { | |
2b758350 PA |
2723 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); |
2724 | reg |= DWC3_DCFG_LPM_CAP; | |
2725 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
2726 | ||
2727 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2728 | reg &= ~(DWC3_DCTL_HIRD_THRES_MASK | DWC3_DCTL_L1_HIBER_EN); | |
2729 | ||
460d098c | 2730 | reg |= DWC3_DCTL_HIRD_THRES(dwc->hird_threshold); |
2b758350 | 2731 | |
80caf7d2 HR |
2732 | /* |
2733 | * When dwc3 revisions >= 2.40a, LPM Erratum is enabled and | |
2734 | * DCFG.LPMCap is set, core responses with an ACK and the | |
2735 | * BESL value in the LPM token is less than or equal to LPM | |
2736 | * NYET threshold. | |
2737 | */ | |
2738 | WARN_ONCE(dwc->revision < DWC3_REVISION_240A | |
2739 | && dwc->has_lpm_erratum, | |
9165dabb | 2740 | "LPM Erratum not available on dwc3 revisions < 2.40a\n"); |
80caf7d2 HR |
2741 | |
2742 | if (dwc->has_lpm_erratum && dwc->revision >= DWC3_REVISION_240A) | |
2743 | reg |= DWC3_DCTL_LPM_ERRATA(dwc->lpm_nyet_threshold); | |
2744 | ||
356363bf FB |
2745 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); |
2746 | } else { | |
2747 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2748 | reg &= ~DWC3_DCTL_HIRD_THRES_MASK; | |
2b758350 PA |
2749 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); |
2750 | } | |
2751 | ||
72246da4 | 2752 | dep = dwc->eps[0]; |
39ebb05c | 2753 | ret = __dwc3_gadget_ep_enable(dep, true, false); |
72246da4 FB |
2754 | if (ret) { |
2755 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
2756 | return; | |
2757 | } | |
2758 | ||
2759 | dep = dwc->eps[1]; | |
39ebb05c | 2760 | ret = __dwc3_gadget_ep_enable(dep, true, false); |
72246da4 FB |
2761 | if (ret) { |
2762 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
2763 | return; | |
2764 | } | |
2765 | ||
2766 | /* | |
2767 | * Configure PHY via GUSB3PIPECTLn if required. | |
2768 | * | |
2769 | * Update GTXFIFOSIZn | |
2770 | * | |
2771 | * In both cases reset values should be sufficient. | |
2772 | */ | |
2773 | } | |
2774 | ||
2775 | static void dwc3_gadget_wakeup_interrupt(struct dwc3 *dwc) | |
2776 | { | |
72246da4 FB |
2777 | /* |
2778 | * TODO take core out of low power mode when that's | |
2779 | * implemented. | |
2780 | */ | |
2781 | ||
ad14d4e0 JL |
2782 | if (dwc->gadget_driver && dwc->gadget_driver->resume) { |
2783 | spin_unlock(&dwc->lock); | |
2784 | dwc->gadget_driver->resume(&dwc->gadget); | |
2785 | spin_lock(&dwc->lock); | |
2786 | } | |
72246da4 FB |
2787 | } |
2788 | ||
2789 | static void dwc3_gadget_linksts_change_interrupt(struct dwc3 *dwc, | |
2790 | unsigned int evtinfo) | |
2791 | { | |
fae2b904 | 2792 | enum dwc3_link_state next = evtinfo & DWC3_LINK_STATE_MASK; |
0b0cc1cd FB |
2793 | unsigned int pwropt; |
2794 | ||
2795 | /* | |
2796 | * WORKAROUND: DWC3 < 2.50a have an issue when configured without | |
2797 | * Hibernation mode enabled which would show up when device detects | |
2798 | * host-initiated U3 exit. | |
2799 | * | |
2800 | * In that case, device will generate a Link State Change Interrupt | |
2801 | * from U3 to RESUME which is only necessary if Hibernation is | |
2802 | * configured in. | |
2803 | * | |
2804 | * There are no functional changes due to such spurious event and we | |
2805 | * just need to ignore it. | |
2806 | * | |
2807 | * Refers to: | |
2808 | * | |
2809 | * STAR#9000570034 RTL: SS Resume event generated in non-Hibernation | |
2810 | * operational mode | |
2811 | */ | |
2812 | pwropt = DWC3_GHWPARAMS1_EN_PWROPT(dwc->hwparams.hwparams1); | |
2813 | if ((dwc->revision < DWC3_REVISION_250A) && | |
2814 | (pwropt != DWC3_GHWPARAMS1_EN_PWROPT_HIB)) { | |
2815 | if ((dwc->link_state == DWC3_LINK_STATE_U3) && | |
2816 | (next == DWC3_LINK_STATE_RESUME)) { | |
0b0cc1cd FB |
2817 | return; |
2818 | } | |
2819 | } | |
fae2b904 FB |
2820 | |
2821 | /* | |
2822 | * WORKAROUND: DWC3 Revisions <1.83a have an issue which, depending | |
2823 | * on the link partner, the USB session might do multiple entry/exit | |
2824 | * of low power states before a transfer takes place. | |
2825 | * | |
2826 | * Due to this problem, we might experience lower throughput. The | |
2827 | * suggested workaround is to disable DCTL[12:9] bits if we're | |
2828 | * transitioning from U1/U2 to U0 and enable those bits again | |
2829 | * after a transfer completes and there are no pending transfers | |
2830 | * on any of the enabled endpoints. | |
2831 | * | |
2832 | * This is the first half of that workaround. | |
2833 | * | |
2834 | * Refers to: | |
2835 | * | |
2836 | * STAR#9000446952: RTL: Device SS : if U1/U2 ->U0 takes >128us | |
2837 | * core send LGO_Ux entering U0 | |
2838 | */ | |
2839 | if (dwc->revision < DWC3_REVISION_183A) { | |
2840 | if (next == DWC3_LINK_STATE_U0) { | |
2841 | u32 u1u2; | |
2842 | u32 reg; | |
2843 | ||
2844 | switch (dwc->link_state) { | |
2845 | case DWC3_LINK_STATE_U1: | |
2846 | case DWC3_LINK_STATE_U2: | |
2847 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2848 | u1u2 = reg & (DWC3_DCTL_INITU2ENA | |
2849 | | DWC3_DCTL_ACCEPTU2ENA | |
2850 | | DWC3_DCTL_INITU1ENA | |
2851 | | DWC3_DCTL_ACCEPTU1ENA); | |
2852 | ||
2853 | if (!dwc->u1u2) | |
2854 | dwc->u1u2 = reg & u1u2; | |
2855 | ||
2856 | reg &= ~u1u2; | |
2857 | ||
2858 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2859 | break; | |
2860 | default: | |
2861 | /* do nothing */ | |
2862 | break; | |
2863 | } | |
2864 | } | |
2865 | } | |
2866 | ||
bc5ba2e0 FB |
2867 | switch (next) { |
2868 | case DWC3_LINK_STATE_U1: | |
2869 | if (dwc->speed == USB_SPEED_SUPER) | |
2870 | dwc3_suspend_gadget(dwc); | |
2871 | break; | |
2872 | case DWC3_LINK_STATE_U2: | |
2873 | case DWC3_LINK_STATE_U3: | |
2874 | dwc3_suspend_gadget(dwc); | |
2875 | break; | |
2876 | case DWC3_LINK_STATE_RESUME: | |
2877 | dwc3_resume_gadget(dwc); | |
2878 | break; | |
2879 | default: | |
2880 | /* do nothing */ | |
2881 | break; | |
2882 | } | |
2883 | ||
e57ebc1d | 2884 | dwc->link_state = next; |
72246da4 FB |
2885 | } |
2886 | ||
72704f87 BW |
2887 | static void dwc3_gadget_suspend_interrupt(struct dwc3 *dwc, |
2888 | unsigned int evtinfo) | |
2889 | { | |
2890 | enum dwc3_link_state next = evtinfo & DWC3_LINK_STATE_MASK; | |
2891 | ||
2892 | if (dwc->link_state != next && next == DWC3_LINK_STATE_U3) | |
2893 | dwc3_suspend_gadget(dwc); | |
2894 | ||
2895 | dwc->link_state = next; | |
2896 | } | |
2897 | ||
e1dadd3b FB |
2898 | static void dwc3_gadget_hibernation_interrupt(struct dwc3 *dwc, |
2899 | unsigned int evtinfo) | |
2900 | { | |
2901 | unsigned int is_ss = evtinfo & BIT(4); | |
2902 | ||
2903 | /** | |
2904 | * WORKAROUND: DWC3 revison 2.20a with hibernation support | |
2905 | * have a known issue which can cause USB CV TD.9.23 to fail | |
2906 | * randomly. | |
2907 | * | |
2908 | * Because of this issue, core could generate bogus hibernation | |
2909 | * events which SW needs to ignore. | |
2910 | * | |
2911 | * Refers to: | |
2912 | * | |
2913 | * STAR#9000546576: Device Mode Hibernation: Issue in USB 2.0 | |
2914 | * Device Fallback from SuperSpeed | |
2915 | */ | |
2916 | if (is_ss ^ (dwc->speed == USB_SPEED_SUPER)) | |
2917 | return; | |
2918 | ||
2919 | /* enter hibernation here */ | |
2920 | } | |
2921 | ||
72246da4 FB |
2922 | static void dwc3_gadget_interrupt(struct dwc3 *dwc, |
2923 | const struct dwc3_event_devt *event) | |
2924 | { | |
2925 | switch (event->type) { | |
2926 | case DWC3_DEVICE_EVENT_DISCONNECT: | |
2927 | dwc3_gadget_disconnect_interrupt(dwc); | |
2928 | break; | |
2929 | case DWC3_DEVICE_EVENT_RESET: | |
2930 | dwc3_gadget_reset_interrupt(dwc); | |
2931 | break; | |
2932 | case DWC3_DEVICE_EVENT_CONNECT_DONE: | |
2933 | dwc3_gadget_conndone_interrupt(dwc); | |
2934 | break; | |
2935 | case DWC3_DEVICE_EVENT_WAKEUP: | |
2936 | dwc3_gadget_wakeup_interrupt(dwc); | |
2937 | break; | |
e1dadd3b FB |
2938 | case DWC3_DEVICE_EVENT_HIBER_REQ: |
2939 | if (dev_WARN_ONCE(dwc->dev, !dwc->has_hibernation, | |
2940 | "unexpected hibernation event\n")) | |
2941 | break; | |
2942 | ||
2943 | dwc3_gadget_hibernation_interrupt(dwc, event->event_info); | |
2944 | break; | |
72246da4 FB |
2945 | case DWC3_DEVICE_EVENT_LINK_STATUS_CHANGE: |
2946 | dwc3_gadget_linksts_change_interrupt(dwc, event->event_info); | |
2947 | break; | |
2948 | case DWC3_DEVICE_EVENT_EOPF: | |
72704f87 | 2949 | /* It changed to be suspend event for version 2.30a and above */ |
5eb30ced | 2950 | if (dwc->revision >= DWC3_REVISION_230A) { |
72704f87 BW |
2951 | /* |
2952 | * Ignore suspend event until the gadget enters into | |
2953 | * USB_STATE_CONFIGURED state. | |
2954 | */ | |
2955 | if (dwc->gadget.state >= USB_STATE_CONFIGURED) | |
2956 | dwc3_gadget_suspend_interrupt(dwc, | |
2957 | event->event_info); | |
2958 | } | |
72246da4 FB |
2959 | break; |
2960 | case DWC3_DEVICE_EVENT_SOF: | |
72246da4 | 2961 | case DWC3_DEVICE_EVENT_ERRATIC_ERROR: |
72246da4 | 2962 | case DWC3_DEVICE_EVENT_CMD_CMPL: |
72246da4 | 2963 | case DWC3_DEVICE_EVENT_OVERFLOW: |
72246da4 FB |
2964 | break; |
2965 | default: | |
e9f2aa87 | 2966 | dev_WARN(dwc->dev, "UNKNOWN IRQ %d\n", event->type); |
72246da4 FB |
2967 | } |
2968 | } | |
2969 | ||
2970 | static void dwc3_process_event_entry(struct dwc3 *dwc, | |
2971 | const union dwc3_event *event) | |
2972 | { | |
43c96be1 | 2973 | trace_dwc3_event(event->raw, dwc); |
2c4cbe6e | 2974 | |
72246da4 FB |
2975 | /* Endpoint IRQ, handle it and return early */ |
2976 | if (event->type.is_devspec == 0) { | |
2977 | /* depevt */ | |
2978 | return dwc3_endpoint_interrupt(dwc, &event->depevt); | |
2979 | } | |
2980 | ||
2981 | switch (event->type.type) { | |
2982 | case DWC3_EVENT_TYPE_DEV: | |
2983 | dwc3_gadget_interrupt(dwc, &event->devt); | |
2984 | break; | |
2985 | /* REVISIT what to do with Carkit and I2C events ? */ | |
2986 | default: | |
2987 | dev_err(dwc->dev, "UNKNOWN IRQ type %d\n", event->raw); | |
2988 | } | |
2989 | } | |
2990 | ||
dea520a4 | 2991 | static irqreturn_t dwc3_process_event_buf(struct dwc3_event_buffer *evt) |
b15a762f | 2992 | { |
dea520a4 | 2993 | struct dwc3 *dwc = evt->dwc; |
b15a762f | 2994 | irqreturn_t ret = IRQ_NONE; |
f42f2447 | 2995 | int left; |
e8adfc30 | 2996 | u32 reg; |
b15a762f | 2997 | |
f42f2447 | 2998 | left = evt->count; |
b15a762f | 2999 | |
f42f2447 FB |
3000 | if (!(evt->flags & DWC3_EVENT_PENDING)) |
3001 | return IRQ_NONE; | |
b15a762f | 3002 | |
f42f2447 FB |
3003 | while (left > 0) { |
3004 | union dwc3_event event; | |
b15a762f | 3005 | |
ebbb2d59 | 3006 | event.raw = *(u32 *) (evt->cache + evt->lpos); |
b15a762f | 3007 | |
f42f2447 | 3008 | dwc3_process_event_entry(dwc, &event); |
b15a762f | 3009 | |
f42f2447 FB |
3010 | /* |
3011 | * FIXME we wrap around correctly to the next entry as | |
3012 | * almost all entries are 4 bytes in size. There is one | |
3013 | * entry which has 12 bytes which is a regular entry | |
3014 | * followed by 8 bytes data. ATM I don't know how | |
3015 | * things are organized if we get next to the a | |
3016 | * boundary so I worry about that once we try to handle | |
3017 | * that. | |
3018 | */ | |
caefe6c7 | 3019 | evt->lpos = (evt->lpos + 4) % evt->length; |
f42f2447 | 3020 | left -= 4; |
f42f2447 | 3021 | } |
b15a762f | 3022 | |
f42f2447 FB |
3023 | evt->count = 0; |
3024 | evt->flags &= ~DWC3_EVENT_PENDING; | |
3025 | ret = IRQ_HANDLED; | |
b15a762f | 3026 | |
f42f2447 | 3027 | /* Unmask interrupt */ |
660e9bde | 3028 | reg = dwc3_readl(dwc->regs, DWC3_GEVNTSIZ(0)); |
f42f2447 | 3029 | reg &= ~DWC3_GEVNTSIZ_INTMASK; |
660e9bde | 3030 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(0), reg); |
b15a762f | 3031 | |
cf40b86b JY |
3032 | if (dwc->imod_interval) { |
3033 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(0), DWC3_GEVNTCOUNT_EHB); | |
3034 | dwc3_writel(dwc->regs, DWC3_DEV_IMOD(0), dwc->imod_interval); | |
3035 | } | |
3036 | ||
f42f2447 FB |
3037 | return ret; |
3038 | } | |
e8adfc30 | 3039 | |
dea520a4 | 3040 | static irqreturn_t dwc3_thread_interrupt(int irq, void *_evt) |
f42f2447 | 3041 | { |
dea520a4 FB |
3042 | struct dwc3_event_buffer *evt = _evt; |
3043 | struct dwc3 *dwc = evt->dwc; | |
e5f68b4a | 3044 | unsigned long flags; |
f42f2447 | 3045 | irqreturn_t ret = IRQ_NONE; |
f42f2447 | 3046 | |
e5f68b4a | 3047 | spin_lock_irqsave(&dwc->lock, flags); |
dea520a4 | 3048 | ret = dwc3_process_event_buf(evt); |
e5f68b4a | 3049 | spin_unlock_irqrestore(&dwc->lock, flags); |
b15a762f FB |
3050 | |
3051 | return ret; | |
3052 | } | |
3053 | ||
dea520a4 | 3054 | static irqreturn_t dwc3_check_event_buf(struct dwc3_event_buffer *evt) |
72246da4 | 3055 | { |
dea520a4 | 3056 | struct dwc3 *dwc = evt->dwc; |
ebbb2d59 | 3057 | u32 amount; |
72246da4 | 3058 | u32 count; |
e8adfc30 | 3059 | u32 reg; |
72246da4 | 3060 | |
fc8bb91b FB |
3061 | if (pm_runtime_suspended(dwc->dev)) { |
3062 | pm_runtime_get(dwc->dev); | |
3063 | disable_irq_nosync(dwc->irq_gadget); | |
3064 | dwc->pending_events = true; | |
3065 | return IRQ_HANDLED; | |
3066 | } | |
3067 | ||
660e9bde | 3068 | count = dwc3_readl(dwc->regs, DWC3_GEVNTCOUNT(0)); |
72246da4 FB |
3069 | count &= DWC3_GEVNTCOUNT_MASK; |
3070 | if (!count) | |
3071 | return IRQ_NONE; | |
3072 | ||
b15a762f FB |
3073 | evt->count = count; |
3074 | evt->flags |= DWC3_EVENT_PENDING; | |
72246da4 | 3075 | |
e8adfc30 | 3076 | /* Mask interrupt */ |
660e9bde | 3077 | reg = dwc3_readl(dwc->regs, DWC3_GEVNTSIZ(0)); |
e8adfc30 | 3078 | reg |= DWC3_GEVNTSIZ_INTMASK; |
660e9bde | 3079 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(0), reg); |
e8adfc30 | 3080 | |
ebbb2d59 JY |
3081 | amount = min(count, evt->length - evt->lpos); |
3082 | memcpy(evt->cache + evt->lpos, evt->buf + evt->lpos, amount); | |
3083 | ||
3084 | if (amount < count) | |
3085 | memcpy(evt->cache, evt->buf, count - amount); | |
3086 | ||
65aca320 JY |
3087 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(0), count); |
3088 | ||
b15a762f | 3089 | return IRQ_WAKE_THREAD; |
72246da4 FB |
3090 | } |
3091 | ||
dea520a4 | 3092 | static irqreturn_t dwc3_interrupt(int irq, void *_evt) |
72246da4 | 3093 | { |
dea520a4 | 3094 | struct dwc3_event_buffer *evt = _evt; |
72246da4 | 3095 | |
dea520a4 | 3096 | return dwc3_check_event_buf(evt); |
72246da4 FB |
3097 | } |
3098 | ||
6db3812e FB |
3099 | static int dwc3_gadget_get_irq(struct dwc3 *dwc) |
3100 | { | |
3101 | struct platform_device *dwc3_pdev = to_platform_device(dwc->dev); | |
3102 | int irq; | |
3103 | ||
3104 | irq = platform_get_irq_byname(dwc3_pdev, "peripheral"); | |
3105 | if (irq > 0) | |
3106 | goto out; | |
3107 | ||
3108 | if (irq == -EPROBE_DEFER) | |
3109 | goto out; | |
3110 | ||
3111 | irq = platform_get_irq_byname(dwc3_pdev, "dwc_usb3"); | |
3112 | if (irq > 0) | |
3113 | goto out; | |
3114 | ||
3115 | if (irq == -EPROBE_DEFER) | |
3116 | goto out; | |
3117 | ||
3118 | irq = platform_get_irq(dwc3_pdev, 0); | |
3119 | if (irq > 0) | |
3120 | goto out; | |
3121 | ||
3122 | if (irq != -EPROBE_DEFER) | |
3123 | dev_err(dwc->dev, "missing peripheral IRQ\n"); | |
3124 | ||
3125 | if (!irq) | |
3126 | irq = -EINVAL; | |
3127 | ||
3128 | out: | |
3129 | return irq; | |
3130 | } | |
3131 | ||
72246da4 FB |
3132 | /** |
3133 | * dwc3_gadget_init - Initializes gadget related registers | |
1d046793 | 3134 | * @dwc: pointer to our controller context structure |
72246da4 FB |
3135 | * |
3136 | * Returns 0 on success otherwise negative errno. | |
3137 | */ | |
41ac7b3a | 3138 | int dwc3_gadget_init(struct dwc3 *dwc) |
72246da4 | 3139 | { |
6db3812e FB |
3140 | int ret; |
3141 | int irq; | |
9522def4 | 3142 | |
6db3812e FB |
3143 | irq = dwc3_gadget_get_irq(dwc); |
3144 | if (irq < 0) { | |
3145 | ret = irq; | |
3146 | goto err0; | |
9522def4 RQ |
3147 | } |
3148 | ||
3149 | dwc->irq_gadget = irq; | |
72246da4 | 3150 | |
d64ff406 | 3151 | dwc->ctrl_req = dma_alloc_coherent(dwc->sysdev, sizeof(*dwc->ctrl_req), |
72246da4 FB |
3152 | &dwc->ctrl_req_addr, GFP_KERNEL); |
3153 | if (!dwc->ctrl_req) { | |
3154 | dev_err(dwc->dev, "failed to allocate ctrl request\n"); | |
3155 | ret = -ENOMEM; | |
3156 | goto err0; | |
3157 | } | |
3158 | ||
d64ff406 AB |
3159 | dwc->ep0_trb = dma_alloc_coherent(dwc->sysdev, |
3160 | sizeof(*dwc->ep0_trb) * 2, | |
3161 | &dwc->ep0_trb_addr, GFP_KERNEL); | |
72246da4 FB |
3162 | if (!dwc->ep0_trb) { |
3163 | dev_err(dwc->dev, "failed to allocate ep0 trb\n"); | |
3164 | ret = -ENOMEM; | |
3165 | goto err1; | |
3166 | } | |
3167 | ||
3ef35faf | 3168 | dwc->setup_buf = kzalloc(DWC3_EP0_BOUNCE_SIZE, GFP_KERNEL); |
72246da4 | 3169 | if (!dwc->setup_buf) { |
72246da4 FB |
3170 | ret = -ENOMEM; |
3171 | goto err2; | |
3172 | } | |
3173 | ||
d64ff406 | 3174 | dwc->ep0_bounce = dma_alloc_coherent(dwc->sysdev, |
3ef35faf FB |
3175 | DWC3_EP0_BOUNCE_SIZE, &dwc->ep0_bounce_addr, |
3176 | GFP_KERNEL); | |
5812b1c2 FB |
3177 | if (!dwc->ep0_bounce) { |
3178 | dev_err(dwc->dev, "failed to allocate ep0 bounce buffer\n"); | |
3179 | ret = -ENOMEM; | |
3180 | goto err3; | |
3181 | } | |
3182 | ||
04c03d10 FB |
3183 | dwc->zlp_buf = kzalloc(DWC3_ZLP_BUF_SIZE, GFP_KERNEL); |
3184 | if (!dwc->zlp_buf) { | |
3185 | ret = -ENOMEM; | |
3186 | goto err4; | |
3187 | } | |
3188 | ||
905dc04e FB |
3189 | dwc->bounce = dma_alloc_coherent(dwc->sysdev, DWC3_BOUNCE_SIZE, |
3190 | &dwc->bounce_addr, GFP_KERNEL); | |
3191 | if (!dwc->bounce) { | |
3192 | ret = -ENOMEM; | |
3193 | goto err5; | |
3194 | } | |
3195 | ||
bb014736 BW |
3196 | init_completion(&dwc->ep0_in_setup); |
3197 | ||
72246da4 | 3198 | dwc->gadget.ops = &dwc3_gadget_ops; |
72246da4 | 3199 | dwc->gadget.speed = USB_SPEED_UNKNOWN; |
eeb720fb | 3200 | dwc->gadget.sg_supported = true; |
72246da4 | 3201 | dwc->gadget.name = "dwc3-gadget"; |
6a4290cc | 3202 | dwc->gadget.is_otg = dwc->dr_mode == USB_DR_MODE_OTG; |
72246da4 | 3203 | |
b9e51b2b BM |
3204 | /* |
3205 | * FIXME We might be setting max_speed to <SUPER, however versions | |
3206 | * <2.20a of dwc3 have an issue with metastability (documented | |
3207 | * elsewhere in this driver) which tells us we can't set max speed to | |
3208 | * anything lower than SUPER. | |
3209 | * | |
3210 | * Because gadget.max_speed is only used by composite.c and function | |
3211 | * drivers (i.e. it won't go into dwc3's registers) we are allowing this | |
3212 | * to happen so we avoid sending SuperSpeed Capability descriptor | |
3213 | * together with our BOS descriptor as that could confuse host into | |
3214 | * thinking we can handle super speed. | |
3215 | * | |
3216 | * Note that, in fact, we won't even support GetBOS requests when speed | |
3217 | * is less than super speed because we don't have means, yet, to tell | |
3218 | * composite.c that we are USB 2.0 + LPM ECN. | |
3219 | */ | |
3220 | if (dwc->revision < DWC3_REVISION_220A) | |
5eb30ced | 3221 | dev_info(dwc->dev, "changing max_speed on rev %08x\n", |
b9e51b2b BM |
3222 | dwc->revision); |
3223 | ||
3224 | dwc->gadget.max_speed = dwc->maximum_speed; | |
3225 | ||
72246da4 FB |
3226 | /* |
3227 | * REVISIT: Here we should clear all pending IRQs to be | |
3228 | * sure we're starting from a well known location. | |
3229 | */ | |
3230 | ||
3231 | ret = dwc3_gadget_init_endpoints(dwc); | |
3232 | if (ret) | |
905dc04e | 3233 | goto err6; |
72246da4 | 3234 | |
72246da4 FB |
3235 | ret = usb_add_gadget_udc(dwc->dev, &dwc->gadget); |
3236 | if (ret) { | |
3237 | dev_err(dwc->dev, "failed to register udc\n"); | |
905dc04e | 3238 | goto err6; |
72246da4 FB |
3239 | } |
3240 | ||
3241 | return 0; | |
905dc04e FB |
3242 | err6: |
3243 | dma_free_coherent(dwc->sysdev, DWC3_BOUNCE_SIZE, dwc->bounce, | |
3244 | dwc->bounce_addr); | |
72246da4 | 3245 | |
04c03d10 FB |
3246 | err5: |
3247 | kfree(dwc->zlp_buf); | |
3248 | ||
5812b1c2 | 3249 | err4: |
e1f80467 | 3250 | dwc3_gadget_free_endpoints(dwc); |
d64ff406 | 3251 | dma_free_coherent(dwc->sysdev, DWC3_EP0_BOUNCE_SIZE, |
3ef35faf | 3252 | dwc->ep0_bounce, dwc->ep0_bounce_addr); |
5812b1c2 | 3253 | |
72246da4 | 3254 | err3: |
0fc9a1be | 3255 | kfree(dwc->setup_buf); |
72246da4 FB |
3256 | |
3257 | err2: | |
d64ff406 | 3258 | dma_free_coherent(dwc->sysdev, sizeof(*dwc->ep0_trb) * 2, |
72246da4 FB |
3259 | dwc->ep0_trb, dwc->ep0_trb_addr); |
3260 | ||
3261 | err1: | |
d64ff406 | 3262 | dma_free_coherent(dwc->sysdev, sizeof(*dwc->ctrl_req), |
72246da4 FB |
3263 | dwc->ctrl_req, dwc->ctrl_req_addr); |
3264 | ||
3265 | err0: | |
3266 | return ret; | |
3267 | } | |
3268 | ||
7415f17c FB |
3269 | /* -------------------------------------------------------------------------- */ |
3270 | ||
72246da4 FB |
3271 | void dwc3_gadget_exit(struct dwc3 *dwc) |
3272 | { | |
72246da4 | 3273 | usb_del_gadget_udc(&dwc->gadget); |
72246da4 | 3274 | |
72246da4 FB |
3275 | dwc3_gadget_free_endpoints(dwc); |
3276 | ||
905dc04e FB |
3277 | dma_free_coherent(dwc->sysdev, DWC3_BOUNCE_SIZE, dwc->bounce, |
3278 | dwc->bounce_addr); | |
d64ff406 | 3279 | dma_free_coherent(dwc->sysdev, DWC3_EP0_BOUNCE_SIZE, |
3ef35faf | 3280 | dwc->ep0_bounce, dwc->ep0_bounce_addr); |
5812b1c2 | 3281 | |
0fc9a1be | 3282 | kfree(dwc->setup_buf); |
04c03d10 | 3283 | kfree(dwc->zlp_buf); |
72246da4 | 3284 | |
d64ff406 | 3285 | dma_free_coherent(dwc->sysdev, sizeof(*dwc->ep0_trb) * 2, |
72246da4 FB |
3286 | dwc->ep0_trb, dwc->ep0_trb_addr); |
3287 | ||
d64ff406 | 3288 | dma_free_coherent(dwc->sysdev, sizeof(*dwc->ctrl_req), |
72246da4 | 3289 | dwc->ctrl_req, dwc->ctrl_req_addr); |
72246da4 | 3290 | } |
7415f17c | 3291 | |
0b0231aa | 3292 | int dwc3_gadget_suspend(struct dwc3 *dwc) |
7415f17c | 3293 | { |
9f8a67b6 FB |
3294 | int ret; |
3295 | ||
9772b47a RQ |
3296 | if (!dwc->gadget_driver) |
3297 | return 0; | |
3298 | ||
9f8a67b6 FB |
3299 | ret = dwc3_gadget_run_stop(dwc, false, false); |
3300 | if (ret < 0) | |
3301 | return ret; | |
7415f17c | 3302 | |
9f8a67b6 FB |
3303 | dwc3_disconnect_gadget(dwc); |
3304 | __dwc3_gadget_stop(dwc); | |
7415f17c FB |
3305 | |
3306 | return 0; | |
3307 | } | |
3308 | ||
3309 | int dwc3_gadget_resume(struct dwc3 *dwc) | |
3310 | { | |
7415f17c FB |
3311 | int ret; |
3312 | ||
9772b47a RQ |
3313 | if (!dwc->gadget_driver) |
3314 | return 0; | |
3315 | ||
9f8a67b6 FB |
3316 | ret = __dwc3_gadget_start(dwc); |
3317 | if (ret < 0) | |
7415f17c FB |
3318 | goto err0; |
3319 | ||
9f8a67b6 FB |
3320 | ret = dwc3_gadget_run_stop(dwc, true, false); |
3321 | if (ret < 0) | |
7415f17c FB |
3322 | goto err1; |
3323 | ||
7415f17c FB |
3324 | return 0; |
3325 | ||
3326 | err1: | |
9f8a67b6 | 3327 | __dwc3_gadget_stop(dwc); |
7415f17c FB |
3328 | |
3329 | err0: | |
3330 | return ret; | |
3331 | } | |
fc8bb91b FB |
3332 | |
3333 | void dwc3_gadget_process_pending_events(struct dwc3 *dwc) | |
3334 | { | |
3335 | if (dwc->pending_events) { | |
3336 | dwc3_interrupt(dwc->irq_gadget, dwc->ev_buf); | |
3337 | dwc->pending_events = false; | |
3338 | enable_irq(dwc->irq_gadget); | |
3339 | } | |
3340 | } |