]>
Commit | Line | Data |
---|---|---|
72246da4 FB |
1 | /** |
2 | * gadget.c - DesignWare USB3 DRD Controller Gadget Framework Link | |
3 | * | |
4 | * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com | |
72246da4 FB |
5 | * |
6 | * Authors: Felipe Balbi <balbi@ti.com>, | |
7 | * Sebastian Andrzej Siewior <bigeasy@linutronix.de> | |
8 | * | |
5945f789 FB |
9 | * This program is free software: you can redistribute it and/or modify |
10 | * it under the terms of the GNU General Public License version 2 of | |
11 | * the License as published by the Free Software Foundation. | |
72246da4 | 12 | * |
5945f789 FB |
13 | * This program is distributed in the hope that it will be useful, |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
72246da4 FB |
17 | */ |
18 | ||
19 | #include <linux/kernel.h> | |
20 | #include <linux/delay.h> | |
21 | #include <linux/slab.h> | |
22 | #include <linux/spinlock.h> | |
23 | #include <linux/platform_device.h> | |
24 | #include <linux/pm_runtime.h> | |
25 | #include <linux/interrupt.h> | |
26 | #include <linux/io.h> | |
27 | #include <linux/list.h> | |
28 | #include <linux/dma-mapping.h> | |
29 | ||
30 | #include <linux/usb/ch9.h> | |
31 | #include <linux/usb/gadget.h> | |
32 | ||
80977dc9 | 33 | #include "debug.h" |
72246da4 FB |
34 | #include "core.h" |
35 | #include "gadget.h" | |
36 | #include "io.h" | |
37 | ||
04a9bfcd FB |
38 | /** |
39 | * dwc3_gadget_set_test_mode - Enables USB2 Test Modes | |
40 | * @dwc: pointer to our context structure | |
41 | * @mode: the mode to set (J, K SE0 NAK, Force Enable) | |
42 | * | |
43 | * Caller should take care of locking. This function will | |
44 | * return 0 on success or -EINVAL if wrong Test Selector | |
45 | * is passed | |
46 | */ | |
47 | int dwc3_gadget_set_test_mode(struct dwc3 *dwc, int mode) | |
48 | { | |
49 | u32 reg; | |
50 | ||
51 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
52 | reg &= ~DWC3_DCTL_TSTCTRL_MASK; | |
53 | ||
54 | switch (mode) { | |
55 | case TEST_J: | |
56 | case TEST_K: | |
57 | case TEST_SE0_NAK: | |
58 | case TEST_PACKET: | |
59 | case TEST_FORCE_EN: | |
60 | reg |= mode << 1; | |
61 | break; | |
62 | default: | |
63 | return -EINVAL; | |
64 | } | |
65 | ||
66 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
67 | ||
68 | return 0; | |
69 | } | |
70 | ||
911f1f88 PZ |
71 | /** |
72 | * dwc3_gadget_get_link_state - Gets current state of USB Link | |
73 | * @dwc: pointer to our context structure | |
74 | * | |
75 | * Caller should take care of locking. This function will | |
76 | * return the link state on success (>= 0) or -ETIMEDOUT. | |
77 | */ | |
78 | int dwc3_gadget_get_link_state(struct dwc3 *dwc) | |
79 | { | |
80 | u32 reg; | |
81 | ||
82 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
83 | ||
84 | return DWC3_DSTS_USBLNKST(reg); | |
85 | } | |
86 | ||
8598bde7 FB |
87 | /** |
88 | * dwc3_gadget_set_link_state - Sets USB Link to a particular State | |
89 | * @dwc: pointer to our context structure | |
90 | * @state: the state to put link into | |
91 | * | |
92 | * Caller should take care of locking. This function will | |
aee63e3c | 93 | * return 0 on success or -ETIMEDOUT. |
8598bde7 FB |
94 | */ |
95 | int dwc3_gadget_set_link_state(struct dwc3 *dwc, enum dwc3_link_state state) | |
96 | { | |
aee63e3c | 97 | int retries = 10000; |
8598bde7 FB |
98 | u32 reg; |
99 | ||
802fde98 PZ |
100 | /* |
101 | * Wait until device controller is ready. Only applies to 1.94a and | |
102 | * later RTL. | |
103 | */ | |
104 | if (dwc->revision >= DWC3_REVISION_194A) { | |
105 | while (--retries) { | |
106 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
107 | if (reg & DWC3_DSTS_DCNRD) | |
108 | udelay(5); | |
109 | else | |
110 | break; | |
111 | } | |
112 | ||
113 | if (retries <= 0) | |
114 | return -ETIMEDOUT; | |
115 | } | |
116 | ||
8598bde7 FB |
117 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
118 | reg &= ~DWC3_DCTL_ULSTCHNGREQ_MASK; | |
119 | ||
120 | /* set requested state */ | |
121 | reg |= DWC3_DCTL_ULSTCHNGREQ(state); | |
122 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
123 | ||
802fde98 PZ |
124 | /* |
125 | * The following code is racy when called from dwc3_gadget_wakeup, | |
126 | * and is not needed, at least on newer versions | |
127 | */ | |
128 | if (dwc->revision >= DWC3_REVISION_194A) | |
129 | return 0; | |
130 | ||
8598bde7 | 131 | /* wait for a change in DSTS */ |
aed430e5 | 132 | retries = 10000; |
8598bde7 FB |
133 | while (--retries) { |
134 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
135 | ||
8598bde7 FB |
136 | if (DWC3_DSTS_USBLNKST(reg) == state) |
137 | return 0; | |
138 | ||
aee63e3c | 139 | udelay(5); |
8598bde7 FB |
140 | } |
141 | ||
73815280 FB |
142 | dwc3_trace(trace_dwc3_gadget, |
143 | "link state change request timed out"); | |
8598bde7 FB |
144 | |
145 | return -ETIMEDOUT; | |
146 | } | |
147 | ||
dca0119c JY |
148 | /** |
149 | * dwc3_ep_inc_trb() - Increment a TRB index. | |
150 | * @index - Pointer to the TRB index to increment. | |
151 | * | |
152 | * The index should never point to the link TRB. After incrementing, | |
153 | * if it is point to the link TRB, wrap around to the beginning. The | |
154 | * link TRB is always at the last TRB entry. | |
155 | */ | |
156 | static void dwc3_ep_inc_trb(u8 *index) | |
457e84b6 | 157 | { |
dca0119c JY |
158 | (*index)++; |
159 | if (*index == (DWC3_TRB_NUM - 1)) | |
160 | *index = 0; | |
ef966b9d | 161 | } |
457e84b6 | 162 | |
dca0119c | 163 | static void dwc3_ep_inc_enq(struct dwc3_ep *dep) |
ef966b9d | 164 | { |
dca0119c | 165 | dwc3_ep_inc_trb(&dep->trb_enqueue); |
ef966b9d | 166 | } |
457e84b6 | 167 | |
dca0119c | 168 | static void dwc3_ep_inc_deq(struct dwc3_ep *dep) |
ef966b9d | 169 | { |
dca0119c | 170 | dwc3_ep_inc_trb(&dep->trb_dequeue); |
457e84b6 FB |
171 | } |
172 | ||
72246da4 FB |
173 | void dwc3_gadget_giveback(struct dwc3_ep *dep, struct dwc3_request *req, |
174 | int status) | |
175 | { | |
176 | struct dwc3 *dwc = dep->dwc; | |
177 | ||
737f1ae2 | 178 | req->started = false; |
72246da4 | 179 | list_del(&req->list); |
eeb720fb | 180 | req->trb = NULL; |
72246da4 FB |
181 | |
182 | if (req->request.status == -EINPROGRESS) | |
183 | req->request.status = status; | |
184 | ||
0416e494 PA |
185 | if (dwc->ep0_bounced && dep->number == 0) |
186 | dwc->ep0_bounced = false; | |
187 | else | |
188 | usb_gadget_unmap_request(&dwc->gadget, &req->request, | |
189 | req->direction); | |
72246da4 | 190 | |
2c4cbe6e | 191 | trace_dwc3_gadget_giveback(req); |
72246da4 FB |
192 | |
193 | spin_unlock(&dwc->lock); | |
304f7e5e | 194 | usb_gadget_giveback_request(&dep->endpoint, &req->request); |
72246da4 | 195 | spin_lock(&dwc->lock); |
fc8bb91b FB |
196 | |
197 | if (dep->number > 1) | |
198 | pm_runtime_put(dwc->dev); | |
72246da4 FB |
199 | } |
200 | ||
3ece0ec4 | 201 | int dwc3_send_gadget_generic_command(struct dwc3 *dwc, unsigned cmd, u32 param) |
b09bb642 FB |
202 | { |
203 | u32 timeout = 500; | |
71f7e702 | 204 | int status = 0; |
0fe886cd | 205 | int ret = 0; |
b09bb642 FB |
206 | u32 reg; |
207 | ||
208 | dwc3_writel(dwc->regs, DWC3_DGCMDPAR, param); | |
209 | dwc3_writel(dwc->regs, DWC3_DGCMD, cmd | DWC3_DGCMD_CMDACT); | |
210 | ||
211 | do { | |
212 | reg = dwc3_readl(dwc->regs, DWC3_DGCMD); | |
213 | if (!(reg & DWC3_DGCMD_CMDACT)) { | |
71f7e702 FB |
214 | status = DWC3_DGCMD_STATUS(reg); |
215 | if (status) | |
0fe886cd FB |
216 | ret = -EINVAL; |
217 | break; | |
b09bb642 | 218 | } |
0fe886cd FB |
219 | } while (timeout--); |
220 | ||
221 | if (!timeout) { | |
0fe886cd | 222 | ret = -ETIMEDOUT; |
71f7e702 | 223 | status = -ETIMEDOUT; |
0fe886cd FB |
224 | } |
225 | ||
71f7e702 FB |
226 | trace_dwc3_gadget_generic_cmd(cmd, param, status); |
227 | ||
0fe886cd | 228 | return ret; |
b09bb642 FB |
229 | } |
230 | ||
c36d8e94 FB |
231 | static int __dwc3_gadget_wakeup(struct dwc3 *dwc); |
232 | ||
2cd4718d FB |
233 | int dwc3_send_gadget_ep_cmd(struct dwc3_ep *dep, unsigned cmd, |
234 | struct dwc3_gadget_ep_cmd_params *params) | |
72246da4 | 235 | { |
8897a761 | 236 | const struct usb_endpoint_descriptor *desc = dep->endpoint.desc; |
2cd4718d | 237 | struct dwc3 *dwc = dep->dwc; |
61d58242 | 238 | u32 timeout = 500; |
72246da4 FB |
239 | u32 reg; |
240 | ||
0933df15 | 241 | int cmd_status = 0; |
2b0f11df | 242 | int susphy = false; |
c0ca324d | 243 | int ret = -EINVAL; |
72246da4 | 244 | |
2b0f11df FB |
245 | /* |
246 | * Synopsys Databook 2.60a states, on section 6.3.2.5.[1-8], that if | |
247 | * we're issuing an endpoint command, we must check if | |
248 | * GUSB2PHYCFG.SUSPHY bit is set. If it is, then we need to clear it. | |
249 | * | |
250 | * We will also set SUSPHY bit to what it was before returning as stated | |
251 | * by the same section on Synopsys databook. | |
252 | */ | |
ab2a92e7 FB |
253 | if (dwc->gadget.speed <= USB_SPEED_HIGH) { |
254 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
255 | if (unlikely(reg & DWC3_GUSB2PHYCFG_SUSPHY)) { | |
256 | susphy = true; | |
257 | reg &= ~DWC3_GUSB2PHYCFG_SUSPHY; | |
258 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
259 | } | |
2b0f11df FB |
260 | } |
261 | ||
5999914f | 262 | if (DWC3_DEPCMD_CMD(cmd) == DWC3_DEPCMD_STARTTRANSFER) { |
c36d8e94 FB |
263 | int needs_wakeup; |
264 | ||
265 | needs_wakeup = (dwc->link_state == DWC3_LINK_STATE_U1 || | |
266 | dwc->link_state == DWC3_LINK_STATE_U2 || | |
267 | dwc->link_state == DWC3_LINK_STATE_U3); | |
268 | ||
269 | if (unlikely(needs_wakeup)) { | |
270 | ret = __dwc3_gadget_wakeup(dwc); | |
271 | dev_WARN_ONCE(dwc->dev, ret, "wakeup failed --> %d\n", | |
272 | ret); | |
273 | } | |
274 | } | |
275 | ||
2eb88016 FB |
276 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR0, params->param0); |
277 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR1, params->param1); | |
278 | dwc3_writel(dep->regs, DWC3_DEPCMDPAR2, params->param2); | |
72246da4 | 279 | |
8897a761 FB |
280 | /* |
281 | * Synopsys Databook 2.60a states in section 6.3.2.5.6 of that if we're | |
282 | * not relying on XferNotReady, we can make use of a special "No | |
283 | * Response Update Transfer" command where we should clear both CmdAct | |
284 | * and CmdIOC bits. | |
285 | * | |
286 | * With this, we don't need to wait for command completion and can | |
287 | * straight away issue further commands to the endpoint. | |
288 | * | |
289 | * NOTICE: We're making an assumption that control endpoints will never | |
290 | * make use of Update Transfer command. This is a safe assumption | |
291 | * because we can never have more than one request at a time with | |
292 | * Control Endpoints. If anybody changes that assumption, this chunk | |
293 | * needs to be updated accordingly. | |
294 | */ | |
295 | if (DWC3_DEPCMD_CMD(cmd) == DWC3_DEPCMD_UPDATETRANSFER && | |
296 | !usb_endpoint_xfer_isoc(desc)) | |
297 | cmd &= ~(DWC3_DEPCMD_CMDIOC | DWC3_DEPCMD_CMDACT); | |
298 | else | |
299 | cmd |= DWC3_DEPCMD_CMDACT; | |
300 | ||
301 | dwc3_writel(dep->regs, DWC3_DEPCMD, cmd); | |
72246da4 | 302 | do { |
2eb88016 | 303 | reg = dwc3_readl(dep->regs, DWC3_DEPCMD); |
72246da4 | 304 | if (!(reg & DWC3_DEPCMD_CMDACT)) { |
0933df15 | 305 | cmd_status = DWC3_DEPCMD_STATUS(reg); |
7b9cc7a2 | 306 | |
7b9cc7a2 KL |
307 | switch (cmd_status) { |
308 | case 0: | |
309 | ret = 0; | |
310 | break; | |
311 | case DEPEVT_TRANSFER_NO_RESOURCE: | |
7b9cc7a2 | 312 | ret = -EINVAL; |
c0ca324d | 313 | break; |
7b9cc7a2 KL |
314 | case DEPEVT_TRANSFER_BUS_EXPIRY: |
315 | /* | |
316 | * SW issues START TRANSFER command to | |
317 | * isochronous ep with future frame interval. If | |
318 | * future interval time has already passed when | |
319 | * core receives the command, it will respond | |
320 | * with an error status of 'Bus Expiry'. | |
321 | * | |
322 | * Instead of always returning -EINVAL, let's | |
323 | * give a hint to the gadget driver that this is | |
324 | * the case by returning -EAGAIN. | |
325 | */ | |
7b9cc7a2 KL |
326 | ret = -EAGAIN; |
327 | break; | |
328 | default: | |
329 | dev_WARN(dwc->dev, "UNKNOWN cmd status\n"); | |
330 | } | |
331 | ||
c0ca324d | 332 | break; |
72246da4 | 333 | } |
f6bb225b | 334 | } while (--timeout); |
72246da4 | 335 | |
f6bb225b | 336 | if (timeout == 0) { |
f6bb225b | 337 | ret = -ETIMEDOUT; |
0933df15 | 338 | cmd_status = -ETIMEDOUT; |
f6bb225b | 339 | } |
c0ca324d | 340 | |
0933df15 FB |
341 | trace_dwc3_gadget_ep_cmd(dep, cmd, params, cmd_status); |
342 | ||
2b0f11df FB |
343 | if (unlikely(susphy)) { |
344 | reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0)); | |
345 | reg |= DWC3_GUSB2PHYCFG_SUSPHY; | |
346 | dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg); | |
347 | } | |
348 | ||
c0ca324d | 349 | return ret; |
72246da4 FB |
350 | } |
351 | ||
50c763f8 JY |
352 | static int dwc3_send_clear_stall_ep_cmd(struct dwc3_ep *dep) |
353 | { | |
354 | struct dwc3 *dwc = dep->dwc; | |
355 | struct dwc3_gadget_ep_cmd_params params; | |
356 | u32 cmd = DWC3_DEPCMD_CLEARSTALL; | |
357 | ||
358 | /* | |
359 | * As of core revision 2.60a the recommended programming model | |
360 | * is to set the ClearPendIN bit when issuing a Clear Stall EP | |
361 | * command for IN endpoints. This is to prevent an issue where | |
362 | * some (non-compliant) hosts may not send ACK TPs for pending | |
363 | * IN transfers due to a mishandled error condition. Synopsys | |
364 | * STAR 9000614252. | |
365 | */ | |
5e6c88d2 LB |
366 | if (dep->direction && (dwc->revision >= DWC3_REVISION_260A) && |
367 | (dwc->gadget.speed >= USB_SPEED_SUPER)) | |
50c763f8 JY |
368 | cmd |= DWC3_DEPCMD_CLEARPENDIN; |
369 | ||
370 | memset(¶ms, 0, sizeof(params)); | |
371 | ||
2cd4718d | 372 | return dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
50c763f8 JY |
373 | } |
374 | ||
72246da4 | 375 | static dma_addr_t dwc3_trb_dma_offset(struct dwc3_ep *dep, |
f6bafc6a | 376 | struct dwc3_trb *trb) |
72246da4 | 377 | { |
c439ef87 | 378 | u32 offset = (char *) trb - (char *) dep->trb_pool; |
72246da4 FB |
379 | |
380 | return dep->trb_pool_dma + offset; | |
381 | } | |
382 | ||
383 | static int dwc3_alloc_trb_pool(struct dwc3_ep *dep) | |
384 | { | |
385 | struct dwc3 *dwc = dep->dwc; | |
386 | ||
387 | if (dep->trb_pool) | |
388 | return 0; | |
389 | ||
72246da4 FB |
390 | dep->trb_pool = dma_alloc_coherent(dwc->dev, |
391 | sizeof(struct dwc3_trb) * DWC3_TRB_NUM, | |
392 | &dep->trb_pool_dma, GFP_KERNEL); | |
393 | if (!dep->trb_pool) { | |
394 | dev_err(dep->dwc->dev, "failed to allocate trb pool for %s\n", | |
395 | dep->name); | |
396 | return -ENOMEM; | |
397 | } | |
398 | ||
399 | return 0; | |
400 | } | |
401 | ||
402 | static void dwc3_free_trb_pool(struct dwc3_ep *dep) | |
403 | { | |
404 | struct dwc3 *dwc = dep->dwc; | |
405 | ||
406 | dma_free_coherent(dwc->dev, sizeof(struct dwc3_trb) * DWC3_TRB_NUM, | |
407 | dep->trb_pool, dep->trb_pool_dma); | |
408 | ||
409 | dep->trb_pool = NULL; | |
410 | dep->trb_pool_dma = 0; | |
411 | } | |
412 | ||
c4509601 JY |
413 | static int dwc3_gadget_set_xfer_resource(struct dwc3 *dwc, struct dwc3_ep *dep); |
414 | ||
415 | /** | |
416 | * dwc3_gadget_start_config - Configure EP resources | |
417 | * @dwc: pointer to our controller context structure | |
418 | * @dep: endpoint that is being enabled | |
419 | * | |
420 | * The assignment of transfer resources cannot perfectly follow the | |
421 | * data book due to the fact that the controller driver does not have | |
422 | * all knowledge of the configuration in advance. It is given this | |
423 | * information piecemeal by the composite gadget framework after every | |
424 | * SET_CONFIGURATION and SET_INTERFACE. Trying to follow the databook | |
425 | * programming model in this scenario can cause errors. For two | |
426 | * reasons: | |
427 | * | |
428 | * 1) The databook says to do DEPSTARTCFG for every SET_CONFIGURATION | |
429 | * and SET_INTERFACE (8.1.5). This is incorrect in the scenario of | |
430 | * multiple interfaces. | |
431 | * | |
432 | * 2) The databook does not mention doing more DEPXFERCFG for new | |
433 | * endpoint on alt setting (8.1.6). | |
434 | * | |
435 | * The following simplified method is used instead: | |
436 | * | |
437 | * All hardware endpoints can be assigned a transfer resource and this | |
438 | * setting will stay persistent until either a core reset or | |
439 | * hibernation. So whenever we do a DEPSTARTCFG(0) we can go ahead and | |
440 | * do DEPXFERCFG for every hardware endpoint as well. We are | |
441 | * guaranteed that there are as many transfer resources as endpoints. | |
442 | * | |
443 | * This function is called for each endpoint when it is being enabled | |
444 | * but is triggered only when called for EP0-out, which always happens | |
445 | * first, and which should only happen in one of the above conditions. | |
446 | */ | |
72246da4 FB |
447 | static int dwc3_gadget_start_config(struct dwc3 *dwc, struct dwc3_ep *dep) |
448 | { | |
449 | struct dwc3_gadget_ep_cmd_params params; | |
450 | u32 cmd; | |
c4509601 JY |
451 | int i; |
452 | int ret; | |
453 | ||
454 | if (dep->number) | |
455 | return 0; | |
72246da4 FB |
456 | |
457 | memset(¶ms, 0x00, sizeof(params)); | |
c4509601 | 458 | cmd = DWC3_DEPCMD_DEPSTARTCFG; |
72246da4 | 459 | |
2cd4718d | 460 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
c4509601 JY |
461 | if (ret) |
462 | return ret; | |
463 | ||
464 | for (i = 0; i < DWC3_ENDPOINTS_NUM; i++) { | |
465 | struct dwc3_ep *dep = dwc->eps[i]; | |
72246da4 | 466 | |
c4509601 JY |
467 | if (!dep) |
468 | continue; | |
469 | ||
470 | ret = dwc3_gadget_set_xfer_resource(dwc, dep); | |
471 | if (ret) | |
472 | return ret; | |
72246da4 FB |
473 | } |
474 | ||
475 | return 0; | |
476 | } | |
477 | ||
478 | static int dwc3_gadget_set_ep_config(struct dwc3 *dwc, struct dwc3_ep *dep, | |
c90bfaec | 479 | const struct usb_endpoint_descriptor *desc, |
4b345c9a | 480 | const struct usb_ss_ep_comp_descriptor *comp_desc, |
21e64bf2 | 481 | bool modify, bool restore) |
72246da4 FB |
482 | { |
483 | struct dwc3_gadget_ep_cmd_params params; | |
484 | ||
21e64bf2 FB |
485 | if (dev_WARN_ONCE(dwc->dev, modify && restore, |
486 | "Can't modify and restore\n")) | |
487 | return -EINVAL; | |
488 | ||
72246da4 FB |
489 | memset(¶ms, 0x00, sizeof(params)); |
490 | ||
dc1c70a7 | 491 | params.param0 = DWC3_DEPCFG_EP_TYPE(usb_endpoint_type(desc)) |
d2e9a13a CP |
492 | | DWC3_DEPCFG_MAX_PACKET_SIZE(usb_endpoint_maxp(desc)); |
493 | ||
494 | /* Burst size is only needed in SuperSpeed mode */ | |
ee5cd41c | 495 | if (dwc->gadget.speed >= USB_SPEED_SUPER) { |
676e3497 | 496 | u32 burst = dep->endpoint.maxburst; |
676e3497 | 497 | params.param0 |= DWC3_DEPCFG_BURST_SIZE(burst - 1); |
d2e9a13a | 498 | } |
72246da4 | 499 | |
21e64bf2 FB |
500 | if (modify) { |
501 | params.param0 |= DWC3_DEPCFG_ACTION_MODIFY; | |
502 | } else if (restore) { | |
265b70a7 PZ |
503 | params.param0 |= DWC3_DEPCFG_ACTION_RESTORE; |
504 | params.param2 |= dep->saved_state; | |
21e64bf2 FB |
505 | } else { |
506 | params.param0 |= DWC3_DEPCFG_ACTION_INIT; | |
265b70a7 PZ |
507 | } |
508 | ||
4bc48c97 FB |
509 | if (usb_endpoint_xfer_control(desc)) |
510 | params.param1 = DWC3_DEPCFG_XFER_COMPLETE_EN; | |
13fa2e69 FB |
511 | |
512 | if (dep->number <= 1 || usb_endpoint_xfer_isoc(desc)) | |
513 | params.param1 |= DWC3_DEPCFG_XFER_NOT_READY_EN; | |
72246da4 | 514 | |
18b7ede5 | 515 | if (usb_ss_max_streams(comp_desc) && usb_endpoint_xfer_bulk(desc)) { |
dc1c70a7 FB |
516 | params.param1 |= DWC3_DEPCFG_STREAM_CAPABLE |
517 | | DWC3_DEPCFG_STREAM_EVENT_EN; | |
879631aa FB |
518 | dep->stream_capable = true; |
519 | } | |
520 | ||
0b93a4c8 | 521 | if (!usb_endpoint_xfer_control(desc)) |
dc1c70a7 | 522 | params.param1 |= DWC3_DEPCFG_XFER_IN_PROGRESS_EN; |
72246da4 FB |
523 | |
524 | /* | |
525 | * We are doing 1:1 mapping for endpoints, meaning | |
526 | * Physical Endpoints 2 maps to Logical Endpoint 2 and | |
527 | * so on. We consider the direction bit as part of the physical | |
528 | * endpoint number. So USB endpoint 0x81 is 0x03. | |
529 | */ | |
dc1c70a7 | 530 | params.param1 |= DWC3_DEPCFG_EP_NUMBER(dep->number); |
72246da4 FB |
531 | |
532 | /* | |
533 | * We must use the lower 16 TX FIFOs even though | |
534 | * HW might have more | |
535 | */ | |
536 | if (dep->direction) | |
dc1c70a7 | 537 | params.param0 |= DWC3_DEPCFG_FIFO_NUMBER(dep->number >> 1); |
72246da4 FB |
538 | |
539 | if (desc->bInterval) { | |
dc1c70a7 | 540 | params.param1 |= DWC3_DEPCFG_BINTERVAL_M1(desc->bInterval - 1); |
72246da4 FB |
541 | dep->interval = 1 << (desc->bInterval - 1); |
542 | } | |
543 | ||
2cd4718d | 544 | return dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETEPCONFIG, ¶ms); |
72246da4 FB |
545 | } |
546 | ||
547 | static int dwc3_gadget_set_xfer_resource(struct dwc3 *dwc, struct dwc3_ep *dep) | |
548 | { | |
549 | struct dwc3_gadget_ep_cmd_params params; | |
550 | ||
551 | memset(¶ms, 0x00, sizeof(params)); | |
552 | ||
dc1c70a7 | 553 | params.param0 = DWC3_DEPXFERCFG_NUM_XFER_RES(1); |
72246da4 | 554 | |
2cd4718d FB |
555 | return dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETTRANSFRESOURCE, |
556 | ¶ms); | |
72246da4 FB |
557 | } |
558 | ||
559 | /** | |
560 | * __dwc3_gadget_ep_enable - Initializes a HW endpoint | |
561 | * @dep: endpoint to be initialized | |
562 | * @desc: USB Endpoint Descriptor | |
563 | * | |
564 | * Caller should take care of locking | |
565 | */ | |
566 | static int __dwc3_gadget_ep_enable(struct dwc3_ep *dep, | |
c90bfaec | 567 | const struct usb_endpoint_descriptor *desc, |
4b345c9a | 568 | const struct usb_ss_ep_comp_descriptor *comp_desc, |
21e64bf2 | 569 | bool modify, bool restore) |
72246da4 FB |
570 | { |
571 | struct dwc3 *dwc = dep->dwc; | |
572 | u32 reg; | |
b09e99ee | 573 | int ret; |
72246da4 | 574 | |
73815280 | 575 | dwc3_trace(trace_dwc3_gadget, "Enabling %s", dep->name); |
ff62d6b6 | 576 | |
72246da4 FB |
577 | if (!(dep->flags & DWC3_EP_ENABLED)) { |
578 | ret = dwc3_gadget_start_config(dwc, dep); | |
579 | if (ret) | |
580 | return ret; | |
581 | } | |
582 | ||
21e64bf2 | 583 | ret = dwc3_gadget_set_ep_config(dwc, dep, desc, comp_desc, modify, |
265b70a7 | 584 | restore); |
72246da4 FB |
585 | if (ret) |
586 | return ret; | |
587 | ||
588 | if (!(dep->flags & DWC3_EP_ENABLED)) { | |
f6bafc6a FB |
589 | struct dwc3_trb *trb_st_hw; |
590 | struct dwc3_trb *trb_link; | |
72246da4 | 591 | |
16e78db7 | 592 | dep->endpoint.desc = desc; |
c90bfaec | 593 | dep->comp_desc = comp_desc; |
72246da4 FB |
594 | dep->type = usb_endpoint_type(desc); |
595 | dep->flags |= DWC3_EP_ENABLED; | |
596 | ||
597 | reg = dwc3_readl(dwc->regs, DWC3_DALEPENA); | |
598 | reg |= DWC3_DALEPENA_EP(dep->number); | |
599 | dwc3_writel(dwc->regs, DWC3_DALEPENA, reg); | |
600 | ||
36b68aae | 601 | if (usb_endpoint_xfer_control(desc)) |
7ab373aa | 602 | return 0; |
72246da4 | 603 | |
0d25744a JY |
604 | /* Initialize the TRB ring */ |
605 | dep->trb_dequeue = 0; | |
606 | dep->trb_enqueue = 0; | |
607 | memset(dep->trb_pool, 0, | |
608 | sizeof(struct dwc3_trb) * DWC3_TRB_NUM); | |
609 | ||
36b68aae | 610 | /* Link TRB. The HWO bit is never reset */ |
72246da4 FB |
611 | trb_st_hw = &dep->trb_pool[0]; |
612 | ||
f6bafc6a | 613 | trb_link = &dep->trb_pool[DWC3_TRB_NUM - 1]; |
f6bafc6a FB |
614 | trb_link->bpl = lower_32_bits(dwc3_trb_dma_offset(dep, trb_st_hw)); |
615 | trb_link->bph = upper_32_bits(dwc3_trb_dma_offset(dep, trb_st_hw)); | |
616 | trb_link->ctrl |= DWC3_TRBCTL_LINK_TRB; | |
617 | trb_link->ctrl |= DWC3_TRB_CTRL_HWO; | |
72246da4 FB |
618 | } |
619 | ||
620 | return 0; | |
621 | } | |
622 | ||
b992e681 | 623 | static void dwc3_stop_active_transfer(struct dwc3 *dwc, u32 epnum, bool force); |
624407f9 | 624 | static void dwc3_remove_requests(struct dwc3 *dwc, struct dwc3_ep *dep) |
72246da4 FB |
625 | { |
626 | struct dwc3_request *req; | |
627 | ||
0e146028 | 628 | dwc3_stop_active_transfer(dwc, dep->number, true); |
624407f9 | 629 | |
0e146028 FB |
630 | /* - giveback all requests to gadget driver */ |
631 | while (!list_empty(&dep->started_list)) { | |
632 | req = next_request(&dep->started_list); | |
1591633e | 633 | |
0e146028 | 634 | dwc3_gadget_giveback(dep, req, -ESHUTDOWN); |
ea53b882 FB |
635 | } |
636 | ||
aa3342c8 FB |
637 | while (!list_empty(&dep->pending_list)) { |
638 | req = next_request(&dep->pending_list); | |
72246da4 | 639 | |
624407f9 | 640 | dwc3_gadget_giveback(dep, req, -ESHUTDOWN); |
72246da4 | 641 | } |
72246da4 FB |
642 | } |
643 | ||
644 | /** | |
645 | * __dwc3_gadget_ep_disable - Disables a HW endpoint | |
646 | * @dep: the endpoint to disable | |
647 | * | |
624407f9 SAS |
648 | * This function also removes requests which are currently processed ny the |
649 | * hardware and those which are not yet scheduled. | |
650 | * Caller should take care of locking. | |
72246da4 | 651 | */ |
72246da4 FB |
652 | static int __dwc3_gadget_ep_disable(struct dwc3_ep *dep) |
653 | { | |
654 | struct dwc3 *dwc = dep->dwc; | |
655 | u32 reg; | |
656 | ||
7eaeac5c FB |
657 | dwc3_trace(trace_dwc3_gadget, "Disabling %s", dep->name); |
658 | ||
624407f9 | 659 | dwc3_remove_requests(dwc, dep); |
72246da4 | 660 | |
687ef981 FB |
661 | /* make sure HW endpoint isn't stalled */ |
662 | if (dep->flags & DWC3_EP_STALL) | |
7a608559 | 663 | __dwc3_gadget_ep_set_halt(dep, 0, false); |
687ef981 | 664 | |
72246da4 FB |
665 | reg = dwc3_readl(dwc->regs, DWC3_DALEPENA); |
666 | reg &= ~DWC3_DALEPENA_EP(dep->number); | |
667 | dwc3_writel(dwc->regs, DWC3_DALEPENA, reg); | |
668 | ||
879631aa | 669 | dep->stream_capable = false; |
f9c56cdd | 670 | dep->endpoint.desc = NULL; |
c90bfaec | 671 | dep->comp_desc = NULL; |
72246da4 | 672 | dep->type = 0; |
879631aa | 673 | dep->flags = 0; |
72246da4 FB |
674 | |
675 | return 0; | |
676 | } | |
677 | ||
678 | /* -------------------------------------------------------------------------- */ | |
679 | ||
680 | static int dwc3_gadget_ep0_enable(struct usb_ep *ep, | |
681 | const struct usb_endpoint_descriptor *desc) | |
682 | { | |
683 | return -EINVAL; | |
684 | } | |
685 | ||
686 | static int dwc3_gadget_ep0_disable(struct usb_ep *ep) | |
687 | { | |
688 | return -EINVAL; | |
689 | } | |
690 | ||
691 | /* -------------------------------------------------------------------------- */ | |
692 | ||
693 | static int dwc3_gadget_ep_enable(struct usb_ep *ep, | |
694 | const struct usb_endpoint_descriptor *desc) | |
695 | { | |
696 | struct dwc3_ep *dep; | |
697 | struct dwc3 *dwc; | |
698 | unsigned long flags; | |
699 | int ret; | |
700 | ||
701 | if (!ep || !desc || desc->bDescriptorType != USB_DT_ENDPOINT) { | |
702 | pr_debug("dwc3: invalid parameters\n"); | |
703 | return -EINVAL; | |
704 | } | |
705 | ||
706 | if (!desc->wMaxPacketSize) { | |
707 | pr_debug("dwc3: missing wMaxPacketSize\n"); | |
708 | return -EINVAL; | |
709 | } | |
710 | ||
711 | dep = to_dwc3_ep(ep); | |
712 | dwc = dep->dwc; | |
713 | ||
95ca961c FB |
714 | if (dev_WARN_ONCE(dwc->dev, dep->flags & DWC3_EP_ENABLED, |
715 | "%s is already enabled\n", | |
716 | dep->name)) | |
c6f83f38 | 717 | return 0; |
c6f83f38 | 718 | |
72246da4 | 719 | spin_lock_irqsave(&dwc->lock, flags); |
265b70a7 | 720 | ret = __dwc3_gadget_ep_enable(dep, desc, ep->comp_desc, false, false); |
72246da4 FB |
721 | spin_unlock_irqrestore(&dwc->lock, flags); |
722 | ||
723 | return ret; | |
724 | } | |
725 | ||
726 | static int dwc3_gadget_ep_disable(struct usb_ep *ep) | |
727 | { | |
728 | struct dwc3_ep *dep; | |
729 | struct dwc3 *dwc; | |
730 | unsigned long flags; | |
731 | int ret; | |
732 | ||
733 | if (!ep) { | |
734 | pr_debug("dwc3: invalid parameters\n"); | |
735 | return -EINVAL; | |
736 | } | |
737 | ||
738 | dep = to_dwc3_ep(ep); | |
739 | dwc = dep->dwc; | |
740 | ||
95ca961c FB |
741 | if (dev_WARN_ONCE(dwc->dev, !(dep->flags & DWC3_EP_ENABLED), |
742 | "%s is already disabled\n", | |
743 | dep->name)) | |
72246da4 | 744 | return 0; |
72246da4 | 745 | |
72246da4 FB |
746 | spin_lock_irqsave(&dwc->lock, flags); |
747 | ret = __dwc3_gadget_ep_disable(dep); | |
748 | spin_unlock_irqrestore(&dwc->lock, flags); | |
749 | ||
750 | return ret; | |
751 | } | |
752 | ||
753 | static struct usb_request *dwc3_gadget_ep_alloc_request(struct usb_ep *ep, | |
754 | gfp_t gfp_flags) | |
755 | { | |
756 | struct dwc3_request *req; | |
757 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
72246da4 FB |
758 | |
759 | req = kzalloc(sizeof(*req), gfp_flags); | |
734d5a53 | 760 | if (!req) |
72246da4 | 761 | return NULL; |
72246da4 FB |
762 | |
763 | req->epnum = dep->number; | |
764 | req->dep = dep; | |
72246da4 | 765 | |
68d34c8a FB |
766 | dep->allocated_requests++; |
767 | ||
2c4cbe6e FB |
768 | trace_dwc3_alloc_request(req); |
769 | ||
72246da4 FB |
770 | return &req->request; |
771 | } | |
772 | ||
773 | static void dwc3_gadget_ep_free_request(struct usb_ep *ep, | |
774 | struct usb_request *request) | |
775 | { | |
776 | struct dwc3_request *req = to_dwc3_request(request); | |
68d34c8a | 777 | struct dwc3_ep *dep = to_dwc3_ep(ep); |
72246da4 | 778 | |
68d34c8a | 779 | dep->allocated_requests--; |
2c4cbe6e | 780 | trace_dwc3_free_request(req); |
72246da4 FB |
781 | kfree(req); |
782 | } | |
783 | ||
2c78c029 FB |
784 | static u32 dwc3_calc_trbs_left(struct dwc3_ep *dep); |
785 | ||
c71fc37c FB |
786 | /** |
787 | * dwc3_prepare_one_trb - setup one TRB from one request | |
788 | * @dep: endpoint for which this request is prepared | |
789 | * @req: dwc3_request pointer | |
790 | */ | |
68e823e2 | 791 | static void dwc3_prepare_one_trb(struct dwc3_ep *dep, |
eeb720fb | 792 | struct dwc3_request *req, dma_addr_t dma, |
4bc48c97 | 793 | unsigned length, unsigned chain, unsigned node) |
c71fc37c | 794 | { |
f6bafc6a | 795 | struct dwc3_trb *trb; |
6b9018d4 FB |
796 | struct dwc3 *dwc = dep->dwc; |
797 | struct usb_gadget *gadget = &dwc->gadget; | |
798 | enum usb_device_speed speed = gadget->speed; | |
c71fc37c | 799 | |
4bc48c97 | 800 | dwc3_trace(trace_dwc3_gadget, "%s: req %p dma %08llx length %d%s", |
eeb720fb | 801 | dep->name, req, (unsigned long long) dma, |
4bc48c97 | 802 | length, chain ? " chain" : ""); |
915e202a | 803 | |
4faf7550 | 804 | trb = &dep->trb_pool[dep->trb_enqueue]; |
c71fc37c | 805 | |
eeb720fb | 806 | if (!req->trb) { |
aa3342c8 | 807 | dwc3_gadget_move_started_request(req); |
f6bafc6a FB |
808 | req->trb = trb; |
809 | req->trb_dma = dwc3_trb_dma_offset(dep, trb); | |
4faf7550 | 810 | req->first_trb_index = dep->trb_enqueue; |
a9c3ca5f | 811 | dep->queued_requests++; |
eeb720fb | 812 | } |
c71fc37c | 813 | |
ef966b9d | 814 | dwc3_ep_inc_enq(dep); |
e5ba5ec8 | 815 | |
f6bafc6a FB |
816 | trb->size = DWC3_TRB_SIZE_LENGTH(length); |
817 | trb->bpl = lower_32_bits(dma); | |
818 | trb->bph = upper_32_bits(dma); | |
c71fc37c | 819 | |
16e78db7 | 820 | switch (usb_endpoint_type(dep->endpoint.desc)) { |
c71fc37c | 821 | case USB_ENDPOINT_XFER_CONTROL: |
f6bafc6a | 822 | trb->ctrl = DWC3_TRBCTL_CONTROL_SETUP; |
c71fc37c FB |
823 | break; |
824 | ||
825 | case USB_ENDPOINT_XFER_ISOC: | |
6b9018d4 | 826 | if (!node) { |
e5ba5ec8 | 827 | trb->ctrl = DWC3_TRBCTL_ISOCHRONOUS_FIRST; |
6b9018d4 FB |
828 | |
829 | if (speed == USB_SPEED_HIGH) { | |
830 | struct usb_ep *ep = &dep->endpoint; | |
831 | trb->size |= DWC3_TRB_SIZE_PCM1(ep->mult - 1); | |
832 | } | |
833 | } else { | |
e5ba5ec8 | 834 | trb->ctrl = DWC3_TRBCTL_ISOCHRONOUS; |
6b9018d4 | 835 | } |
ca4d44ea FB |
836 | |
837 | /* always enable Interrupt on Missed ISOC */ | |
838 | trb->ctrl |= DWC3_TRB_CTRL_ISP_IMI; | |
c71fc37c FB |
839 | break; |
840 | ||
841 | case USB_ENDPOINT_XFER_BULK: | |
842 | case USB_ENDPOINT_XFER_INT: | |
f6bafc6a | 843 | trb->ctrl = DWC3_TRBCTL_NORMAL; |
c71fc37c FB |
844 | break; |
845 | default: | |
846 | /* | |
847 | * This is only possible with faulty memory because we | |
848 | * checked it already :) | |
849 | */ | |
850 | BUG(); | |
851 | } | |
852 | ||
ca4d44ea FB |
853 | /* always enable Continue on Short Packet */ |
854 | trb->ctrl |= DWC3_TRB_CTRL_CSP; | |
f3af3651 | 855 | |
2c78c029 FB |
856 | if ((!req->request.no_interrupt && !chain) || |
857 | (dwc3_calc_trbs_left(dep) == 0)) | |
ca4d44ea | 858 | trb->ctrl |= DWC3_TRB_CTRL_IOC | DWC3_TRB_CTRL_ISP_IMI; |
f3af3651 | 859 | |
e5ba5ec8 PA |
860 | if (chain) |
861 | trb->ctrl |= DWC3_TRB_CTRL_CHN; | |
862 | ||
16e78db7 | 863 | if (usb_endpoint_xfer_bulk(dep->endpoint.desc) && dep->stream_capable) |
f6bafc6a | 864 | trb->ctrl |= DWC3_TRB_CTRL_SID_SOFN(req->request.stream_id); |
c71fc37c | 865 | |
f6bafc6a | 866 | trb->ctrl |= DWC3_TRB_CTRL_HWO; |
2c4cbe6e FB |
867 | |
868 | trace_dwc3_prepare_trb(dep, trb); | |
c71fc37c FB |
869 | } |
870 | ||
361572b5 JY |
871 | /** |
872 | * dwc3_ep_prev_trb() - Returns the previous TRB in the ring | |
873 | * @dep: The endpoint with the TRB ring | |
874 | * @index: The index of the current TRB in the ring | |
875 | * | |
876 | * Returns the TRB prior to the one pointed to by the index. If the | |
877 | * index is 0, we will wrap backwards, skip the link TRB, and return | |
878 | * the one just before that. | |
879 | */ | |
880 | static struct dwc3_trb *dwc3_ep_prev_trb(struct dwc3_ep *dep, u8 index) | |
881 | { | |
45438a0c | 882 | u8 tmp = index; |
361572b5 | 883 | |
45438a0c FB |
884 | if (!tmp) |
885 | tmp = DWC3_TRB_NUM - 1; | |
361572b5 | 886 | |
45438a0c | 887 | return &dep->trb_pool[tmp - 1]; |
361572b5 JY |
888 | } |
889 | ||
c4233573 FB |
890 | static u32 dwc3_calc_trbs_left(struct dwc3_ep *dep) |
891 | { | |
892 | struct dwc3_trb *tmp; | |
32db3d94 | 893 | u8 trbs_left; |
c4233573 FB |
894 | |
895 | /* | |
896 | * If enqueue & dequeue are equal than it is either full or empty. | |
897 | * | |
898 | * One way to know for sure is if the TRB right before us has HWO bit | |
899 | * set or not. If it has, then we're definitely full and can't fit any | |
900 | * more transfers in our ring. | |
901 | */ | |
902 | if (dep->trb_enqueue == dep->trb_dequeue) { | |
361572b5 JY |
903 | tmp = dwc3_ep_prev_trb(dep, dep->trb_enqueue); |
904 | if (tmp->ctrl & DWC3_TRB_CTRL_HWO) | |
905 | return 0; | |
c4233573 FB |
906 | |
907 | return DWC3_TRB_NUM - 1; | |
908 | } | |
909 | ||
9d7aba77 | 910 | trbs_left = dep->trb_dequeue - dep->trb_enqueue; |
3de2685f | 911 | trbs_left &= (DWC3_TRB_NUM - 1); |
32db3d94 | 912 | |
9d7aba77 JY |
913 | if (dep->trb_dequeue < dep->trb_enqueue) |
914 | trbs_left--; | |
915 | ||
32db3d94 | 916 | return trbs_left; |
c4233573 FB |
917 | } |
918 | ||
5ee85d89 | 919 | static void dwc3_prepare_one_trb_sg(struct dwc3_ep *dep, |
7ae7df49 | 920 | struct dwc3_request *req) |
5ee85d89 | 921 | { |
1f512119 | 922 | struct scatterlist *sg = req->sg; |
5ee85d89 | 923 | struct scatterlist *s; |
5ee85d89 FB |
924 | unsigned int length; |
925 | dma_addr_t dma; | |
926 | int i; | |
927 | ||
1f512119 | 928 | for_each_sg(sg, s, req->num_pending_sgs, i) { |
5ee85d89 FB |
929 | unsigned chain = true; |
930 | ||
931 | length = sg_dma_len(s); | |
932 | dma = sg_dma_address(s); | |
933 | ||
4bc48c97 | 934 | if (sg_is_last(s)) |
5ee85d89 FB |
935 | chain = false; |
936 | ||
937 | dwc3_prepare_one_trb(dep, req, dma, length, | |
4bc48c97 | 938 | chain, i); |
5ee85d89 | 939 | |
7ae7df49 | 940 | if (!dwc3_calc_trbs_left(dep)) |
5ee85d89 FB |
941 | break; |
942 | } | |
943 | } | |
944 | ||
945 | static void dwc3_prepare_one_trb_linear(struct dwc3_ep *dep, | |
7ae7df49 | 946 | struct dwc3_request *req) |
5ee85d89 | 947 | { |
5ee85d89 FB |
948 | unsigned int length; |
949 | dma_addr_t dma; | |
950 | ||
951 | dma = req->request.dma; | |
952 | length = req->request.length; | |
953 | ||
5ee85d89 | 954 | dwc3_prepare_one_trb(dep, req, dma, length, |
4bc48c97 | 955 | false, 0); |
5ee85d89 FB |
956 | } |
957 | ||
72246da4 FB |
958 | /* |
959 | * dwc3_prepare_trbs - setup TRBs from requests | |
960 | * @dep: endpoint for which requests are being prepared | |
72246da4 | 961 | * |
1d046793 PZ |
962 | * The function goes through the requests list and sets up TRBs for the |
963 | * transfers. The function returns once there are no more TRBs available or | |
964 | * it runs out of requests. | |
72246da4 | 965 | */ |
c4233573 | 966 | static void dwc3_prepare_trbs(struct dwc3_ep *dep) |
72246da4 | 967 | { |
68e823e2 | 968 | struct dwc3_request *req, *n; |
72246da4 FB |
969 | |
970 | BUILD_BUG_ON_NOT_POWER_OF_2(DWC3_TRB_NUM); | |
971 | ||
7ae7df49 | 972 | if (!dwc3_calc_trbs_left(dep)) |
89bc856e | 973 | return; |
72246da4 | 974 | |
aa3342c8 | 975 | list_for_each_entry_safe(req, n, &dep->pending_list, list) { |
1f512119 | 976 | if (req->num_pending_sgs > 0) |
7ae7df49 | 977 | dwc3_prepare_one_trb_sg(dep, req); |
5ee85d89 | 978 | else |
7ae7df49 | 979 | dwc3_prepare_one_trb_linear(dep, req); |
72246da4 | 980 | |
7ae7df49 | 981 | if (!dwc3_calc_trbs_left(dep)) |
5ee85d89 | 982 | return; |
72246da4 | 983 | } |
72246da4 FB |
984 | } |
985 | ||
4fae2e3e | 986 | static int __dwc3_gadget_kick_transfer(struct dwc3_ep *dep, u16 cmd_param) |
72246da4 FB |
987 | { |
988 | struct dwc3_gadget_ep_cmd_params params; | |
989 | struct dwc3_request *req; | |
990 | struct dwc3 *dwc = dep->dwc; | |
4fae2e3e | 991 | int starting; |
72246da4 FB |
992 | int ret; |
993 | u32 cmd; | |
994 | ||
4fae2e3e | 995 | starting = !(dep->flags & DWC3_EP_BUSY); |
72246da4 | 996 | |
4fae2e3e FB |
997 | dwc3_prepare_trbs(dep); |
998 | req = next_request(&dep->started_list); | |
72246da4 FB |
999 | if (!req) { |
1000 | dep->flags |= DWC3_EP_PENDING_REQUEST; | |
1001 | return 0; | |
1002 | } | |
1003 | ||
1004 | memset(¶ms, 0, sizeof(params)); | |
72246da4 | 1005 | |
4fae2e3e | 1006 | if (starting) { |
1877d6c9 PA |
1007 | params.param0 = upper_32_bits(req->trb_dma); |
1008 | params.param1 = lower_32_bits(req->trb_dma); | |
b6b1c6db FB |
1009 | cmd = DWC3_DEPCMD_STARTTRANSFER | |
1010 | DWC3_DEPCMD_PARAM(cmd_param); | |
1877d6c9 | 1011 | } else { |
b6b1c6db FB |
1012 | cmd = DWC3_DEPCMD_UPDATETRANSFER | |
1013 | DWC3_DEPCMD_PARAM(dep->resource_index); | |
1877d6c9 | 1014 | } |
72246da4 | 1015 | |
2cd4718d | 1016 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
72246da4 | 1017 | if (ret < 0) { |
72246da4 FB |
1018 | /* |
1019 | * FIXME we need to iterate over the list of requests | |
1020 | * here and stop, unmap, free and del each of the linked | |
1d046793 | 1021 | * requests instead of what we do now. |
72246da4 | 1022 | */ |
0fc9a1be FB |
1023 | usb_gadget_unmap_request(&dwc->gadget, &req->request, |
1024 | req->direction); | |
72246da4 FB |
1025 | list_del(&req->list); |
1026 | return ret; | |
1027 | } | |
1028 | ||
1029 | dep->flags |= DWC3_EP_BUSY; | |
25b8ff68 | 1030 | |
4fae2e3e | 1031 | if (starting) { |
2eb88016 | 1032 | dep->resource_index = dwc3_gadget_ep_get_transfer_index(dep); |
b4996a86 | 1033 | WARN_ON_ONCE(!dep->resource_index); |
f898ae09 | 1034 | } |
25b8ff68 | 1035 | |
72246da4 FB |
1036 | return 0; |
1037 | } | |
1038 | ||
d6d6ec7b PA |
1039 | static void __dwc3_gadget_start_isoc(struct dwc3 *dwc, |
1040 | struct dwc3_ep *dep, u32 cur_uf) | |
1041 | { | |
1042 | u32 uf; | |
1043 | ||
aa3342c8 | 1044 | if (list_empty(&dep->pending_list)) { |
73815280 FB |
1045 | dwc3_trace(trace_dwc3_gadget, |
1046 | "ISOC ep %s run out for requests", | |
1047 | dep->name); | |
f4a53c55 | 1048 | dep->flags |= DWC3_EP_PENDING_REQUEST; |
d6d6ec7b PA |
1049 | return; |
1050 | } | |
1051 | ||
1052 | /* 4 micro frames in the future */ | |
1053 | uf = cur_uf + dep->interval * 4; | |
1054 | ||
4fae2e3e | 1055 | __dwc3_gadget_kick_transfer(dep, uf); |
d6d6ec7b PA |
1056 | } |
1057 | ||
1058 | static void dwc3_gadget_start_isoc(struct dwc3 *dwc, | |
1059 | struct dwc3_ep *dep, const struct dwc3_event_depevt *event) | |
1060 | { | |
1061 | u32 cur_uf, mask; | |
1062 | ||
1063 | mask = ~(dep->interval - 1); | |
1064 | cur_uf = event->parameters & mask; | |
1065 | ||
1066 | __dwc3_gadget_start_isoc(dwc, dep, cur_uf); | |
1067 | } | |
1068 | ||
72246da4 FB |
1069 | static int __dwc3_gadget_ep_queue(struct dwc3_ep *dep, struct dwc3_request *req) |
1070 | { | |
0fc9a1be FB |
1071 | struct dwc3 *dwc = dep->dwc; |
1072 | int ret; | |
1073 | ||
bb423984 | 1074 | if (!dep->endpoint.desc) { |
ec5e795c | 1075 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 1076 | "trying to queue request %p to disabled %s", |
bb423984 FB |
1077 | &req->request, dep->endpoint.name); |
1078 | return -ESHUTDOWN; | |
1079 | } | |
1080 | ||
1081 | if (WARN(req->dep != dep, "request %p belongs to '%s'\n", | |
1082 | &req->request, req->dep->name)) { | |
60cfb37a | 1083 | dwc3_trace(trace_dwc3_gadget, "request %p belongs to '%s'", |
ec5e795c | 1084 | &req->request, req->dep->name); |
bb423984 FB |
1085 | return -EINVAL; |
1086 | } | |
1087 | ||
fc8bb91b FB |
1088 | pm_runtime_get(dwc->dev); |
1089 | ||
72246da4 FB |
1090 | req->request.actual = 0; |
1091 | req->request.status = -EINPROGRESS; | |
1092 | req->direction = dep->direction; | |
1093 | req->epnum = dep->number; | |
1094 | ||
fe84f522 FB |
1095 | trace_dwc3_ep_queue(req); |
1096 | ||
0fc9a1be FB |
1097 | ret = usb_gadget_map_request(&dwc->gadget, &req->request, |
1098 | dep->direction); | |
1099 | if (ret) | |
1100 | return ret; | |
1101 | ||
1f512119 FB |
1102 | req->sg = req->request.sg; |
1103 | req->num_pending_sgs = req->request.num_mapped_sgs; | |
89185916 | 1104 | |
aa3342c8 | 1105 | list_add_tail(&req->list, &dep->pending_list); |
72246da4 | 1106 | |
d889c23c FB |
1107 | /* |
1108 | * NOTICE: Isochronous endpoints should NEVER be prestarted. We must | |
1109 | * wait for a XferNotReady event so we will know what's the current | |
1110 | * (micro-)frame number. | |
1111 | * | |
1112 | * Without this trick, we are very, very likely gonna get Bus Expiry | |
1113 | * errors which will force us issue EndTransfer command. | |
1114 | */ | |
1115 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { | |
1116 | if ((dep->flags & DWC3_EP_PENDING_REQUEST) && | |
1117 | list_empty(&dep->started_list)) { | |
08a36b54 FB |
1118 | dwc3_stop_active_transfer(dwc, dep->number, true); |
1119 | dep->flags = DWC3_EP_ENABLED; | |
1120 | } | |
1121 | return 0; | |
a0925324 | 1122 | } |
72246da4 | 1123 | |
594e121f FB |
1124 | if (!dwc3_calc_trbs_left(dep)) |
1125 | return 0; | |
b997ada5 | 1126 | |
08a36b54 | 1127 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
a8f32817 | 1128 | if (ret && ret != -EBUSY) |
ec5e795c | 1129 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 1130 | "%s: failed to kick transfers", |
a8f32817 FB |
1131 | dep->name); |
1132 | if (ret == -EBUSY) | |
1133 | ret = 0; | |
1134 | ||
1135 | return ret; | |
72246da4 FB |
1136 | } |
1137 | ||
04c03d10 FB |
1138 | static void __dwc3_gadget_ep_zlp_complete(struct usb_ep *ep, |
1139 | struct usb_request *request) | |
1140 | { | |
1141 | dwc3_gadget_ep_free_request(ep, request); | |
1142 | } | |
1143 | ||
1144 | static int __dwc3_gadget_ep_queue_zlp(struct dwc3 *dwc, struct dwc3_ep *dep) | |
1145 | { | |
1146 | struct dwc3_request *req; | |
1147 | struct usb_request *request; | |
1148 | struct usb_ep *ep = &dep->endpoint; | |
1149 | ||
60cfb37a | 1150 | dwc3_trace(trace_dwc3_gadget, "queueing ZLP"); |
04c03d10 FB |
1151 | request = dwc3_gadget_ep_alloc_request(ep, GFP_ATOMIC); |
1152 | if (!request) | |
1153 | return -ENOMEM; | |
1154 | ||
1155 | request->length = 0; | |
1156 | request->buf = dwc->zlp_buf; | |
1157 | request->complete = __dwc3_gadget_ep_zlp_complete; | |
1158 | ||
1159 | req = to_dwc3_request(request); | |
1160 | ||
1161 | return __dwc3_gadget_ep_queue(dep, req); | |
1162 | } | |
1163 | ||
72246da4 FB |
1164 | static int dwc3_gadget_ep_queue(struct usb_ep *ep, struct usb_request *request, |
1165 | gfp_t gfp_flags) | |
1166 | { | |
1167 | struct dwc3_request *req = to_dwc3_request(request); | |
1168 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1169 | struct dwc3 *dwc = dep->dwc; | |
1170 | ||
1171 | unsigned long flags; | |
1172 | ||
1173 | int ret; | |
1174 | ||
fdee4eba | 1175 | spin_lock_irqsave(&dwc->lock, flags); |
72246da4 | 1176 | ret = __dwc3_gadget_ep_queue(dep, req); |
04c03d10 FB |
1177 | |
1178 | /* | |
1179 | * Okay, here's the thing, if gadget driver has requested for a ZLP by | |
1180 | * setting request->zero, instead of doing magic, we will just queue an | |
1181 | * extra usb_request ourselves so that it gets handled the same way as | |
1182 | * any other request. | |
1183 | */ | |
d9261898 JY |
1184 | if (ret == 0 && request->zero && request->length && |
1185 | (request->length % ep->maxpacket == 0)) | |
04c03d10 FB |
1186 | ret = __dwc3_gadget_ep_queue_zlp(dwc, dep); |
1187 | ||
72246da4 FB |
1188 | spin_unlock_irqrestore(&dwc->lock, flags); |
1189 | ||
1190 | return ret; | |
1191 | } | |
1192 | ||
1193 | static int dwc3_gadget_ep_dequeue(struct usb_ep *ep, | |
1194 | struct usb_request *request) | |
1195 | { | |
1196 | struct dwc3_request *req = to_dwc3_request(request); | |
1197 | struct dwc3_request *r = NULL; | |
1198 | ||
1199 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1200 | struct dwc3 *dwc = dep->dwc; | |
1201 | ||
1202 | unsigned long flags; | |
1203 | int ret = 0; | |
1204 | ||
2c4cbe6e FB |
1205 | trace_dwc3_ep_dequeue(req); |
1206 | ||
72246da4 FB |
1207 | spin_lock_irqsave(&dwc->lock, flags); |
1208 | ||
aa3342c8 | 1209 | list_for_each_entry(r, &dep->pending_list, list) { |
72246da4 FB |
1210 | if (r == req) |
1211 | break; | |
1212 | } | |
1213 | ||
1214 | if (r != req) { | |
aa3342c8 | 1215 | list_for_each_entry(r, &dep->started_list, list) { |
72246da4 FB |
1216 | if (r == req) |
1217 | break; | |
1218 | } | |
1219 | if (r == req) { | |
1220 | /* wait until it is processed */ | |
b992e681 | 1221 | dwc3_stop_active_transfer(dwc, dep->number, true); |
e8d4e8be | 1222 | goto out1; |
72246da4 FB |
1223 | } |
1224 | dev_err(dwc->dev, "request %p was not queued to %s\n", | |
1225 | request, ep->name); | |
1226 | ret = -EINVAL; | |
1227 | goto out0; | |
1228 | } | |
1229 | ||
e8d4e8be | 1230 | out1: |
72246da4 FB |
1231 | /* giveback the request */ |
1232 | dwc3_gadget_giveback(dep, req, -ECONNRESET); | |
1233 | ||
1234 | out0: | |
1235 | spin_unlock_irqrestore(&dwc->lock, flags); | |
1236 | ||
1237 | return ret; | |
1238 | } | |
1239 | ||
7a608559 | 1240 | int __dwc3_gadget_ep_set_halt(struct dwc3_ep *dep, int value, int protocol) |
72246da4 FB |
1241 | { |
1242 | struct dwc3_gadget_ep_cmd_params params; | |
1243 | struct dwc3 *dwc = dep->dwc; | |
1244 | int ret; | |
1245 | ||
5ad02fb8 FB |
1246 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
1247 | dev_err(dwc->dev, "%s is of Isochronous type\n", dep->name); | |
1248 | return -EINVAL; | |
1249 | } | |
1250 | ||
72246da4 FB |
1251 | memset(¶ms, 0x00, sizeof(params)); |
1252 | ||
1253 | if (value) { | |
69450c4d FB |
1254 | struct dwc3_trb *trb; |
1255 | ||
1256 | unsigned transfer_in_flight; | |
1257 | unsigned started; | |
1258 | ||
1259 | if (dep->number > 1) | |
1260 | trb = dwc3_ep_prev_trb(dep, dep->trb_enqueue); | |
1261 | else | |
1262 | trb = &dwc->ep0_trb[dep->trb_enqueue]; | |
1263 | ||
1264 | transfer_in_flight = trb->ctrl & DWC3_TRB_CTRL_HWO; | |
1265 | started = !list_empty(&dep->started_list); | |
1266 | ||
1267 | if (!protocol && ((dep->direction && transfer_in_flight) || | |
1268 | (!dep->direction && started))) { | |
ec5e795c | 1269 | dwc3_trace(trace_dwc3_gadget, |
052ba52e | 1270 | "%s: pending request, cannot halt", |
7a608559 FB |
1271 | dep->name); |
1272 | return -EAGAIN; | |
1273 | } | |
1274 | ||
2cd4718d FB |
1275 | ret = dwc3_send_gadget_ep_cmd(dep, DWC3_DEPCMD_SETSTALL, |
1276 | ¶ms); | |
72246da4 | 1277 | if (ret) |
3f89204b | 1278 | dev_err(dwc->dev, "failed to set STALL on %s\n", |
72246da4 FB |
1279 | dep->name); |
1280 | else | |
1281 | dep->flags |= DWC3_EP_STALL; | |
1282 | } else { | |
2cd4718d | 1283 | |
50c763f8 | 1284 | ret = dwc3_send_clear_stall_ep_cmd(dep); |
72246da4 | 1285 | if (ret) |
3f89204b | 1286 | dev_err(dwc->dev, "failed to clear STALL on %s\n", |
72246da4 FB |
1287 | dep->name); |
1288 | else | |
a535d81c | 1289 | dep->flags &= ~(DWC3_EP_STALL | DWC3_EP_WEDGE); |
72246da4 | 1290 | } |
5275455a | 1291 | |
72246da4 FB |
1292 | return ret; |
1293 | } | |
1294 | ||
1295 | static int dwc3_gadget_ep_set_halt(struct usb_ep *ep, int value) | |
1296 | { | |
1297 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
1298 | struct dwc3 *dwc = dep->dwc; | |
1299 | ||
1300 | unsigned long flags; | |
1301 | ||
1302 | int ret; | |
1303 | ||
1304 | spin_lock_irqsave(&dwc->lock, flags); | |
7a608559 | 1305 | ret = __dwc3_gadget_ep_set_halt(dep, value, false); |
72246da4 FB |
1306 | spin_unlock_irqrestore(&dwc->lock, flags); |
1307 | ||
1308 | return ret; | |
1309 | } | |
1310 | ||
1311 | static int dwc3_gadget_ep_set_wedge(struct usb_ep *ep) | |
1312 | { | |
1313 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
249a4569 PZ |
1314 | struct dwc3 *dwc = dep->dwc; |
1315 | unsigned long flags; | |
95aa4e8d | 1316 | int ret; |
72246da4 | 1317 | |
249a4569 | 1318 | spin_lock_irqsave(&dwc->lock, flags); |
72246da4 FB |
1319 | dep->flags |= DWC3_EP_WEDGE; |
1320 | ||
08f0d966 | 1321 | if (dep->number == 0 || dep->number == 1) |
95aa4e8d | 1322 | ret = __dwc3_gadget_ep0_set_halt(ep, 1); |
08f0d966 | 1323 | else |
7a608559 | 1324 | ret = __dwc3_gadget_ep_set_halt(dep, 1, false); |
95aa4e8d FB |
1325 | spin_unlock_irqrestore(&dwc->lock, flags); |
1326 | ||
1327 | return ret; | |
72246da4 FB |
1328 | } |
1329 | ||
1330 | /* -------------------------------------------------------------------------- */ | |
1331 | ||
1332 | static struct usb_endpoint_descriptor dwc3_gadget_ep0_desc = { | |
1333 | .bLength = USB_DT_ENDPOINT_SIZE, | |
1334 | .bDescriptorType = USB_DT_ENDPOINT, | |
1335 | .bmAttributes = USB_ENDPOINT_XFER_CONTROL, | |
1336 | }; | |
1337 | ||
1338 | static const struct usb_ep_ops dwc3_gadget_ep0_ops = { | |
1339 | .enable = dwc3_gadget_ep0_enable, | |
1340 | .disable = dwc3_gadget_ep0_disable, | |
1341 | .alloc_request = dwc3_gadget_ep_alloc_request, | |
1342 | .free_request = dwc3_gadget_ep_free_request, | |
1343 | .queue = dwc3_gadget_ep0_queue, | |
1344 | .dequeue = dwc3_gadget_ep_dequeue, | |
08f0d966 | 1345 | .set_halt = dwc3_gadget_ep0_set_halt, |
72246da4 FB |
1346 | .set_wedge = dwc3_gadget_ep_set_wedge, |
1347 | }; | |
1348 | ||
1349 | static const struct usb_ep_ops dwc3_gadget_ep_ops = { | |
1350 | .enable = dwc3_gadget_ep_enable, | |
1351 | .disable = dwc3_gadget_ep_disable, | |
1352 | .alloc_request = dwc3_gadget_ep_alloc_request, | |
1353 | .free_request = dwc3_gadget_ep_free_request, | |
1354 | .queue = dwc3_gadget_ep_queue, | |
1355 | .dequeue = dwc3_gadget_ep_dequeue, | |
1356 | .set_halt = dwc3_gadget_ep_set_halt, | |
1357 | .set_wedge = dwc3_gadget_ep_set_wedge, | |
1358 | }; | |
1359 | ||
1360 | /* -------------------------------------------------------------------------- */ | |
1361 | ||
1362 | static int dwc3_gadget_get_frame(struct usb_gadget *g) | |
1363 | { | |
1364 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1365 | u32 reg; | |
1366 | ||
1367 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
1368 | return DWC3_DSTS_SOFFN(reg); | |
1369 | } | |
1370 | ||
218ef7b6 | 1371 | static int __dwc3_gadget_wakeup(struct dwc3 *dwc) |
72246da4 | 1372 | { |
d6011f6f | 1373 | int retries; |
72246da4 | 1374 | |
218ef7b6 | 1375 | int ret; |
72246da4 FB |
1376 | u32 reg; |
1377 | ||
72246da4 FB |
1378 | u8 link_state; |
1379 | u8 speed; | |
1380 | ||
72246da4 FB |
1381 | /* |
1382 | * According to the Databook Remote wakeup request should | |
1383 | * be issued only when the device is in early suspend state. | |
1384 | * | |
1385 | * We can check that via USB Link State bits in DSTS register. | |
1386 | */ | |
1387 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
1388 | ||
1389 | speed = reg & DWC3_DSTS_CONNECTSPD; | |
ee5cd41c JY |
1390 | if ((speed == DWC3_DSTS_SUPERSPEED) || |
1391 | (speed == DWC3_DSTS_SUPERSPEED_PLUS)) { | |
60cfb37a | 1392 | dwc3_trace(trace_dwc3_gadget, "no wakeup on SuperSpeed"); |
6b742899 | 1393 | return 0; |
72246da4 FB |
1394 | } |
1395 | ||
1396 | link_state = DWC3_DSTS_USBLNKST(reg); | |
1397 | ||
1398 | switch (link_state) { | |
1399 | case DWC3_LINK_STATE_RX_DET: /* in HS, means Early Suspend */ | |
1400 | case DWC3_LINK_STATE_U3: /* in HS, means SUSPEND */ | |
1401 | break; | |
1402 | default: | |
ec5e795c | 1403 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 1404 | "can't wakeup from '%s'", |
ec5e795c | 1405 | dwc3_gadget_link_string(link_state)); |
218ef7b6 | 1406 | return -EINVAL; |
72246da4 FB |
1407 | } |
1408 | ||
8598bde7 FB |
1409 | ret = dwc3_gadget_set_link_state(dwc, DWC3_LINK_STATE_RECOV); |
1410 | if (ret < 0) { | |
1411 | dev_err(dwc->dev, "failed to put link in Recovery\n"); | |
218ef7b6 | 1412 | return ret; |
8598bde7 | 1413 | } |
72246da4 | 1414 | |
802fde98 PZ |
1415 | /* Recent versions do this automatically */ |
1416 | if (dwc->revision < DWC3_REVISION_194A) { | |
1417 | /* write zeroes to Link Change Request */ | |
fcc023c7 | 1418 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
802fde98 PZ |
1419 | reg &= ~DWC3_DCTL_ULSTCHNGREQ_MASK; |
1420 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
1421 | } | |
72246da4 | 1422 | |
1d046793 | 1423 | /* poll until Link State changes to ON */ |
d6011f6f | 1424 | retries = 20000; |
72246da4 | 1425 | |
d6011f6f | 1426 | while (retries--) { |
72246da4 FB |
1427 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); |
1428 | ||
1429 | /* in HS, means ON */ | |
1430 | if (DWC3_DSTS_USBLNKST(reg) == DWC3_LINK_STATE_U0) | |
1431 | break; | |
1432 | } | |
1433 | ||
1434 | if (DWC3_DSTS_USBLNKST(reg) != DWC3_LINK_STATE_U0) { | |
1435 | dev_err(dwc->dev, "failed to send remote wakeup\n"); | |
218ef7b6 | 1436 | return -EINVAL; |
72246da4 FB |
1437 | } |
1438 | ||
218ef7b6 FB |
1439 | return 0; |
1440 | } | |
1441 | ||
1442 | static int dwc3_gadget_wakeup(struct usb_gadget *g) | |
1443 | { | |
1444 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1445 | unsigned long flags; | |
1446 | int ret; | |
1447 | ||
1448 | spin_lock_irqsave(&dwc->lock, flags); | |
1449 | ret = __dwc3_gadget_wakeup(dwc); | |
72246da4 FB |
1450 | spin_unlock_irqrestore(&dwc->lock, flags); |
1451 | ||
1452 | return ret; | |
1453 | } | |
1454 | ||
1455 | static int dwc3_gadget_set_selfpowered(struct usb_gadget *g, | |
1456 | int is_selfpowered) | |
1457 | { | |
1458 | struct dwc3 *dwc = gadget_to_dwc(g); | |
249a4569 | 1459 | unsigned long flags; |
72246da4 | 1460 | |
249a4569 | 1461 | spin_lock_irqsave(&dwc->lock, flags); |
bcdea503 | 1462 | g->is_selfpowered = !!is_selfpowered; |
249a4569 | 1463 | spin_unlock_irqrestore(&dwc->lock, flags); |
72246da4 FB |
1464 | |
1465 | return 0; | |
1466 | } | |
1467 | ||
7b2a0368 | 1468 | static int dwc3_gadget_run_stop(struct dwc3 *dwc, int is_on, int suspend) |
72246da4 FB |
1469 | { |
1470 | u32 reg; | |
61d58242 | 1471 | u32 timeout = 500; |
72246da4 | 1472 | |
fc8bb91b FB |
1473 | if (pm_runtime_suspended(dwc->dev)) |
1474 | return 0; | |
1475 | ||
72246da4 | 1476 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
8db7ed15 | 1477 | if (is_on) { |
802fde98 PZ |
1478 | if (dwc->revision <= DWC3_REVISION_187A) { |
1479 | reg &= ~DWC3_DCTL_TRGTULST_MASK; | |
1480 | reg |= DWC3_DCTL_TRGTULST_RX_DET; | |
1481 | } | |
1482 | ||
1483 | if (dwc->revision >= DWC3_REVISION_194A) | |
1484 | reg &= ~DWC3_DCTL_KEEP_CONNECT; | |
1485 | reg |= DWC3_DCTL_RUN_STOP; | |
7b2a0368 FB |
1486 | |
1487 | if (dwc->has_hibernation) | |
1488 | reg |= DWC3_DCTL_KEEP_CONNECT; | |
1489 | ||
9fcb3bd8 | 1490 | dwc->pullups_connected = true; |
8db7ed15 | 1491 | } else { |
72246da4 | 1492 | reg &= ~DWC3_DCTL_RUN_STOP; |
7b2a0368 FB |
1493 | |
1494 | if (dwc->has_hibernation && !suspend) | |
1495 | reg &= ~DWC3_DCTL_KEEP_CONNECT; | |
1496 | ||
9fcb3bd8 | 1497 | dwc->pullups_connected = false; |
8db7ed15 | 1498 | } |
72246da4 FB |
1499 | |
1500 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
1501 | ||
1502 | do { | |
1503 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); | |
b6d4e16e FB |
1504 | reg &= DWC3_DSTS_DEVCTRLHLT; |
1505 | } while (--timeout && !(!is_on ^ !reg)); | |
f2df679b FB |
1506 | |
1507 | if (!timeout) | |
1508 | return -ETIMEDOUT; | |
72246da4 | 1509 | |
73815280 | 1510 | dwc3_trace(trace_dwc3_gadget, "gadget %s data soft-%s", |
72246da4 FB |
1511 | dwc->gadget_driver |
1512 | ? dwc->gadget_driver->function : "no-function", | |
1513 | is_on ? "connect" : "disconnect"); | |
6f17f74b PA |
1514 | |
1515 | return 0; | |
72246da4 FB |
1516 | } |
1517 | ||
1518 | static int dwc3_gadget_pullup(struct usb_gadget *g, int is_on) | |
1519 | { | |
1520 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1521 | unsigned long flags; | |
6f17f74b | 1522 | int ret; |
72246da4 FB |
1523 | |
1524 | is_on = !!is_on; | |
1525 | ||
1526 | spin_lock_irqsave(&dwc->lock, flags); | |
7b2a0368 | 1527 | ret = dwc3_gadget_run_stop(dwc, is_on, false); |
72246da4 FB |
1528 | spin_unlock_irqrestore(&dwc->lock, flags); |
1529 | ||
6f17f74b | 1530 | return ret; |
72246da4 FB |
1531 | } |
1532 | ||
8698e2ac FB |
1533 | static void dwc3_gadget_enable_irq(struct dwc3 *dwc) |
1534 | { | |
1535 | u32 reg; | |
1536 | ||
1537 | /* Enable all but Start and End of Frame IRQs */ | |
1538 | reg = (DWC3_DEVTEN_VNDRDEVTSTRCVEDEN | | |
1539 | DWC3_DEVTEN_EVNTOVERFLOWEN | | |
1540 | DWC3_DEVTEN_CMDCMPLTEN | | |
1541 | DWC3_DEVTEN_ERRTICERREN | | |
1542 | DWC3_DEVTEN_WKUPEVTEN | | |
1543 | DWC3_DEVTEN_ULSTCNGEN | | |
1544 | DWC3_DEVTEN_CONNECTDONEEN | | |
1545 | DWC3_DEVTEN_USBRSTEN | | |
1546 | DWC3_DEVTEN_DISCONNEVTEN); | |
1547 | ||
1548 | dwc3_writel(dwc->regs, DWC3_DEVTEN, reg); | |
1549 | } | |
1550 | ||
1551 | static void dwc3_gadget_disable_irq(struct dwc3 *dwc) | |
1552 | { | |
1553 | /* mask all interrupts */ | |
1554 | dwc3_writel(dwc->regs, DWC3_DEVTEN, 0x00); | |
1555 | } | |
1556 | ||
1557 | static irqreturn_t dwc3_interrupt(int irq, void *_dwc); | |
b15a762f | 1558 | static irqreturn_t dwc3_thread_interrupt(int irq, void *_dwc); |
8698e2ac | 1559 | |
4e99472b FB |
1560 | /** |
1561 | * dwc3_gadget_setup_nump - Calculate and initialize NUMP field of DCFG | |
1562 | * dwc: pointer to our context structure | |
1563 | * | |
1564 | * The following looks like complex but it's actually very simple. In order to | |
1565 | * calculate the number of packets we can burst at once on OUT transfers, we're | |
1566 | * gonna use RxFIFO size. | |
1567 | * | |
1568 | * To calculate RxFIFO size we need two numbers: | |
1569 | * MDWIDTH = size, in bits, of the internal memory bus | |
1570 | * RAM2_DEPTH = depth, in MDWIDTH, of internal RAM2 (where RxFIFO sits) | |
1571 | * | |
1572 | * Given these two numbers, the formula is simple: | |
1573 | * | |
1574 | * RxFIFO Size = (RAM2_DEPTH * MDWIDTH / 8) - 24 - 16; | |
1575 | * | |
1576 | * 24 bytes is for 3x SETUP packets | |
1577 | * 16 bytes is a clock domain crossing tolerance | |
1578 | * | |
1579 | * Given RxFIFO Size, NUMP = RxFIFOSize / 1024; | |
1580 | */ | |
1581 | static void dwc3_gadget_setup_nump(struct dwc3 *dwc) | |
1582 | { | |
1583 | u32 ram2_depth; | |
1584 | u32 mdwidth; | |
1585 | u32 nump; | |
1586 | u32 reg; | |
1587 | ||
1588 | ram2_depth = DWC3_GHWPARAMS7_RAM2_DEPTH(dwc->hwparams.hwparams7); | |
1589 | mdwidth = DWC3_GHWPARAMS0_MDWIDTH(dwc->hwparams.hwparams0); | |
1590 | ||
1591 | nump = ((ram2_depth * mdwidth / 8) - 24 - 16) / 1024; | |
1592 | nump = min_t(u32, nump, 16); | |
1593 | ||
1594 | /* update NumP */ | |
1595 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); | |
1596 | reg &= ~DWC3_DCFG_NUMP_MASK; | |
1597 | reg |= nump << DWC3_DCFG_NUMP_SHIFT; | |
1598 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
1599 | } | |
1600 | ||
d7be2952 | 1601 | static int __dwc3_gadget_start(struct dwc3 *dwc) |
72246da4 | 1602 | { |
72246da4 | 1603 | struct dwc3_ep *dep; |
72246da4 FB |
1604 | int ret = 0; |
1605 | u32 reg; | |
1606 | ||
72246da4 FB |
1607 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); |
1608 | reg &= ~(DWC3_DCFG_SPEED_MASK); | |
07e7f47b FB |
1609 | |
1610 | /** | |
1611 | * WORKAROUND: DWC3 revision < 2.20a have an issue | |
1612 | * which would cause metastability state on Run/Stop | |
1613 | * bit if we try to force the IP to USB2-only mode. | |
1614 | * | |
1615 | * Because of that, we cannot configure the IP to any | |
1616 | * speed other than the SuperSpeed | |
1617 | * | |
1618 | * Refers to: | |
1619 | * | |
1620 | * STAR#9000525659: Clock Domain Crossing on DCTL in | |
1621 | * USB 2.0 Mode | |
1622 | */ | |
f7e846f0 | 1623 | if (dwc->revision < DWC3_REVISION_220A) { |
07e7f47b | 1624 | reg |= DWC3_DCFG_SUPERSPEED; |
f7e846f0 FB |
1625 | } else { |
1626 | switch (dwc->maximum_speed) { | |
1627 | case USB_SPEED_LOW: | |
2da9ad76 | 1628 | reg |= DWC3_DCFG_LOWSPEED; |
f7e846f0 FB |
1629 | break; |
1630 | case USB_SPEED_FULL: | |
2da9ad76 | 1631 | reg |= DWC3_DCFG_FULLSPEED1; |
f7e846f0 FB |
1632 | break; |
1633 | case USB_SPEED_HIGH: | |
2da9ad76 | 1634 | reg |= DWC3_DCFG_HIGHSPEED; |
f7e846f0 | 1635 | break; |
7580862b | 1636 | case USB_SPEED_SUPER_PLUS: |
2da9ad76 | 1637 | reg |= DWC3_DCFG_SUPERSPEED_PLUS; |
7580862b | 1638 | break; |
f7e846f0 | 1639 | default: |
77966eb8 JY |
1640 | dev_err(dwc->dev, "invalid dwc->maximum_speed (%d)\n", |
1641 | dwc->maximum_speed); | |
1642 | /* fall through */ | |
1643 | case USB_SPEED_SUPER: | |
1644 | reg |= DWC3_DCFG_SUPERSPEED; | |
1645 | break; | |
f7e846f0 FB |
1646 | } |
1647 | } | |
72246da4 FB |
1648 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); |
1649 | ||
2a58f9c1 FB |
1650 | /* |
1651 | * We are telling dwc3 that we want to use DCFG.NUMP as ACK TP's NUMP | |
1652 | * field instead of letting dwc3 itself calculate that automatically. | |
1653 | * | |
1654 | * This way, we maximize the chances that we'll be able to get several | |
1655 | * bursts of data without going through any sort of endpoint throttling. | |
1656 | */ | |
1657 | reg = dwc3_readl(dwc->regs, DWC3_GRXTHRCFG); | |
1658 | reg &= ~DWC3_GRXTHRCFG_PKTCNTSEL; | |
1659 | dwc3_writel(dwc->regs, DWC3_GRXTHRCFG, reg); | |
1660 | ||
4e99472b FB |
1661 | dwc3_gadget_setup_nump(dwc); |
1662 | ||
72246da4 FB |
1663 | /* Start with SuperSpeed Default */ |
1664 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); | |
1665 | ||
1666 | dep = dwc->eps[0]; | |
265b70a7 PZ |
1667 | ret = __dwc3_gadget_ep_enable(dep, &dwc3_gadget_ep0_desc, NULL, false, |
1668 | false); | |
72246da4 FB |
1669 | if (ret) { |
1670 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
d7be2952 | 1671 | goto err0; |
72246da4 FB |
1672 | } |
1673 | ||
1674 | dep = dwc->eps[1]; | |
265b70a7 PZ |
1675 | ret = __dwc3_gadget_ep_enable(dep, &dwc3_gadget_ep0_desc, NULL, false, |
1676 | false); | |
72246da4 FB |
1677 | if (ret) { |
1678 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
d7be2952 | 1679 | goto err1; |
72246da4 FB |
1680 | } |
1681 | ||
1682 | /* begin to receive SETUP packets */ | |
c7fcdeb2 | 1683 | dwc->ep0state = EP0_SETUP_PHASE; |
72246da4 FB |
1684 | dwc3_ep0_out_start(dwc); |
1685 | ||
8698e2ac FB |
1686 | dwc3_gadget_enable_irq(dwc); |
1687 | ||
72246da4 FB |
1688 | return 0; |
1689 | ||
b0d7ffd4 | 1690 | err1: |
d7be2952 | 1691 | __dwc3_gadget_ep_disable(dwc->eps[0]); |
b0d7ffd4 FB |
1692 | |
1693 | err0: | |
72246da4 FB |
1694 | return ret; |
1695 | } | |
1696 | ||
d7be2952 FB |
1697 | static int dwc3_gadget_start(struct usb_gadget *g, |
1698 | struct usb_gadget_driver *driver) | |
72246da4 FB |
1699 | { |
1700 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1701 | unsigned long flags; | |
d7be2952 | 1702 | int ret = 0; |
8698e2ac | 1703 | int irq; |
72246da4 | 1704 | |
9522def4 | 1705 | irq = dwc->irq_gadget; |
d7be2952 FB |
1706 | ret = request_threaded_irq(irq, dwc3_interrupt, dwc3_thread_interrupt, |
1707 | IRQF_SHARED, "dwc3", dwc->ev_buf); | |
1708 | if (ret) { | |
1709 | dev_err(dwc->dev, "failed to request irq #%d --> %d\n", | |
1710 | irq, ret); | |
1711 | goto err0; | |
1712 | } | |
1713 | ||
72246da4 | 1714 | spin_lock_irqsave(&dwc->lock, flags); |
d7be2952 FB |
1715 | if (dwc->gadget_driver) { |
1716 | dev_err(dwc->dev, "%s is already bound to %s\n", | |
1717 | dwc->gadget.name, | |
1718 | dwc->gadget_driver->driver.name); | |
1719 | ret = -EBUSY; | |
1720 | goto err1; | |
1721 | } | |
1722 | ||
1723 | dwc->gadget_driver = driver; | |
1724 | ||
fc8bb91b FB |
1725 | if (pm_runtime_active(dwc->dev)) |
1726 | __dwc3_gadget_start(dwc); | |
1727 | ||
d7be2952 FB |
1728 | spin_unlock_irqrestore(&dwc->lock, flags); |
1729 | ||
1730 | return 0; | |
1731 | ||
1732 | err1: | |
1733 | spin_unlock_irqrestore(&dwc->lock, flags); | |
1734 | free_irq(irq, dwc); | |
1735 | ||
1736 | err0: | |
1737 | return ret; | |
1738 | } | |
72246da4 | 1739 | |
d7be2952 FB |
1740 | static void __dwc3_gadget_stop(struct dwc3 *dwc) |
1741 | { | |
da1410be BW |
1742 | if (pm_runtime_suspended(dwc->dev)) |
1743 | return; | |
1744 | ||
8698e2ac | 1745 | dwc3_gadget_disable_irq(dwc); |
72246da4 FB |
1746 | __dwc3_gadget_ep_disable(dwc->eps[0]); |
1747 | __dwc3_gadget_ep_disable(dwc->eps[1]); | |
d7be2952 | 1748 | } |
72246da4 | 1749 | |
d7be2952 FB |
1750 | static int dwc3_gadget_stop(struct usb_gadget *g) |
1751 | { | |
1752 | struct dwc3 *dwc = gadget_to_dwc(g); | |
1753 | unsigned long flags; | |
72246da4 | 1754 | |
d7be2952 FB |
1755 | spin_lock_irqsave(&dwc->lock, flags); |
1756 | __dwc3_gadget_stop(dwc); | |
1757 | dwc->gadget_driver = NULL; | |
72246da4 FB |
1758 | spin_unlock_irqrestore(&dwc->lock, flags); |
1759 | ||
3f308d17 | 1760 | free_irq(dwc->irq_gadget, dwc->ev_buf); |
b0d7ffd4 | 1761 | |
72246da4 FB |
1762 | return 0; |
1763 | } | |
802fde98 | 1764 | |
72246da4 FB |
1765 | static const struct usb_gadget_ops dwc3_gadget_ops = { |
1766 | .get_frame = dwc3_gadget_get_frame, | |
1767 | .wakeup = dwc3_gadget_wakeup, | |
1768 | .set_selfpowered = dwc3_gadget_set_selfpowered, | |
1769 | .pullup = dwc3_gadget_pullup, | |
1770 | .udc_start = dwc3_gadget_start, | |
1771 | .udc_stop = dwc3_gadget_stop, | |
1772 | }; | |
1773 | ||
1774 | /* -------------------------------------------------------------------------- */ | |
1775 | ||
6a1e3ef4 FB |
1776 | static int dwc3_gadget_init_hw_endpoints(struct dwc3 *dwc, |
1777 | u8 num, u32 direction) | |
72246da4 FB |
1778 | { |
1779 | struct dwc3_ep *dep; | |
6a1e3ef4 | 1780 | u8 i; |
72246da4 | 1781 | |
6a1e3ef4 | 1782 | for (i = 0; i < num; i++) { |
d07fa665 | 1783 | u8 epnum = (i << 1) | (direction ? 1 : 0); |
72246da4 | 1784 | |
72246da4 | 1785 | dep = kzalloc(sizeof(*dep), GFP_KERNEL); |
734d5a53 | 1786 | if (!dep) |
72246da4 | 1787 | return -ENOMEM; |
72246da4 FB |
1788 | |
1789 | dep->dwc = dwc; | |
1790 | dep->number = epnum; | |
9aa62ae4 | 1791 | dep->direction = !!direction; |
2eb88016 | 1792 | dep->regs = dwc->regs + DWC3_DEP_BASE(epnum); |
72246da4 FB |
1793 | dwc->eps[epnum] = dep; |
1794 | ||
1795 | snprintf(dep->name, sizeof(dep->name), "ep%d%s", epnum >> 1, | |
1796 | (epnum & 1) ? "in" : "out"); | |
6a1e3ef4 | 1797 | |
72246da4 | 1798 | dep->endpoint.name = dep->name; |
74674cbf | 1799 | spin_lock_init(&dep->lock); |
72246da4 | 1800 | |
73815280 | 1801 | dwc3_trace(trace_dwc3_gadget, "initializing %s", dep->name); |
653df35e | 1802 | |
72246da4 | 1803 | if (epnum == 0 || epnum == 1) { |
e117e742 | 1804 | usb_ep_set_maxpacket_limit(&dep->endpoint, 512); |
6048e4c6 | 1805 | dep->endpoint.maxburst = 1; |
72246da4 FB |
1806 | dep->endpoint.ops = &dwc3_gadget_ep0_ops; |
1807 | if (!epnum) | |
1808 | dwc->gadget.ep0 = &dep->endpoint; | |
1809 | } else { | |
1810 | int ret; | |
1811 | ||
e117e742 | 1812 | usb_ep_set_maxpacket_limit(&dep->endpoint, 1024); |
12d36c16 | 1813 | dep->endpoint.max_streams = 15; |
72246da4 FB |
1814 | dep->endpoint.ops = &dwc3_gadget_ep_ops; |
1815 | list_add_tail(&dep->endpoint.ep_list, | |
1816 | &dwc->gadget.ep_list); | |
1817 | ||
1818 | ret = dwc3_alloc_trb_pool(dep); | |
25b8ff68 | 1819 | if (ret) |
72246da4 | 1820 | return ret; |
72246da4 | 1821 | } |
25b8ff68 | 1822 | |
a474d3b7 RB |
1823 | if (epnum == 0 || epnum == 1) { |
1824 | dep->endpoint.caps.type_control = true; | |
1825 | } else { | |
1826 | dep->endpoint.caps.type_iso = true; | |
1827 | dep->endpoint.caps.type_bulk = true; | |
1828 | dep->endpoint.caps.type_int = true; | |
1829 | } | |
1830 | ||
1831 | dep->endpoint.caps.dir_in = !!direction; | |
1832 | dep->endpoint.caps.dir_out = !direction; | |
1833 | ||
aa3342c8 FB |
1834 | INIT_LIST_HEAD(&dep->pending_list); |
1835 | INIT_LIST_HEAD(&dep->started_list); | |
72246da4 FB |
1836 | } |
1837 | ||
1838 | return 0; | |
1839 | } | |
1840 | ||
6a1e3ef4 FB |
1841 | static int dwc3_gadget_init_endpoints(struct dwc3 *dwc) |
1842 | { | |
1843 | int ret; | |
1844 | ||
1845 | INIT_LIST_HEAD(&dwc->gadget.ep_list); | |
1846 | ||
1847 | ret = dwc3_gadget_init_hw_endpoints(dwc, dwc->num_out_eps, 0); | |
1848 | if (ret < 0) { | |
73815280 FB |
1849 | dwc3_trace(trace_dwc3_gadget, |
1850 | "failed to allocate OUT endpoints"); | |
6a1e3ef4 FB |
1851 | return ret; |
1852 | } | |
1853 | ||
1854 | ret = dwc3_gadget_init_hw_endpoints(dwc, dwc->num_in_eps, 1); | |
1855 | if (ret < 0) { | |
73815280 FB |
1856 | dwc3_trace(trace_dwc3_gadget, |
1857 | "failed to allocate IN endpoints"); | |
6a1e3ef4 FB |
1858 | return ret; |
1859 | } | |
1860 | ||
1861 | return 0; | |
1862 | } | |
1863 | ||
72246da4 FB |
1864 | static void dwc3_gadget_free_endpoints(struct dwc3 *dwc) |
1865 | { | |
1866 | struct dwc3_ep *dep; | |
1867 | u8 epnum; | |
1868 | ||
1869 | for (epnum = 0; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
1870 | dep = dwc->eps[epnum]; | |
6a1e3ef4 FB |
1871 | if (!dep) |
1872 | continue; | |
5bf8fae3 GC |
1873 | /* |
1874 | * Physical endpoints 0 and 1 are special; they form the | |
1875 | * bi-directional USB endpoint 0. | |
1876 | * | |
1877 | * For those two physical endpoints, we don't allocate a TRB | |
1878 | * pool nor do we add them the endpoints list. Due to that, we | |
1879 | * shouldn't do these two operations otherwise we would end up | |
1880 | * with all sorts of bugs when removing dwc3.ko. | |
1881 | */ | |
1882 | if (epnum != 0 && epnum != 1) { | |
1883 | dwc3_free_trb_pool(dep); | |
72246da4 | 1884 | list_del(&dep->endpoint.ep_list); |
5bf8fae3 | 1885 | } |
72246da4 FB |
1886 | |
1887 | kfree(dep); | |
1888 | } | |
1889 | } | |
1890 | ||
72246da4 | 1891 | /* -------------------------------------------------------------------------- */ |
e5caff68 | 1892 | |
e5ba5ec8 PA |
1893 | static int __dwc3_cleanup_done_trbs(struct dwc3 *dwc, struct dwc3_ep *dep, |
1894 | struct dwc3_request *req, struct dwc3_trb *trb, | |
e5b36ae2 FB |
1895 | const struct dwc3_event_depevt *event, int status, |
1896 | int chain) | |
72246da4 | 1897 | { |
72246da4 FB |
1898 | unsigned int count; |
1899 | unsigned int s_pkt = 0; | |
d6d6ec7b | 1900 | unsigned int trb_status; |
72246da4 | 1901 | |
dc55c67e | 1902 | dwc3_ep_inc_deq(dep); |
a9c3ca5f FB |
1903 | |
1904 | if (req->trb == trb) | |
1905 | dep->queued_requests--; | |
1906 | ||
2c4cbe6e FB |
1907 | trace_dwc3_complete_trb(dep, trb); |
1908 | ||
e5b36ae2 FB |
1909 | /* |
1910 | * If we're in the middle of series of chained TRBs and we | |
1911 | * receive a short transfer along the way, DWC3 will skip | |
1912 | * through all TRBs including the last TRB in the chain (the | |
1913 | * where CHN bit is zero. DWC3 will also avoid clearing HWO | |
1914 | * bit and SW has to do it manually. | |
1915 | * | |
1916 | * We're going to do that here to avoid problems of HW trying | |
1917 | * to use bogus TRBs for transfers. | |
1918 | */ | |
1919 | if (chain && (trb->ctrl & DWC3_TRB_CTRL_HWO)) | |
1920 | trb->ctrl &= ~DWC3_TRB_CTRL_HWO; | |
1921 | ||
e5ba5ec8 | 1922 | if ((trb->ctrl & DWC3_TRB_CTRL_HWO) && status != -ESHUTDOWN) |
a0ad85ae | 1923 | return 1; |
e5b36ae2 | 1924 | |
e5ba5ec8 | 1925 | count = trb->size & DWC3_TRB_SIZE_MASK; |
dc55c67e | 1926 | req->request.actual += count; |
e5ba5ec8 PA |
1927 | |
1928 | if (dep->direction) { | |
1929 | if (count) { | |
1930 | trb_status = DWC3_TRB_SIZE_TRBSTS(trb->size); | |
1931 | if (trb_status == DWC3_TRBSTS_MISSED_ISOC) { | |
ec5e795c | 1932 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 1933 | "%s: incomplete IN transfer", |
e5ba5ec8 PA |
1934 | dep->name); |
1935 | /* | |
1936 | * If missed isoc occurred and there is | |
1937 | * no request queued then issue END | |
1938 | * TRANSFER, so that core generates | |
1939 | * next xfernotready and we will issue | |
1940 | * a fresh START TRANSFER. | |
1941 | * If there are still queued request | |
1942 | * then wait, do not issue either END | |
1943 | * or UPDATE TRANSFER, just attach next | |
aa3342c8 | 1944 | * request in pending_list during |
e5ba5ec8 PA |
1945 | * giveback.If any future queued request |
1946 | * is successfully transferred then we | |
1947 | * will issue UPDATE TRANSFER for all | |
aa3342c8 | 1948 | * request in the pending_list. |
e5ba5ec8 PA |
1949 | */ |
1950 | dep->flags |= DWC3_EP_MISSED_ISOC; | |
1951 | } else { | |
1952 | dev_err(dwc->dev, "incomplete IN transfer %s\n", | |
1953 | dep->name); | |
1954 | status = -ECONNRESET; | |
1955 | } | |
1956 | } else { | |
1957 | dep->flags &= ~DWC3_EP_MISSED_ISOC; | |
1958 | } | |
1959 | } else { | |
1960 | if (count && (event->status & DEPEVT_STATUS_SHORT)) | |
1961 | s_pkt = 1; | |
1962 | } | |
1963 | ||
7c705dfe | 1964 | if (s_pkt && !chain) |
e5ba5ec8 | 1965 | return 1; |
f99f53f2 | 1966 | |
e5ba5ec8 PA |
1967 | if ((event->status & DEPEVT_STATUS_IOC) && |
1968 | (trb->ctrl & DWC3_TRB_CTRL_IOC)) | |
1969 | return 1; | |
f99f53f2 | 1970 | |
e5ba5ec8 PA |
1971 | return 0; |
1972 | } | |
1973 | ||
1974 | static int dwc3_cleanup_done_reqs(struct dwc3 *dwc, struct dwc3_ep *dep, | |
1975 | const struct dwc3_event_depevt *event, int status) | |
1976 | { | |
31162af4 | 1977 | struct dwc3_request *req, *n; |
e5ba5ec8 | 1978 | struct dwc3_trb *trb; |
d6e10bf2 | 1979 | bool ioc = false; |
e5ba5ec8 PA |
1980 | int ret; |
1981 | ||
31162af4 | 1982 | list_for_each_entry_safe(req, n, &dep->started_list, list) { |
1f512119 FB |
1983 | unsigned length; |
1984 | unsigned actual; | |
e5b36ae2 FB |
1985 | int chain; |
1986 | ||
1f512119 FB |
1987 | length = req->request.length; |
1988 | chain = req->num_pending_sgs > 0; | |
31162af4 | 1989 | if (chain) { |
1f512119 | 1990 | struct scatterlist *sg = req->sg; |
31162af4 | 1991 | struct scatterlist *s; |
1f512119 | 1992 | unsigned int pending = req->num_pending_sgs; |
31162af4 | 1993 | unsigned int i; |
c7de5734 | 1994 | |
1f512119 | 1995 | for_each_sg(sg, s, pending, i) { |
31162af4 | 1996 | trb = &dep->trb_pool[dep->trb_dequeue]; |
31162af4 | 1997 | |
1f512119 FB |
1998 | req->sg = sg_next(s); |
1999 | req->num_pending_sgs--; | |
2000 | ||
31162af4 FB |
2001 | ret = __dwc3_cleanup_done_trbs(dwc, dep, req, trb, |
2002 | event, status, chain); | |
1f512119 FB |
2003 | if (ret) |
2004 | break; | |
31162af4 FB |
2005 | } |
2006 | } else { | |
737f1ae2 | 2007 | trb = &dep->trb_pool[dep->trb_dequeue]; |
d115d705 | 2008 | ret = __dwc3_cleanup_done_trbs(dwc, dep, req, trb, |
e5b36ae2 | 2009 | event, status, chain); |
31162af4 | 2010 | } |
d115d705 | 2011 | |
c7de5734 FB |
2012 | /* |
2013 | * We assume here we will always receive the entire data block | |
2014 | * which we should receive. Meaning, if we program RX to | |
2015 | * receive 4K but we receive only 2K, we assume that's all we | |
2016 | * should receive and we simply bounce the request back to the | |
2017 | * gadget driver for further processing. | |
2018 | */ | |
1f512119 FB |
2019 | actual = length - req->request.actual; |
2020 | req->request.actual = actual; | |
2021 | ||
2022 | if (ret && chain && (actual < length) && req->num_pending_sgs) | |
2023 | return __dwc3_gadget_kick_transfer(dep, 0); | |
2024 | ||
d115d705 | 2025 | dwc3_gadget_giveback(dep, req, status); |
e5ba5ec8 | 2026 | |
d6e10bf2 AB |
2027 | if (ret) { |
2028 | if ((event->status & DEPEVT_STATUS_IOC) && | |
2029 | (trb->ctrl & DWC3_TRB_CTRL_IOC)) | |
2030 | ioc = true; | |
72246da4 | 2031 | break; |
d6e10bf2 | 2032 | } |
31162af4 | 2033 | } |
72246da4 | 2034 | |
4cb42217 FB |
2035 | /* |
2036 | * Our endpoint might get disabled by another thread during | |
2037 | * dwc3_gadget_giveback(). If that happens, we're just gonna return 1 | |
2038 | * early on so DWC3_EP_BUSY flag gets cleared | |
2039 | */ | |
2040 | if (!dep->endpoint.desc) | |
2041 | return 1; | |
2042 | ||
cdc359dd | 2043 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc) && |
aa3342c8 FB |
2044 | list_empty(&dep->started_list)) { |
2045 | if (list_empty(&dep->pending_list)) { | |
cdc359dd PA |
2046 | /* |
2047 | * If there is no entry in request list then do | |
2048 | * not issue END TRANSFER now. Just set PENDING | |
2049 | * flag, so that END TRANSFER is issued when an | |
2050 | * entry is added into request list. | |
2051 | */ | |
2052 | dep->flags = DWC3_EP_PENDING_REQUEST; | |
2053 | } else { | |
b992e681 | 2054 | dwc3_stop_active_transfer(dwc, dep->number, true); |
cdc359dd PA |
2055 | dep->flags = DWC3_EP_ENABLED; |
2056 | } | |
7efea86c PA |
2057 | return 1; |
2058 | } | |
2059 | ||
d6e10bf2 AB |
2060 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc) && ioc) |
2061 | return 0; | |
2062 | ||
72246da4 FB |
2063 | return 1; |
2064 | } | |
2065 | ||
2066 | static void dwc3_endpoint_transfer_complete(struct dwc3 *dwc, | |
029d97ff | 2067 | struct dwc3_ep *dep, const struct dwc3_event_depevt *event) |
72246da4 FB |
2068 | { |
2069 | unsigned status = 0; | |
2070 | int clean_busy; | |
e18b7975 FB |
2071 | u32 is_xfer_complete; |
2072 | ||
2073 | is_xfer_complete = (event->endpoint_event == DWC3_DEPEVT_XFERCOMPLETE); | |
72246da4 FB |
2074 | |
2075 | if (event->status & DEPEVT_STATUS_BUSERR) | |
2076 | status = -ECONNRESET; | |
2077 | ||
1d046793 | 2078 | clean_busy = dwc3_cleanup_done_reqs(dwc, dep, event, status); |
4cb42217 | 2079 | if (clean_busy && (!dep->endpoint.desc || is_xfer_complete || |
e18b7975 | 2080 | usb_endpoint_xfer_isoc(dep->endpoint.desc))) |
72246da4 | 2081 | dep->flags &= ~DWC3_EP_BUSY; |
fae2b904 FB |
2082 | |
2083 | /* | |
2084 | * WORKAROUND: This is the 2nd half of U1/U2 -> U0 workaround. | |
2085 | * See dwc3_gadget_linksts_change_interrupt() for 1st half. | |
2086 | */ | |
2087 | if (dwc->revision < DWC3_REVISION_183A) { | |
2088 | u32 reg; | |
2089 | int i; | |
2090 | ||
2091 | for (i = 0; i < DWC3_ENDPOINTS_NUM; i++) { | |
348e026f | 2092 | dep = dwc->eps[i]; |
fae2b904 FB |
2093 | |
2094 | if (!(dep->flags & DWC3_EP_ENABLED)) | |
2095 | continue; | |
2096 | ||
aa3342c8 | 2097 | if (!list_empty(&dep->started_list)) |
fae2b904 FB |
2098 | return; |
2099 | } | |
2100 | ||
2101 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2102 | reg |= dwc->u1u2; | |
2103 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2104 | ||
2105 | dwc->u1u2 = 0; | |
2106 | } | |
8a1a9c9e | 2107 | |
4cb42217 FB |
2108 | /* |
2109 | * Our endpoint might get disabled by another thread during | |
2110 | * dwc3_gadget_giveback(). If that happens, we're just gonna return 1 | |
2111 | * early on so DWC3_EP_BUSY flag gets cleared | |
2112 | */ | |
2113 | if (!dep->endpoint.desc) | |
2114 | return; | |
2115 | ||
e6e709b7 | 2116 | if (!usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
8a1a9c9e FB |
2117 | int ret; |
2118 | ||
4fae2e3e | 2119 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
8a1a9c9e FB |
2120 | if (!ret || ret == -EBUSY) |
2121 | return; | |
2122 | } | |
72246da4 FB |
2123 | } |
2124 | ||
72246da4 FB |
2125 | static void dwc3_endpoint_interrupt(struct dwc3 *dwc, |
2126 | const struct dwc3_event_depevt *event) | |
2127 | { | |
2128 | struct dwc3_ep *dep; | |
2129 | u8 epnum = event->endpoint_number; | |
2130 | ||
2131 | dep = dwc->eps[epnum]; | |
2132 | ||
3336abb5 FB |
2133 | if (!(dep->flags & DWC3_EP_ENABLED)) |
2134 | return; | |
2135 | ||
72246da4 FB |
2136 | if (epnum == 0 || epnum == 1) { |
2137 | dwc3_ep0_interrupt(dwc, event); | |
2138 | return; | |
2139 | } | |
2140 | ||
2141 | switch (event->endpoint_event) { | |
2142 | case DWC3_DEPEVT_XFERCOMPLETE: | |
b4996a86 | 2143 | dep->resource_index = 0; |
c2df85ca | 2144 | |
16e78db7 | 2145 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
ec5e795c | 2146 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 2147 | "%s is an Isochronous endpoint", |
72246da4 FB |
2148 | dep->name); |
2149 | return; | |
2150 | } | |
2151 | ||
029d97ff | 2152 | dwc3_endpoint_transfer_complete(dwc, dep, event); |
72246da4 FB |
2153 | break; |
2154 | case DWC3_DEPEVT_XFERINPROGRESS: | |
029d97ff | 2155 | dwc3_endpoint_transfer_complete(dwc, dep, event); |
72246da4 FB |
2156 | break; |
2157 | case DWC3_DEPEVT_XFERNOTREADY: | |
16e78db7 | 2158 | if (usb_endpoint_xfer_isoc(dep->endpoint.desc)) { |
72246da4 FB |
2159 | dwc3_gadget_start_isoc(dwc, dep, event); |
2160 | } else { | |
6bb4fe12 | 2161 | int active; |
72246da4 FB |
2162 | int ret; |
2163 | ||
6bb4fe12 FB |
2164 | active = event->status & DEPEVT_STATUS_TRANSFER_ACTIVE; |
2165 | ||
73815280 | 2166 | dwc3_trace(trace_dwc3_gadget, "%s: reason %s", |
6bb4fe12 | 2167 | dep->name, active ? "Transfer Active" |
72246da4 FB |
2168 | : "Transfer Not Active"); |
2169 | ||
4fae2e3e | 2170 | ret = __dwc3_gadget_kick_transfer(dep, 0); |
72246da4 FB |
2171 | if (!ret || ret == -EBUSY) |
2172 | return; | |
2173 | ||
ec5e795c | 2174 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 2175 | "%s: failed to kick transfers", |
72246da4 FB |
2176 | dep->name); |
2177 | } | |
2178 | ||
879631aa FB |
2179 | break; |
2180 | case DWC3_DEPEVT_STREAMEVT: | |
16e78db7 | 2181 | if (!usb_endpoint_xfer_bulk(dep->endpoint.desc)) { |
879631aa FB |
2182 | dev_err(dwc->dev, "Stream event for non-Bulk %s\n", |
2183 | dep->name); | |
2184 | return; | |
2185 | } | |
2186 | ||
2187 | switch (event->status) { | |
2188 | case DEPEVT_STREAMEVT_FOUND: | |
73815280 FB |
2189 | dwc3_trace(trace_dwc3_gadget, |
2190 | "Stream %d found and started", | |
879631aa FB |
2191 | event->parameters); |
2192 | ||
2193 | break; | |
2194 | case DEPEVT_STREAMEVT_NOTFOUND: | |
2195 | /* FALLTHROUGH */ | |
2196 | default: | |
ec5e795c | 2197 | dwc3_trace(trace_dwc3_gadget, |
60cfb37a | 2198 | "unable to find suitable stream"); |
879631aa | 2199 | } |
72246da4 FB |
2200 | break; |
2201 | case DWC3_DEPEVT_RXTXFIFOEVT: | |
60cfb37a | 2202 | dwc3_trace(trace_dwc3_gadget, "%s FIFO Overrun", dep->name); |
72246da4 | 2203 | break; |
72246da4 | 2204 | case DWC3_DEPEVT_EPCMDCMPLT: |
73815280 | 2205 | dwc3_trace(trace_dwc3_gadget, "Endpoint Command Complete"); |
72246da4 FB |
2206 | break; |
2207 | } | |
2208 | } | |
2209 | ||
2210 | static void dwc3_disconnect_gadget(struct dwc3 *dwc) | |
2211 | { | |
2212 | if (dwc->gadget_driver && dwc->gadget_driver->disconnect) { | |
2213 | spin_unlock(&dwc->lock); | |
2214 | dwc->gadget_driver->disconnect(&dwc->gadget); | |
2215 | spin_lock(&dwc->lock); | |
2216 | } | |
2217 | } | |
2218 | ||
bc5ba2e0 FB |
2219 | static void dwc3_suspend_gadget(struct dwc3 *dwc) |
2220 | { | |
73a30bfc | 2221 | if (dwc->gadget_driver && dwc->gadget_driver->suspend) { |
bc5ba2e0 FB |
2222 | spin_unlock(&dwc->lock); |
2223 | dwc->gadget_driver->suspend(&dwc->gadget); | |
2224 | spin_lock(&dwc->lock); | |
2225 | } | |
2226 | } | |
2227 | ||
2228 | static void dwc3_resume_gadget(struct dwc3 *dwc) | |
2229 | { | |
73a30bfc | 2230 | if (dwc->gadget_driver && dwc->gadget_driver->resume) { |
bc5ba2e0 FB |
2231 | spin_unlock(&dwc->lock); |
2232 | dwc->gadget_driver->resume(&dwc->gadget); | |
5c7b3b02 | 2233 | spin_lock(&dwc->lock); |
8e74475b FB |
2234 | } |
2235 | } | |
2236 | ||
2237 | static void dwc3_reset_gadget(struct dwc3 *dwc) | |
2238 | { | |
2239 | if (!dwc->gadget_driver) | |
2240 | return; | |
2241 | ||
2242 | if (dwc->gadget.speed != USB_SPEED_UNKNOWN) { | |
2243 | spin_unlock(&dwc->lock); | |
2244 | usb_gadget_udc_reset(&dwc->gadget, dwc->gadget_driver); | |
bc5ba2e0 FB |
2245 | spin_lock(&dwc->lock); |
2246 | } | |
2247 | } | |
2248 | ||
b992e681 | 2249 | static void dwc3_stop_active_transfer(struct dwc3 *dwc, u32 epnum, bool force) |
72246da4 FB |
2250 | { |
2251 | struct dwc3_ep *dep; | |
2252 | struct dwc3_gadget_ep_cmd_params params; | |
2253 | u32 cmd; | |
2254 | int ret; | |
2255 | ||
2256 | dep = dwc->eps[epnum]; | |
2257 | ||
b4996a86 | 2258 | if (!dep->resource_index) |
3daf74d7 PA |
2259 | return; |
2260 | ||
57911504 PA |
2261 | /* |
2262 | * NOTICE: We are violating what the Databook says about the | |
2263 | * EndTransfer command. Ideally we would _always_ wait for the | |
2264 | * EndTransfer Command Completion IRQ, but that's causing too | |
2265 | * much trouble synchronizing between us and gadget driver. | |
2266 | * | |
2267 | * We have discussed this with the IP Provider and it was | |
2268 | * suggested to giveback all requests here, but give HW some | |
2269 | * extra time to synchronize with the interconnect. We're using | |
dc93b41a | 2270 | * an arbitrary 100us delay for that. |
57911504 PA |
2271 | * |
2272 | * Note also that a similar handling was tested by Synopsys | |
2273 | * (thanks a lot Paul) and nothing bad has come out of it. | |
2274 | * In short, what we're doing is: | |
2275 | * | |
2276 | * - Issue EndTransfer WITH CMDIOC bit set | |
2277 | * - Wait 100us | |
06281d46 JY |
2278 | * |
2279 | * As of IP version 3.10a of the DWC_usb3 IP, the controller | |
2280 | * supports a mode to work around the above limitation. The | |
2281 | * software can poll the CMDACT bit in the DEPCMD register | |
2282 | * after issuing a EndTransfer command. This mode is enabled | |
2283 | * by writing GUCTL2[14]. This polling is already done in the | |
2284 | * dwc3_send_gadget_ep_cmd() function so if the mode is | |
2285 | * enabled, the EndTransfer command will have completed upon | |
2286 | * returning from this function and we don't need to delay for | |
2287 | * 100us. | |
2288 | * | |
2289 | * This mode is NOT available on the DWC_usb31 IP. | |
57911504 PA |
2290 | */ |
2291 | ||
3daf74d7 | 2292 | cmd = DWC3_DEPCMD_ENDTRANSFER; |
b992e681 PZ |
2293 | cmd |= force ? DWC3_DEPCMD_HIPRI_FORCERM : 0; |
2294 | cmd |= DWC3_DEPCMD_CMDIOC; | |
b4996a86 | 2295 | cmd |= DWC3_DEPCMD_PARAM(dep->resource_index); |
3daf74d7 | 2296 | memset(¶ms, 0, sizeof(params)); |
2cd4718d | 2297 | ret = dwc3_send_gadget_ep_cmd(dep, cmd, ¶ms); |
3daf74d7 | 2298 | WARN_ON_ONCE(ret); |
b4996a86 | 2299 | dep->resource_index = 0; |
041d81f4 | 2300 | dep->flags &= ~DWC3_EP_BUSY; |
06281d46 JY |
2301 | |
2302 | if (dwc3_is_usb31(dwc) || dwc->revision < DWC3_REVISION_310A) | |
2303 | udelay(100); | |
72246da4 FB |
2304 | } |
2305 | ||
2306 | static void dwc3_stop_active_transfers(struct dwc3 *dwc) | |
2307 | { | |
2308 | u32 epnum; | |
2309 | ||
2310 | for (epnum = 2; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
2311 | struct dwc3_ep *dep; | |
2312 | ||
2313 | dep = dwc->eps[epnum]; | |
6a1e3ef4 FB |
2314 | if (!dep) |
2315 | continue; | |
2316 | ||
72246da4 FB |
2317 | if (!(dep->flags & DWC3_EP_ENABLED)) |
2318 | continue; | |
2319 | ||
624407f9 | 2320 | dwc3_remove_requests(dwc, dep); |
72246da4 FB |
2321 | } |
2322 | } | |
2323 | ||
2324 | static void dwc3_clear_stall_all_ep(struct dwc3 *dwc) | |
2325 | { | |
2326 | u32 epnum; | |
2327 | ||
2328 | for (epnum = 1; epnum < DWC3_ENDPOINTS_NUM; epnum++) { | |
2329 | struct dwc3_ep *dep; | |
72246da4 FB |
2330 | int ret; |
2331 | ||
2332 | dep = dwc->eps[epnum]; | |
6a1e3ef4 FB |
2333 | if (!dep) |
2334 | continue; | |
72246da4 FB |
2335 | |
2336 | if (!(dep->flags & DWC3_EP_STALL)) | |
2337 | continue; | |
2338 | ||
2339 | dep->flags &= ~DWC3_EP_STALL; | |
2340 | ||
50c763f8 | 2341 | ret = dwc3_send_clear_stall_ep_cmd(dep); |
72246da4 FB |
2342 | WARN_ON_ONCE(ret); |
2343 | } | |
2344 | } | |
2345 | ||
2346 | static void dwc3_gadget_disconnect_interrupt(struct dwc3 *dwc) | |
2347 | { | |
c4430a26 FB |
2348 | int reg; |
2349 | ||
72246da4 FB |
2350 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); |
2351 | reg &= ~DWC3_DCTL_INITU1ENA; | |
2352 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2353 | ||
2354 | reg &= ~DWC3_DCTL_INITU2ENA; | |
2355 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
72246da4 | 2356 | |
72246da4 FB |
2357 | dwc3_disconnect_gadget(dwc); |
2358 | ||
2359 | dwc->gadget.speed = USB_SPEED_UNKNOWN; | |
df62df56 | 2360 | dwc->setup_packet_pending = false; |
06a374ed | 2361 | usb_gadget_set_state(&dwc->gadget, USB_STATE_NOTATTACHED); |
fc8bb91b FB |
2362 | |
2363 | dwc->connected = false; | |
72246da4 FB |
2364 | } |
2365 | ||
72246da4 FB |
2366 | static void dwc3_gadget_reset_interrupt(struct dwc3 *dwc) |
2367 | { | |
2368 | u32 reg; | |
2369 | ||
fc8bb91b FB |
2370 | dwc->connected = true; |
2371 | ||
df62df56 FB |
2372 | /* |
2373 | * WORKAROUND: DWC3 revisions <1.88a have an issue which | |
2374 | * would cause a missing Disconnect Event if there's a | |
2375 | * pending Setup Packet in the FIFO. | |
2376 | * | |
2377 | * There's no suggested workaround on the official Bug | |
2378 | * report, which states that "unless the driver/application | |
2379 | * is doing any special handling of a disconnect event, | |
2380 | * there is no functional issue". | |
2381 | * | |
2382 | * Unfortunately, it turns out that we _do_ some special | |
2383 | * handling of a disconnect event, namely complete all | |
2384 | * pending transfers, notify gadget driver of the | |
2385 | * disconnection, and so on. | |
2386 | * | |
2387 | * Our suggested workaround is to follow the Disconnect | |
2388 | * Event steps here, instead, based on a setup_packet_pending | |
b5d335e5 FB |
2389 | * flag. Such flag gets set whenever we have a SETUP_PENDING |
2390 | * status for EP0 TRBs and gets cleared on XferComplete for the | |
df62df56 FB |
2391 | * same endpoint. |
2392 | * | |
2393 | * Refers to: | |
2394 | * | |
2395 | * STAR#9000466709: RTL: Device : Disconnect event not | |
2396 | * generated if setup packet pending in FIFO | |
2397 | */ | |
2398 | if (dwc->revision < DWC3_REVISION_188A) { | |
2399 | if (dwc->setup_packet_pending) | |
2400 | dwc3_gadget_disconnect_interrupt(dwc); | |
2401 | } | |
2402 | ||
8e74475b | 2403 | dwc3_reset_gadget(dwc); |
72246da4 FB |
2404 | |
2405 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2406 | reg &= ~DWC3_DCTL_TSTCTRL_MASK; | |
2407 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
3b637367 | 2408 | dwc->test_mode = false; |
72246da4 FB |
2409 | |
2410 | dwc3_stop_active_transfers(dwc); | |
2411 | dwc3_clear_stall_all_ep(dwc); | |
2412 | ||
2413 | /* Reset device address to zero */ | |
2414 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); | |
2415 | reg &= ~(DWC3_DCFG_DEVADDR_MASK); | |
2416 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
72246da4 FB |
2417 | } |
2418 | ||
2419 | static void dwc3_update_ram_clk_sel(struct dwc3 *dwc, u32 speed) | |
2420 | { | |
2421 | u32 reg; | |
2422 | u32 usb30_clock = DWC3_GCTL_CLK_BUS; | |
2423 | ||
2424 | /* | |
2425 | * We change the clock only at SS but I dunno why I would want to do | |
2426 | * this. Maybe it becomes part of the power saving plan. | |
2427 | */ | |
2428 | ||
ee5cd41c JY |
2429 | if ((speed != DWC3_DSTS_SUPERSPEED) && |
2430 | (speed != DWC3_DSTS_SUPERSPEED_PLUS)) | |
72246da4 FB |
2431 | return; |
2432 | ||
2433 | /* | |
2434 | * RAMClkSel is reset to 0 after USB reset, so it must be reprogrammed | |
2435 | * each time on Connect Done. | |
2436 | */ | |
2437 | if (!usb30_clock) | |
2438 | return; | |
2439 | ||
2440 | reg = dwc3_readl(dwc->regs, DWC3_GCTL); | |
2441 | reg |= DWC3_GCTL_RAMCLKSEL(usb30_clock); | |
2442 | dwc3_writel(dwc->regs, DWC3_GCTL, reg); | |
2443 | } | |
2444 | ||
72246da4 FB |
2445 | static void dwc3_gadget_conndone_interrupt(struct dwc3 *dwc) |
2446 | { | |
72246da4 FB |
2447 | struct dwc3_ep *dep; |
2448 | int ret; | |
2449 | u32 reg; | |
2450 | u8 speed; | |
2451 | ||
72246da4 FB |
2452 | reg = dwc3_readl(dwc->regs, DWC3_DSTS); |
2453 | speed = reg & DWC3_DSTS_CONNECTSPD; | |
2454 | dwc->speed = speed; | |
2455 | ||
2456 | dwc3_update_ram_clk_sel(dwc, speed); | |
2457 | ||
2458 | switch (speed) { | |
2da9ad76 | 2459 | case DWC3_DSTS_SUPERSPEED_PLUS: |
7580862b JY |
2460 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); |
2461 | dwc->gadget.ep0->maxpacket = 512; | |
2462 | dwc->gadget.speed = USB_SPEED_SUPER_PLUS; | |
2463 | break; | |
2da9ad76 | 2464 | case DWC3_DSTS_SUPERSPEED: |
05870c5b FB |
2465 | /* |
2466 | * WORKAROUND: DWC3 revisions <1.90a have an issue which | |
2467 | * would cause a missing USB3 Reset event. | |
2468 | * | |
2469 | * In such situations, we should force a USB3 Reset | |
2470 | * event by calling our dwc3_gadget_reset_interrupt() | |
2471 | * routine. | |
2472 | * | |
2473 | * Refers to: | |
2474 | * | |
2475 | * STAR#9000483510: RTL: SS : USB3 reset event may | |
2476 | * not be generated always when the link enters poll | |
2477 | */ | |
2478 | if (dwc->revision < DWC3_REVISION_190A) | |
2479 | dwc3_gadget_reset_interrupt(dwc); | |
2480 | ||
72246da4 FB |
2481 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(512); |
2482 | dwc->gadget.ep0->maxpacket = 512; | |
2483 | dwc->gadget.speed = USB_SPEED_SUPER; | |
2484 | break; | |
2da9ad76 | 2485 | case DWC3_DSTS_HIGHSPEED: |
72246da4 FB |
2486 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(64); |
2487 | dwc->gadget.ep0->maxpacket = 64; | |
2488 | dwc->gadget.speed = USB_SPEED_HIGH; | |
2489 | break; | |
2da9ad76 JY |
2490 | case DWC3_DSTS_FULLSPEED2: |
2491 | case DWC3_DSTS_FULLSPEED1: | |
72246da4 FB |
2492 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(64); |
2493 | dwc->gadget.ep0->maxpacket = 64; | |
2494 | dwc->gadget.speed = USB_SPEED_FULL; | |
2495 | break; | |
2da9ad76 | 2496 | case DWC3_DSTS_LOWSPEED: |
72246da4 FB |
2497 | dwc3_gadget_ep0_desc.wMaxPacketSize = cpu_to_le16(8); |
2498 | dwc->gadget.ep0->maxpacket = 8; | |
2499 | dwc->gadget.speed = USB_SPEED_LOW; | |
2500 | break; | |
2501 | } | |
2502 | ||
2b758350 PA |
2503 | /* Enable USB2 LPM Capability */ |
2504 | ||
ee5cd41c | 2505 | if ((dwc->revision > DWC3_REVISION_194A) && |
2da9ad76 JY |
2506 | (speed != DWC3_DSTS_SUPERSPEED) && |
2507 | (speed != DWC3_DSTS_SUPERSPEED_PLUS)) { | |
2b758350 PA |
2508 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); |
2509 | reg |= DWC3_DCFG_LPM_CAP; | |
2510 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
2511 | ||
2512 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2513 | reg &= ~(DWC3_DCTL_HIRD_THRES_MASK | DWC3_DCTL_L1_HIBER_EN); | |
2514 | ||
460d098c | 2515 | reg |= DWC3_DCTL_HIRD_THRES(dwc->hird_threshold); |
2b758350 | 2516 | |
80caf7d2 HR |
2517 | /* |
2518 | * When dwc3 revisions >= 2.40a, LPM Erratum is enabled and | |
2519 | * DCFG.LPMCap is set, core responses with an ACK and the | |
2520 | * BESL value in the LPM token is less than or equal to LPM | |
2521 | * NYET threshold. | |
2522 | */ | |
2523 | WARN_ONCE(dwc->revision < DWC3_REVISION_240A | |
2524 | && dwc->has_lpm_erratum, | |
2525 | "LPM Erratum not available on dwc3 revisisions < 2.40a\n"); | |
2526 | ||
2527 | if (dwc->has_lpm_erratum && dwc->revision >= DWC3_REVISION_240A) | |
2528 | reg |= DWC3_DCTL_LPM_ERRATA(dwc->lpm_nyet_threshold); | |
2529 | ||
356363bf FB |
2530 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); |
2531 | } else { | |
2532 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2533 | reg &= ~DWC3_DCTL_HIRD_THRES_MASK; | |
2b758350 PA |
2534 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); |
2535 | } | |
2536 | ||
72246da4 | 2537 | dep = dwc->eps[0]; |
265b70a7 PZ |
2538 | ret = __dwc3_gadget_ep_enable(dep, &dwc3_gadget_ep0_desc, NULL, true, |
2539 | false); | |
72246da4 FB |
2540 | if (ret) { |
2541 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
2542 | return; | |
2543 | } | |
2544 | ||
2545 | dep = dwc->eps[1]; | |
265b70a7 PZ |
2546 | ret = __dwc3_gadget_ep_enable(dep, &dwc3_gadget_ep0_desc, NULL, true, |
2547 | false); | |
72246da4 FB |
2548 | if (ret) { |
2549 | dev_err(dwc->dev, "failed to enable %s\n", dep->name); | |
2550 | return; | |
2551 | } | |
2552 | ||
2553 | /* | |
2554 | * Configure PHY via GUSB3PIPECTLn if required. | |
2555 | * | |
2556 | * Update GTXFIFOSIZn | |
2557 | * | |
2558 | * In both cases reset values should be sufficient. | |
2559 | */ | |
2560 | } | |
2561 | ||
2562 | static void dwc3_gadget_wakeup_interrupt(struct dwc3 *dwc) | |
2563 | { | |
72246da4 FB |
2564 | /* |
2565 | * TODO take core out of low power mode when that's | |
2566 | * implemented. | |
2567 | */ | |
2568 | ||
ad14d4e0 JL |
2569 | if (dwc->gadget_driver && dwc->gadget_driver->resume) { |
2570 | spin_unlock(&dwc->lock); | |
2571 | dwc->gadget_driver->resume(&dwc->gadget); | |
2572 | spin_lock(&dwc->lock); | |
2573 | } | |
72246da4 FB |
2574 | } |
2575 | ||
2576 | static void dwc3_gadget_linksts_change_interrupt(struct dwc3 *dwc, | |
2577 | unsigned int evtinfo) | |
2578 | { | |
fae2b904 | 2579 | enum dwc3_link_state next = evtinfo & DWC3_LINK_STATE_MASK; |
0b0cc1cd FB |
2580 | unsigned int pwropt; |
2581 | ||
2582 | /* | |
2583 | * WORKAROUND: DWC3 < 2.50a have an issue when configured without | |
2584 | * Hibernation mode enabled which would show up when device detects | |
2585 | * host-initiated U3 exit. | |
2586 | * | |
2587 | * In that case, device will generate a Link State Change Interrupt | |
2588 | * from U3 to RESUME which is only necessary if Hibernation is | |
2589 | * configured in. | |
2590 | * | |
2591 | * There are no functional changes due to such spurious event and we | |
2592 | * just need to ignore it. | |
2593 | * | |
2594 | * Refers to: | |
2595 | * | |
2596 | * STAR#9000570034 RTL: SS Resume event generated in non-Hibernation | |
2597 | * operational mode | |
2598 | */ | |
2599 | pwropt = DWC3_GHWPARAMS1_EN_PWROPT(dwc->hwparams.hwparams1); | |
2600 | if ((dwc->revision < DWC3_REVISION_250A) && | |
2601 | (pwropt != DWC3_GHWPARAMS1_EN_PWROPT_HIB)) { | |
2602 | if ((dwc->link_state == DWC3_LINK_STATE_U3) && | |
2603 | (next == DWC3_LINK_STATE_RESUME)) { | |
73815280 FB |
2604 | dwc3_trace(trace_dwc3_gadget, |
2605 | "ignoring transition U3 -> Resume"); | |
0b0cc1cd FB |
2606 | return; |
2607 | } | |
2608 | } | |
fae2b904 FB |
2609 | |
2610 | /* | |
2611 | * WORKAROUND: DWC3 Revisions <1.83a have an issue which, depending | |
2612 | * on the link partner, the USB session might do multiple entry/exit | |
2613 | * of low power states before a transfer takes place. | |
2614 | * | |
2615 | * Due to this problem, we might experience lower throughput. The | |
2616 | * suggested workaround is to disable DCTL[12:9] bits if we're | |
2617 | * transitioning from U1/U2 to U0 and enable those bits again | |
2618 | * after a transfer completes and there are no pending transfers | |
2619 | * on any of the enabled endpoints. | |
2620 | * | |
2621 | * This is the first half of that workaround. | |
2622 | * | |
2623 | * Refers to: | |
2624 | * | |
2625 | * STAR#9000446952: RTL: Device SS : if U1/U2 ->U0 takes >128us | |
2626 | * core send LGO_Ux entering U0 | |
2627 | */ | |
2628 | if (dwc->revision < DWC3_REVISION_183A) { | |
2629 | if (next == DWC3_LINK_STATE_U0) { | |
2630 | u32 u1u2; | |
2631 | u32 reg; | |
2632 | ||
2633 | switch (dwc->link_state) { | |
2634 | case DWC3_LINK_STATE_U1: | |
2635 | case DWC3_LINK_STATE_U2: | |
2636 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
2637 | u1u2 = reg & (DWC3_DCTL_INITU2ENA | |
2638 | | DWC3_DCTL_ACCEPTU2ENA | |
2639 | | DWC3_DCTL_INITU1ENA | |
2640 | | DWC3_DCTL_ACCEPTU1ENA); | |
2641 | ||
2642 | if (!dwc->u1u2) | |
2643 | dwc->u1u2 = reg & u1u2; | |
2644 | ||
2645 | reg &= ~u1u2; | |
2646 | ||
2647 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
2648 | break; | |
2649 | default: | |
2650 | /* do nothing */ | |
2651 | break; | |
2652 | } | |
2653 | } | |
2654 | } | |
2655 | ||
bc5ba2e0 FB |
2656 | switch (next) { |
2657 | case DWC3_LINK_STATE_U1: | |
2658 | if (dwc->speed == USB_SPEED_SUPER) | |
2659 | dwc3_suspend_gadget(dwc); | |
2660 | break; | |
2661 | case DWC3_LINK_STATE_U2: | |
2662 | case DWC3_LINK_STATE_U3: | |
2663 | dwc3_suspend_gadget(dwc); | |
2664 | break; | |
2665 | case DWC3_LINK_STATE_RESUME: | |
2666 | dwc3_resume_gadget(dwc); | |
2667 | break; | |
2668 | default: | |
2669 | /* do nothing */ | |
2670 | break; | |
2671 | } | |
2672 | ||
e57ebc1d | 2673 | dwc->link_state = next; |
72246da4 FB |
2674 | } |
2675 | ||
72704f87 BW |
2676 | static void dwc3_gadget_suspend_interrupt(struct dwc3 *dwc, |
2677 | unsigned int evtinfo) | |
2678 | { | |
2679 | enum dwc3_link_state next = evtinfo & DWC3_LINK_STATE_MASK; | |
2680 | ||
2681 | if (dwc->link_state != next && next == DWC3_LINK_STATE_U3) | |
2682 | dwc3_suspend_gadget(dwc); | |
2683 | ||
2684 | dwc->link_state = next; | |
2685 | } | |
2686 | ||
e1dadd3b FB |
2687 | static void dwc3_gadget_hibernation_interrupt(struct dwc3 *dwc, |
2688 | unsigned int evtinfo) | |
2689 | { | |
2690 | unsigned int is_ss = evtinfo & BIT(4); | |
2691 | ||
2692 | /** | |
2693 | * WORKAROUND: DWC3 revison 2.20a with hibernation support | |
2694 | * have a known issue which can cause USB CV TD.9.23 to fail | |
2695 | * randomly. | |
2696 | * | |
2697 | * Because of this issue, core could generate bogus hibernation | |
2698 | * events which SW needs to ignore. | |
2699 | * | |
2700 | * Refers to: | |
2701 | * | |
2702 | * STAR#9000546576: Device Mode Hibernation: Issue in USB 2.0 | |
2703 | * Device Fallback from SuperSpeed | |
2704 | */ | |
2705 | if (is_ss ^ (dwc->speed == USB_SPEED_SUPER)) | |
2706 | return; | |
2707 | ||
2708 | /* enter hibernation here */ | |
2709 | } | |
2710 | ||
72246da4 FB |
2711 | static void dwc3_gadget_interrupt(struct dwc3 *dwc, |
2712 | const struct dwc3_event_devt *event) | |
2713 | { | |
2714 | switch (event->type) { | |
2715 | case DWC3_DEVICE_EVENT_DISCONNECT: | |
2716 | dwc3_gadget_disconnect_interrupt(dwc); | |
2717 | break; | |
2718 | case DWC3_DEVICE_EVENT_RESET: | |
2719 | dwc3_gadget_reset_interrupt(dwc); | |
2720 | break; | |
2721 | case DWC3_DEVICE_EVENT_CONNECT_DONE: | |
2722 | dwc3_gadget_conndone_interrupt(dwc); | |
2723 | break; | |
2724 | case DWC3_DEVICE_EVENT_WAKEUP: | |
2725 | dwc3_gadget_wakeup_interrupt(dwc); | |
2726 | break; | |
e1dadd3b FB |
2727 | case DWC3_DEVICE_EVENT_HIBER_REQ: |
2728 | if (dev_WARN_ONCE(dwc->dev, !dwc->has_hibernation, | |
2729 | "unexpected hibernation event\n")) | |
2730 | break; | |
2731 | ||
2732 | dwc3_gadget_hibernation_interrupt(dwc, event->event_info); | |
2733 | break; | |
72246da4 FB |
2734 | case DWC3_DEVICE_EVENT_LINK_STATUS_CHANGE: |
2735 | dwc3_gadget_linksts_change_interrupt(dwc, event->event_info); | |
2736 | break; | |
2737 | case DWC3_DEVICE_EVENT_EOPF: | |
72704f87 BW |
2738 | /* It changed to be suspend event for version 2.30a and above */ |
2739 | if (dwc->revision < DWC3_REVISION_230A) { | |
2740 | dwc3_trace(trace_dwc3_gadget, "End of Periodic Frame"); | |
2741 | } else { | |
2742 | dwc3_trace(trace_dwc3_gadget, "U3/L1-L2 Suspend Event"); | |
2743 | ||
2744 | /* | |
2745 | * Ignore suspend event until the gadget enters into | |
2746 | * USB_STATE_CONFIGURED state. | |
2747 | */ | |
2748 | if (dwc->gadget.state >= USB_STATE_CONFIGURED) | |
2749 | dwc3_gadget_suspend_interrupt(dwc, | |
2750 | event->event_info); | |
2751 | } | |
72246da4 FB |
2752 | break; |
2753 | case DWC3_DEVICE_EVENT_SOF: | |
73815280 | 2754 | dwc3_trace(trace_dwc3_gadget, "Start of Periodic Frame"); |
72246da4 FB |
2755 | break; |
2756 | case DWC3_DEVICE_EVENT_ERRATIC_ERROR: | |
73815280 | 2757 | dwc3_trace(trace_dwc3_gadget, "Erratic Error"); |
72246da4 FB |
2758 | break; |
2759 | case DWC3_DEVICE_EVENT_CMD_CMPL: | |
73815280 | 2760 | dwc3_trace(trace_dwc3_gadget, "Command Complete"); |
72246da4 FB |
2761 | break; |
2762 | case DWC3_DEVICE_EVENT_OVERFLOW: | |
73815280 | 2763 | dwc3_trace(trace_dwc3_gadget, "Overflow"); |
72246da4 FB |
2764 | break; |
2765 | default: | |
e9f2aa87 | 2766 | dev_WARN(dwc->dev, "UNKNOWN IRQ %d\n", event->type); |
72246da4 FB |
2767 | } |
2768 | } | |
2769 | ||
2770 | static void dwc3_process_event_entry(struct dwc3 *dwc, | |
2771 | const union dwc3_event *event) | |
2772 | { | |
2c4cbe6e FB |
2773 | trace_dwc3_event(event->raw); |
2774 | ||
72246da4 FB |
2775 | /* Endpoint IRQ, handle it and return early */ |
2776 | if (event->type.is_devspec == 0) { | |
2777 | /* depevt */ | |
2778 | return dwc3_endpoint_interrupt(dwc, &event->depevt); | |
2779 | } | |
2780 | ||
2781 | switch (event->type.type) { | |
2782 | case DWC3_EVENT_TYPE_DEV: | |
2783 | dwc3_gadget_interrupt(dwc, &event->devt); | |
2784 | break; | |
2785 | /* REVISIT what to do with Carkit and I2C events ? */ | |
2786 | default: | |
2787 | dev_err(dwc->dev, "UNKNOWN IRQ type %d\n", event->raw); | |
2788 | } | |
2789 | } | |
2790 | ||
dea520a4 | 2791 | static irqreturn_t dwc3_process_event_buf(struct dwc3_event_buffer *evt) |
b15a762f | 2792 | { |
dea520a4 | 2793 | struct dwc3 *dwc = evt->dwc; |
b15a762f | 2794 | irqreturn_t ret = IRQ_NONE; |
f42f2447 | 2795 | int left; |
e8adfc30 | 2796 | u32 reg; |
b15a762f | 2797 | |
f42f2447 | 2798 | left = evt->count; |
b15a762f | 2799 | |
f42f2447 FB |
2800 | if (!(evt->flags & DWC3_EVENT_PENDING)) |
2801 | return IRQ_NONE; | |
b15a762f | 2802 | |
f42f2447 FB |
2803 | while (left > 0) { |
2804 | union dwc3_event event; | |
b15a762f | 2805 | |
f42f2447 | 2806 | event.raw = *(u32 *) (evt->buf + evt->lpos); |
b15a762f | 2807 | |
f42f2447 | 2808 | dwc3_process_event_entry(dwc, &event); |
b15a762f | 2809 | |
f42f2447 FB |
2810 | /* |
2811 | * FIXME we wrap around correctly to the next entry as | |
2812 | * almost all entries are 4 bytes in size. There is one | |
2813 | * entry which has 12 bytes which is a regular entry | |
2814 | * followed by 8 bytes data. ATM I don't know how | |
2815 | * things are organized if we get next to the a | |
2816 | * boundary so I worry about that once we try to handle | |
2817 | * that. | |
2818 | */ | |
2819 | evt->lpos = (evt->lpos + 4) % DWC3_EVENT_BUFFERS_SIZE; | |
2820 | left -= 4; | |
b15a762f | 2821 | |
660e9bde | 2822 | dwc3_writel(dwc->regs, DWC3_GEVNTCOUNT(0), 4); |
f42f2447 | 2823 | } |
b15a762f | 2824 | |
f42f2447 FB |
2825 | evt->count = 0; |
2826 | evt->flags &= ~DWC3_EVENT_PENDING; | |
2827 | ret = IRQ_HANDLED; | |
b15a762f | 2828 | |
f42f2447 | 2829 | /* Unmask interrupt */ |
660e9bde | 2830 | reg = dwc3_readl(dwc->regs, DWC3_GEVNTSIZ(0)); |
f42f2447 | 2831 | reg &= ~DWC3_GEVNTSIZ_INTMASK; |
660e9bde | 2832 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(0), reg); |
b15a762f | 2833 | |
f42f2447 FB |
2834 | return ret; |
2835 | } | |
e8adfc30 | 2836 | |
dea520a4 | 2837 | static irqreturn_t dwc3_thread_interrupt(int irq, void *_evt) |
f42f2447 | 2838 | { |
dea520a4 FB |
2839 | struct dwc3_event_buffer *evt = _evt; |
2840 | struct dwc3 *dwc = evt->dwc; | |
e5f68b4a | 2841 | unsigned long flags; |
f42f2447 | 2842 | irqreturn_t ret = IRQ_NONE; |
f42f2447 | 2843 | |
e5f68b4a | 2844 | spin_lock_irqsave(&dwc->lock, flags); |
dea520a4 | 2845 | ret = dwc3_process_event_buf(evt); |
e5f68b4a | 2846 | spin_unlock_irqrestore(&dwc->lock, flags); |
b15a762f FB |
2847 | |
2848 | return ret; | |
2849 | } | |
2850 | ||
dea520a4 | 2851 | static irqreturn_t dwc3_check_event_buf(struct dwc3_event_buffer *evt) |
72246da4 | 2852 | { |
dea520a4 | 2853 | struct dwc3 *dwc = evt->dwc; |
72246da4 | 2854 | u32 count; |
e8adfc30 | 2855 | u32 reg; |
72246da4 | 2856 | |
fc8bb91b FB |
2857 | if (pm_runtime_suspended(dwc->dev)) { |
2858 | pm_runtime_get(dwc->dev); | |
2859 | disable_irq_nosync(dwc->irq_gadget); | |
2860 | dwc->pending_events = true; | |
2861 | return IRQ_HANDLED; | |
2862 | } | |
2863 | ||
660e9bde | 2864 | count = dwc3_readl(dwc->regs, DWC3_GEVNTCOUNT(0)); |
72246da4 FB |
2865 | count &= DWC3_GEVNTCOUNT_MASK; |
2866 | if (!count) | |
2867 | return IRQ_NONE; | |
2868 | ||
b15a762f FB |
2869 | evt->count = count; |
2870 | evt->flags |= DWC3_EVENT_PENDING; | |
72246da4 | 2871 | |
e8adfc30 | 2872 | /* Mask interrupt */ |
660e9bde | 2873 | reg = dwc3_readl(dwc->regs, DWC3_GEVNTSIZ(0)); |
e8adfc30 | 2874 | reg |= DWC3_GEVNTSIZ_INTMASK; |
660e9bde | 2875 | dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(0), reg); |
e8adfc30 | 2876 | |
b15a762f | 2877 | return IRQ_WAKE_THREAD; |
72246da4 FB |
2878 | } |
2879 | ||
dea520a4 | 2880 | static irqreturn_t dwc3_interrupt(int irq, void *_evt) |
72246da4 | 2881 | { |
dea520a4 | 2882 | struct dwc3_event_buffer *evt = _evt; |
72246da4 | 2883 | |
dea520a4 | 2884 | return dwc3_check_event_buf(evt); |
72246da4 FB |
2885 | } |
2886 | ||
2887 | /** | |
2888 | * dwc3_gadget_init - Initializes gadget related registers | |
1d046793 | 2889 | * @dwc: pointer to our controller context structure |
72246da4 FB |
2890 | * |
2891 | * Returns 0 on success otherwise negative errno. | |
2892 | */ | |
41ac7b3a | 2893 | int dwc3_gadget_init(struct dwc3 *dwc) |
72246da4 | 2894 | { |
9522def4 RQ |
2895 | int ret, irq; |
2896 | struct platform_device *dwc3_pdev = to_platform_device(dwc->dev); | |
2897 | ||
2898 | irq = platform_get_irq_byname(dwc3_pdev, "peripheral"); | |
2899 | if (irq == -EPROBE_DEFER) | |
2900 | return irq; | |
2901 | ||
2902 | if (irq <= 0) { | |
2903 | irq = platform_get_irq_byname(dwc3_pdev, "dwc_usb3"); | |
2904 | if (irq == -EPROBE_DEFER) | |
2905 | return irq; | |
2906 | ||
2907 | if (irq <= 0) { | |
2908 | irq = platform_get_irq(dwc3_pdev, 0); | |
2909 | if (irq <= 0) { | |
2910 | if (irq != -EPROBE_DEFER) { | |
2911 | dev_err(dwc->dev, | |
2912 | "missing peripheral IRQ\n"); | |
2913 | } | |
2914 | if (!irq) | |
2915 | irq = -EINVAL; | |
2916 | return irq; | |
2917 | } | |
2918 | } | |
2919 | } | |
2920 | ||
2921 | dwc->irq_gadget = irq; | |
72246da4 FB |
2922 | |
2923 | dwc->ctrl_req = dma_alloc_coherent(dwc->dev, sizeof(*dwc->ctrl_req), | |
2924 | &dwc->ctrl_req_addr, GFP_KERNEL); | |
2925 | if (!dwc->ctrl_req) { | |
2926 | dev_err(dwc->dev, "failed to allocate ctrl request\n"); | |
2927 | ret = -ENOMEM; | |
2928 | goto err0; | |
2929 | } | |
2930 | ||
2abd9d5f | 2931 | dwc->ep0_trb = dma_alloc_coherent(dwc->dev, sizeof(*dwc->ep0_trb) * 2, |
72246da4 FB |
2932 | &dwc->ep0_trb_addr, GFP_KERNEL); |
2933 | if (!dwc->ep0_trb) { | |
2934 | dev_err(dwc->dev, "failed to allocate ep0 trb\n"); | |
2935 | ret = -ENOMEM; | |
2936 | goto err1; | |
2937 | } | |
2938 | ||
3ef35faf | 2939 | dwc->setup_buf = kzalloc(DWC3_EP0_BOUNCE_SIZE, GFP_KERNEL); |
72246da4 | 2940 | if (!dwc->setup_buf) { |
72246da4 FB |
2941 | ret = -ENOMEM; |
2942 | goto err2; | |
2943 | } | |
2944 | ||
5812b1c2 | 2945 | dwc->ep0_bounce = dma_alloc_coherent(dwc->dev, |
3ef35faf FB |
2946 | DWC3_EP0_BOUNCE_SIZE, &dwc->ep0_bounce_addr, |
2947 | GFP_KERNEL); | |
5812b1c2 FB |
2948 | if (!dwc->ep0_bounce) { |
2949 | dev_err(dwc->dev, "failed to allocate ep0 bounce buffer\n"); | |
2950 | ret = -ENOMEM; | |
2951 | goto err3; | |
2952 | } | |
2953 | ||
04c03d10 FB |
2954 | dwc->zlp_buf = kzalloc(DWC3_ZLP_BUF_SIZE, GFP_KERNEL); |
2955 | if (!dwc->zlp_buf) { | |
2956 | ret = -ENOMEM; | |
2957 | goto err4; | |
2958 | } | |
2959 | ||
72246da4 | 2960 | dwc->gadget.ops = &dwc3_gadget_ops; |
72246da4 | 2961 | dwc->gadget.speed = USB_SPEED_UNKNOWN; |
eeb720fb | 2962 | dwc->gadget.sg_supported = true; |
72246da4 | 2963 | dwc->gadget.name = "dwc3-gadget"; |
6a4290cc | 2964 | dwc->gadget.is_otg = dwc->dr_mode == USB_DR_MODE_OTG; |
72246da4 | 2965 | |
b9e51b2b BM |
2966 | /* |
2967 | * FIXME We might be setting max_speed to <SUPER, however versions | |
2968 | * <2.20a of dwc3 have an issue with metastability (documented | |
2969 | * elsewhere in this driver) which tells us we can't set max speed to | |
2970 | * anything lower than SUPER. | |
2971 | * | |
2972 | * Because gadget.max_speed is only used by composite.c and function | |
2973 | * drivers (i.e. it won't go into dwc3's registers) we are allowing this | |
2974 | * to happen so we avoid sending SuperSpeed Capability descriptor | |
2975 | * together with our BOS descriptor as that could confuse host into | |
2976 | * thinking we can handle super speed. | |
2977 | * | |
2978 | * Note that, in fact, we won't even support GetBOS requests when speed | |
2979 | * is less than super speed because we don't have means, yet, to tell | |
2980 | * composite.c that we are USB 2.0 + LPM ECN. | |
2981 | */ | |
2982 | if (dwc->revision < DWC3_REVISION_220A) | |
2983 | dwc3_trace(trace_dwc3_gadget, | |
60cfb37a | 2984 | "Changing max_speed on rev %08x", |
b9e51b2b BM |
2985 | dwc->revision); |
2986 | ||
2987 | dwc->gadget.max_speed = dwc->maximum_speed; | |
2988 | ||
a4b9d94b DC |
2989 | /* |
2990 | * Per databook, DWC3 needs buffer size to be aligned to MaxPacketSize | |
2991 | * on ep out. | |
2992 | */ | |
2993 | dwc->gadget.quirk_ep_out_aligned_size = true; | |
2994 | ||
72246da4 FB |
2995 | /* |
2996 | * REVISIT: Here we should clear all pending IRQs to be | |
2997 | * sure we're starting from a well known location. | |
2998 | */ | |
2999 | ||
3000 | ret = dwc3_gadget_init_endpoints(dwc); | |
3001 | if (ret) | |
04c03d10 | 3002 | goto err5; |
72246da4 | 3003 | |
72246da4 FB |
3004 | ret = usb_add_gadget_udc(dwc->dev, &dwc->gadget); |
3005 | if (ret) { | |
3006 | dev_err(dwc->dev, "failed to register udc\n"); | |
04c03d10 | 3007 | goto err5; |
72246da4 FB |
3008 | } |
3009 | ||
3010 | return 0; | |
3011 | ||
04c03d10 FB |
3012 | err5: |
3013 | kfree(dwc->zlp_buf); | |
3014 | ||
5812b1c2 | 3015 | err4: |
e1f80467 | 3016 | dwc3_gadget_free_endpoints(dwc); |
3ef35faf FB |
3017 | dma_free_coherent(dwc->dev, DWC3_EP0_BOUNCE_SIZE, |
3018 | dwc->ep0_bounce, dwc->ep0_bounce_addr); | |
5812b1c2 | 3019 | |
72246da4 | 3020 | err3: |
0fc9a1be | 3021 | kfree(dwc->setup_buf); |
72246da4 FB |
3022 | |
3023 | err2: | |
51fbc7c0 | 3024 | dma_free_coherent(dwc->dev, sizeof(*dwc->ep0_trb) * 2, |
72246da4 FB |
3025 | dwc->ep0_trb, dwc->ep0_trb_addr); |
3026 | ||
3027 | err1: | |
3028 | dma_free_coherent(dwc->dev, sizeof(*dwc->ctrl_req), | |
3029 | dwc->ctrl_req, dwc->ctrl_req_addr); | |
3030 | ||
3031 | err0: | |
3032 | return ret; | |
3033 | } | |
3034 | ||
7415f17c FB |
3035 | /* -------------------------------------------------------------------------- */ |
3036 | ||
72246da4 FB |
3037 | void dwc3_gadget_exit(struct dwc3 *dwc) |
3038 | { | |
72246da4 | 3039 | usb_del_gadget_udc(&dwc->gadget); |
72246da4 | 3040 | |
72246da4 FB |
3041 | dwc3_gadget_free_endpoints(dwc); |
3042 | ||
3ef35faf FB |
3043 | dma_free_coherent(dwc->dev, DWC3_EP0_BOUNCE_SIZE, |
3044 | dwc->ep0_bounce, dwc->ep0_bounce_addr); | |
5812b1c2 | 3045 | |
0fc9a1be | 3046 | kfree(dwc->setup_buf); |
04c03d10 | 3047 | kfree(dwc->zlp_buf); |
72246da4 | 3048 | |
51fbc7c0 | 3049 | dma_free_coherent(dwc->dev, sizeof(*dwc->ep0_trb) * 2, |
72246da4 FB |
3050 | dwc->ep0_trb, dwc->ep0_trb_addr); |
3051 | ||
3052 | dma_free_coherent(dwc->dev, sizeof(*dwc->ctrl_req), | |
3053 | dwc->ctrl_req, dwc->ctrl_req_addr); | |
72246da4 | 3054 | } |
7415f17c | 3055 | |
0b0231aa | 3056 | int dwc3_gadget_suspend(struct dwc3 *dwc) |
7415f17c | 3057 | { |
9f8a67b6 FB |
3058 | int ret; |
3059 | ||
9772b47a RQ |
3060 | if (!dwc->gadget_driver) |
3061 | return 0; | |
3062 | ||
9f8a67b6 FB |
3063 | ret = dwc3_gadget_run_stop(dwc, false, false); |
3064 | if (ret < 0) | |
3065 | return ret; | |
7415f17c | 3066 | |
9f8a67b6 FB |
3067 | dwc3_disconnect_gadget(dwc); |
3068 | __dwc3_gadget_stop(dwc); | |
7415f17c FB |
3069 | |
3070 | return 0; | |
3071 | } | |
3072 | ||
3073 | int dwc3_gadget_resume(struct dwc3 *dwc) | |
3074 | { | |
7415f17c FB |
3075 | int ret; |
3076 | ||
9772b47a RQ |
3077 | if (!dwc->gadget_driver) |
3078 | return 0; | |
3079 | ||
9f8a67b6 FB |
3080 | ret = __dwc3_gadget_start(dwc); |
3081 | if (ret < 0) | |
7415f17c FB |
3082 | goto err0; |
3083 | ||
9f8a67b6 FB |
3084 | ret = dwc3_gadget_run_stop(dwc, true, false); |
3085 | if (ret < 0) | |
7415f17c FB |
3086 | goto err1; |
3087 | ||
7415f17c FB |
3088 | return 0; |
3089 | ||
3090 | err1: | |
9f8a67b6 | 3091 | __dwc3_gadget_stop(dwc); |
7415f17c FB |
3092 | |
3093 | err0: | |
3094 | return ret; | |
3095 | } | |
fc8bb91b FB |
3096 | |
3097 | void dwc3_gadget_process_pending_events(struct dwc3 *dwc) | |
3098 | { | |
3099 | if (dwc->pending_events) { | |
3100 | dwc3_interrupt(dwc->irq_gadget, dwc->ev_buf); | |
3101 | dwc->pending_events = false; | |
3102 | enable_irq(dwc->irq_gadget); | |
3103 | } | |
3104 | } |