]>
Commit | Line | Data |
---|---|---|
bae4bd84 DB |
1 | /* |
2 | * at91_udc -- driver for at91-series USB peripheral controller | |
3 | * | |
4 | * Copyright (C) 2004 by Thomas Rathbone | |
5 | * Copyright (C) 2005 by HP Labs | |
6 | * Copyright (C) 2005 by David Brownell | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the | |
20 | * Free Software Foundation, Inc., 59 Temple Place - Suite 330, | |
21 | * Boston, MA 02111-1307, USA. | |
22 | */ | |
23 | ||
f3db6e82 | 24 | #undef VERBOSE_DEBUG |
bae4bd84 DB |
25 | #undef PACKET_TRACE |
26 | ||
bae4bd84 DB |
27 | #include <linux/kernel.h> |
28 | #include <linux/module.h> | |
29 | #include <linux/platform_device.h> | |
30 | #include <linux/delay.h> | |
31 | #include <linux/ioport.h> | |
bae4bd84 | 32 | #include <linux/slab.h> |
bae4bd84 DB |
33 | #include <linux/errno.h> |
34 | #include <linux/init.h> | |
35 | #include <linux/list.h> | |
36 | #include <linux/interrupt.h> | |
37 | #include <linux/proc_fs.h> | |
38 | #include <linux/clk.h> | |
5f848137 | 39 | #include <linux/usb/ch9.h> |
9454a57a | 40 | #include <linux/usb/gadget.h> |
bae4bd84 DB |
41 | |
42 | #include <asm/byteorder.h> | |
a09e64fb | 43 | #include <mach/hardware.h> |
bae4bd84 DB |
44 | #include <asm/io.h> |
45 | #include <asm/irq.h> | |
46 | #include <asm/system.h> | |
f3db6e82 | 47 | #include <asm/gpio.h> |
bae4bd84 | 48 | |
a09e64fb RK |
49 | #include <mach/board.h> |
50 | #include <mach/cpu.h> | |
51 | #include <mach/at91sam9261_matrix.h> | |
bae4bd84 DB |
52 | |
53 | #include "at91_udc.h" | |
54 | ||
55 | ||
56 | /* | |
57 | * This controller is simple and PIO-only. It's used in many AT91-series | |
8b2e7668 DB |
58 | * full speed USB controllers, including the at91rm9200 (arm920T, with MMU), |
59 | * at91sam926x (arm926ejs, with MMU), and several no-mmu versions. | |
bae4bd84 DB |
60 | * |
61 | * This driver expects the board has been wired with two GPIOs suppporting | |
62 | * a VBUS sensing IRQ, and a D+ pullup. (They may be omitted, but the | |
8b2e7668 DB |
63 | * testing hasn't covered such cases.) |
64 | * | |
65 | * The pullup is most important (so it's integrated on sam926x parts). It | |
bae4bd84 | 66 | * provides software control over whether the host enumerates the device. |
8b2e7668 | 67 | * |
bae4bd84 DB |
68 | * The VBUS sensing helps during enumeration, and allows both USB clocks |
69 | * (and the transceiver) to stay gated off until they're necessary, saving | |
8b2e7668 DB |
70 | * power. During USB suspend, the 48 MHz clock is gated off in hardware; |
71 | * it may also be gated off by software during some Linux sleep states. | |
bae4bd84 DB |
72 | */ |
73 | ||
8b2e7668 | 74 | #define DRIVER_VERSION "3 May 2006" |
bae4bd84 DB |
75 | |
76 | static const char driver_name [] = "at91_udc"; | |
77 | static const char ep0name[] = "ep0"; | |
78 | ||
4037242c | 79 | #define VBUS_POLL_TIMEOUT msecs_to_jiffies(1000) |
bae4bd84 | 80 | |
4f4c5e36 HH |
81 | #define at91_udp_read(udc, reg) \ |
82 | __raw_readl((udc)->udp_baseaddr + (reg)) | |
83 | #define at91_udp_write(udc, reg, val) \ | |
84 | __raw_writel((val), (udc)->udp_baseaddr + (reg)) | |
bae4bd84 DB |
85 | |
86 | /*-------------------------------------------------------------------------*/ | |
87 | ||
88 | #ifdef CONFIG_USB_GADGET_DEBUG_FILES | |
89 | ||
90 | #include <linux/seq_file.h> | |
91 | ||
92 | static const char debug_filename[] = "driver/udc"; | |
93 | ||
94 | #define FOURBITS "%s%s%s%s" | |
95 | #define EIGHTBITS FOURBITS FOURBITS | |
96 | ||
97 | static void proc_ep_show(struct seq_file *s, struct at91_ep *ep) | |
98 | { | |
99 | static char *types[] = { | |
100 | "control", "out-iso", "out-bulk", "out-int", | |
101 | "BOGUS", "in-iso", "in-bulk", "in-int"}; | |
102 | ||
103 | u32 csr; | |
104 | struct at91_request *req; | |
105 | unsigned long flags; | |
4f4c5e36 | 106 | struct at91_udc *udc = ep->udc; |
bae4bd84 | 107 | |
4f4c5e36 | 108 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
109 | |
110 | csr = __raw_readl(ep->creg); | |
111 | ||
112 | /* NOTE: not collecting per-endpoint irq statistics... */ | |
113 | ||
114 | seq_printf(s, "\n"); | |
115 | seq_printf(s, "%s, maxpacket %d %s%s %s%s\n", | |
116 | ep->ep.name, ep->ep.maxpacket, | |
117 | ep->is_in ? "in" : "out", | |
118 | ep->is_iso ? " iso" : "", | |
119 | ep->is_pingpong | |
120 | ? (ep->fifo_bank ? "pong" : "ping") | |
121 | : "", | |
122 | ep->stopped ? " stopped" : ""); | |
123 | seq_printf(s, "csr %08x rxbytes=%d %s %s %s" EIGHTBITS "\n", | |
124 | csr, | |
125 | (csr & 0x07ff0000) >> 16, | |
126 | (csr & (1 << 15)) ? "enabled" : "disabled", | |
127 | (csr & (1 << 11)) ? "DATA1" : "DATA0", | |
128 | types[(csr & 0x700) >> 8], | |
129 | ||
130 | /* iff type is control then print current direction */ | |
131 | (!(csr & 0x700)) | |
132 | ? ((csr & (1 << 7)) ? " IN" : " OUT") | |
133 | : "", | |
134 | (csr & (1 << 6)) ? " rxdatabk1" : "", | |
135 | (csr & (1 << 5)) ? " forcestall" : "", | |
136 | (csr & (1 << 4)) ? " txpktrdy" : "", | |
137 | ||
138 | (csr & (1 << 3)) ? " stallsent" : "", | |
139 | (csr & (1 << 2)) ? " rxsetup" : "", | |
140 | (csr & (1 << 1)) ? " rxdatabk0" : "", | |
141 | (csr & (1 << 0)) ? " txcomp" : ""); | |
142 | if (list_empty (&ep->queue)) | |
143 | seq_printf(s, "\t(queue empty)\n"); | |
144 | ||
145 | else list_for_each_entry (req, &ep->queue, queue) { | |
146 | unsigned length = req->req.actual; | |
147 | ||
148 | seq_printf(s, "\treq %p len %d/%d buf %p\n", | |
149 | &req->req, length, | |
150 | req->req.length, req->req.buf); | |
151 | } | |
4f4c5e36 | 152 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
153 | } |
154 | ||
155 | static void proc_irq_show(struct seq_file *s, const char *label, u32 mask) | |
156 | { | |
157 | int i; | |
158 | ||
159 | seq_printf(s, "%s %04x:%s%s" FOURBITS, label, mask, | |
160 | (mask & (1 << 13)) ? " wakeup" : "", | |
161 | (mask & (1 << 12)) ? " endbusres" : "", | |
162 | ||
163 | (mask & (1 << 11)) ? " sofint" : "", | |
164 | (mask & (1 << 10)) ? " extrsm" : "", | |
165 | (mask & (1 << 9)) ? " rxrsm" : "", | |
166 | (mask & (1 << 8)) ? " rxsusp" : ""); | |
167 | for (i = 0; i < 8; i++) { | |
168 | if (mask & (1 << i)) | |
169 | seq_printf(s, " ep%d", i); | |
170 | } | |
171 | seq_printf(s, "\n"); | |
172 | } | |
173 | ||
174 | static int proc_udc_show(struct seq_file *s, void *unused) | |
175 | { | |
176 | struct at91_udc *udc = s->private; | |
177 | struct at91_ep *ep; | |
178 | u32 tmp; | |
179 | ||
180 | seq_printf(s, "%s: version %s\n", driver_name, DRIVER_VERSION); | |
181 | ||
182 | seq_printf(s, "vbus %s, pullup %s, %s powered%s, gadget %s\n\n", | |
183 | udc->vbus ? "present" : "off", | |
184 | udc->enabled | |
185 | ? (udc->vbus ? "active" : "enabled") | |
186 | : "disabled", | |
187 | udc->selfpowered ? "self" : "VBUS", | |
188 | udc->suspended ? ", suspended" : "", | |
189 | udc->driver ? udc->driver->driver.name : "(none)"); | |
190 | ||
191 | /* don't access registers when interface isn't clocked */ | |
192 | if (!udc->clocked) { | |
193 | seq_printf(s, "(not clocked)\n"); | |
194 | return 0; | |
195 | } | |
196 | ||
ffd3326b | 197 | tmp = at91_udp_read(udc, AT91_UDP_FRM_NUM); |
bae4bd84 DB |
198 | seq_printf(s, "frame %05x:%s%s frame=%d\n", tmp, |
199 | (tmp & AT91_UDP_FRM_OK) ? " ok" : "", | |
200 | (tmp & AT91_UDP_FRM_ERR) ? " err" : "", | |
201 | (tmp & AT91_UDP_NUM)); | |
202 | ||
ffd3326b | 203 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT); |
bae4bd84 DB |
204 | seq_printf(s, "glbstate %02x:%s" FOURBITS "\n", tmp, |
205 | (tmp & AT91_UDP_RMWUPE) ? " rmwupe" : "", | |
206 | (tmp & AT91_UDP_RSMINPR) ? " rsminpr" : "", | |
207 | (tmp & AT91_UDP_ESR) ? " esr" : "", | |
208 | (tmp & AT91_UDP_CONFG) ? " confg" : "", | |
209 | (tmp & AT91_UDP_FADDEN) ? " fadden" : ""); | |
210 | ||
ffd3326b | 211 | tmp = at91_udp_read(udc, AT91_UDP_FADDR); |
bae4bd84 DB |
212 | seq_printf(s, "faddr %03x:%s fadd=%d\n", tmp, |
213 | (tmp & AT91_UDP_FEN) ? " fen" : "", | |
214 | (tmp & AT91_UDP_FADD)); | |
215 | ||
ffd3326b AV |
216 | proc_irq_show(s, "imr ", at91_udp_read(udc, AT91_UDP_IMR)); |
217 | proc_irq_show(s, "isr ", at91_udp_read(udc, AT91_UDP_ISR)); | |
bae4bd84 DB |
218 | |
219 | if (udc->enabled && udc->vbus) { | |
220 | proc_ep_show(s, &udc->ep[0]); | |
221 | list_for_each_entry (ep, &udc->gadget.ep_list, ep.ep_list) { | |
222 | if (ep->desc) | |
223 | proc_ep_show(s, ep); | |
224 | } | |
225 | } | |
226 | return 0; | |
227 | } | |
228 | ||
229 | static int proc_udc_open(struct inode *inode, struct file *file) | |
230 | { | |
231 | return single_open(file, proc_udc_show, PDE(inode)->data); | |
232 | } | |
233 | ||
066202dd | 234 | static const struct file_operations proc_ops = { |
cdefa185 | 235 | .owner = THIS_MODULE, |
bae4bd84 DB |
236 | .open = proc_udc_open, |
237 | .read = seq_read, | |
238 | .llseek = seq_lseek, | |
239 | .release = single_release, | |
240 | }; | |
241 | ||
242 | static void create_debug_file(struct at91_udc *udc) | |
243 | { | |
cdefa185 | 244 | udc->pde = proc_create_data(debug_filename, 0, NULL, &proc_ops, udc); |
bae4bd84 DB |
245 | } |
246 | ||
247 | static void remove_debug_file(struct at91_udc *udc) | |
248 | { | |
249 | if (udc->pde) | |
250 | remove_proc_entry(debug_filename, NULL); | |
251 | } | |
252 | ||
253 | #else | |
254 | ||
255 | static inline void create_debug_file(struct at91_udc *udc) {} | |
256 | static inline void remove_debug_file(struct at91_udc *udc) {} | |
257 | ||
258 | #endif | |
259 | ||
260 | ||
261 | /*-------------------------------------------------------------------------*/ | |
262 | ||
263 | static void done(struct at91_ep *ep, struct at91_request *req, int status) | |
264 | { | |
265 | unsigned stopped = ep->stopped; | |
ffd3326b | 266 | struct at91_udc *udc = ep->udc; |
bae4bd84 DB |
267 | |
268 | list_del_init(&req->queue); | |
269 | if (req->req.status == -EINPROGRESS) | |
270 | req->req.status = status; | |
271 | else | |
272 | status = req->req.status; | |
273 | if (status && status != -ESHUTDOWN) | |
274 | VDBG("%s done %p, status %d\n", ep->ep.name, req, status); | |
275 | ||
276 | ep->stopped = 1; | |
4f4c5e36 | 277 | spin_unlock(&udc->lock); |
bae4bd84 | 278 | req->req.complete(&ep->ep, &req->req); |
4f4c5e36 | 279 | spin_lock(&udc->lock); |
bae4bd84 DB |
280 | ep->stopped = stopped; |
281 | ||
282 | /* ep0 is always ready; other endpoints need a non-empty queue */ | |
283 | if (list_empty(&ep->queue) && ep->int_mask != (1 << 0)) | |
ffd3326b | 284 | at91_udp_write(udc, AT91_UDP_IDR, ep->int_mask); |
bae4bd84 DB |
285 | } |
286 | ||
287 | /*-------------------------------------------------------------------------*/ | |
288 | ||
289 | /* bits indicating OUT fifo has data ready */ | |
290 | #define RX_DATA_READY (AT91_UDP_RX_DATA_BK0 | AT91_UDP_RX_DATA_BK1) | |
291 | ||
292 | /* | |
293 | * Endpoint FIFO CSR bits have a mix of bits, making it unsafe to just write | |
294 | * back most of the value you just read (because of side effects, including | |
295 | * bits that may change after reading and before writing). | |
296 | * | |
297 | * Except when changing a specific bit, always write values which: | |
298 | * - clear SET_FX bits (setting them could change something) | |
299 | * - set CLR_FX bits (clearing them could change something) | |
300 | * | |
301 | * There are also state bits like FORCESTALL, EPEDS, DIR, and EPTYPE | |
302 | * that shouldn't normally be changed. | |
8b2e7668 DB |
303 | * |
304 | * NOTE at91sam9260 docs mention synch between UDPCK and MCK clock domains, | |
305 | * implying a need to wait for one write to complete (test relevant bits) | |
306 | * before starting the next write. This shouldn't be an issue given how | |
307 | * infrequently we write, except maybe for write-then-read idioms. | |
bae4bd84 DB |
308 | */ |
309 | #define SET_FX (AT91_UDP_TXPKTRDY) | |
8b2e7668 DB |
310 | #define CLR_FX (RX_DATA_READY | AT91_UDP_RXSETUP \ |
311 | | AT91_UDP_STALLSENT | AT91_UDP_TXCOMP) | |
bae4bd84 DB |
312 | |
313 | /* pull OUT packet data from the endpoint's fifo */ | |
314 | static int read_fifo (struct at91_ep *ep, struct at91_request *req) | |
315 | { | |
316 | u32 __iomem *creg = ep->creg; | |
317 | u8 __iomem *dreg = ep->creg + (AT91_UDP_FDR(0) - AT91_UDP_CSR(0)); | |
318 | u32 csr; | |
319 | u8 *buf; | |
320 | unsigned int count, bufferspace, is_done; | |
321 | ||
322 | buf = req->req.buf + req->req.actual; | |
323 | bufferspace = req->req.length - req->req.actual; | |
324 | ||
325 | /* | |
326 | * there might be nothing to read if ep_queue() calls us, | |
327 | * or if we already emptied both pingpong buffers | |
328 | */ | |
329 | rescan: | |
330 | csr = __raw_readl(creg); | |
331 | if ((csr & RX_DATA_READY) == 0) | |
332 | return 0; | |
333 | ||
334 | count = (csr & AT91_UDP_RXBYTECNT) >> 16; | |
335 | if (count > ep->ep.maxpacket) | |
336 | count = ep->ep.maxpacket; | |
337 | if (count > bufferspace) { | |
338 | DBG("%s buffer overflow\n", ep->ep.name); | |
339 | req->req.status = -EOVERFLOW; | |
340 | count = bufferspace; | |
341 | } | |
342 | __raw_readsb(dreg, buf, count); | |
343 | ||
344 | /* release and swap pingpong mem bank */ | |
345 | csr |= CLR_FX; | |
346 | if (ep->is_pingpong) { | |
347 | if (ep->fifo_bank == 0) { | |
348 | csr &= ~(SET_FX | AT91_UDP_RX_DATA_BK0); | |
349 | ep->fifo_bank = 1; | |
350 | } else { | |
351 | csr &= ~(SET_FX | AT91_UDP_RX_DATA_BK1); | |
352 | ep->fifo_bank = 0; | |
353 | } | |
354 | } else | |
355 | csr &= ~(SET_FX | AT91_UDP_RX_DATA_BK0); | |
356 | __raw_writel(csr, creg); | |
357 | ||
358 | req->req.actual += count; | |
359 | is_done = (count < ep->ep.maxpacket); | |
360 | if (count == bufferspace) | |
361 | is_done = 1; | |
362 | ||
363 | PACKET("%s %p out/%d%s\n", ep->ep.name, &req->req, count, | |
364 | is_done ? " (done)" : ""); | |
365 | ||
366 | /* | |
367 | * avoid extra trips through IRQ logic for packets already in | |
368 | * the fifo ... maybe preventing an extra (expensive) OUT-NAK | |
369 | */ | |
370 | if (is_done) | |
371 | done(ep, req, 0); | |
372 | else if (ep->is_pingpong) { | |
76225374 HH |
373 | /* |
374 | * One dummy read to delay the code because of a HW glitch: | |
375 | * CSR returns bad RXCOUNT when read too soon after updating | |
376 | * RX_DATA_BK flags. | |
377 | */ | |
378 | csr = __raw_readl(creg); | |
379 | ||
bae4bd84 DB |
380 | bufferspace -= count; |
381 | buf += count; | |
382 | goto rescan; | |
383 | } | |
384 | ||
385 | return is_done; | |
386 | } | |
387 | ||
388 | /* load fifo for an IN packet */ | |
389 | static int write_fifo(struct at91_ep *ep, struct at91_request *req) | |
390 | { | |
391 | u32 __iomem *creg = ep->creg; | |
392 | u32 csr = __raw_readl(creg); | |
393 | u8 __iomem *dreg = ep->creg + (AT91_UDP_FDR(0) - AT91_UDP_CSR(0)); | |
394 | unsigned total, count, is_last; | |
3cf27234 | 395 | u8 *buf; |
bae4bd84 DB |
396 | |
397 | /* | |
398 | * TODO: allow for writing two packets to the fifo ... that'll | |
399 | * reduce the amount of IN-NAKing, but probably won't affect | |
400 | * throughput much. (Unlike preventing OUT-NAKing!) | |
401 | */ | |
402 | ||
403 | /* | |
404 | * If ep_queue() calls us, the queue is empty and possibly in | |
405 | * odd states like TXCOMP not yet cleared (we do it, saving at | |
406 | * least one IRQ) or the fifo not yet being free. Those aren't | |
407 | * issues normally (IRQ handler fast path). | |
408 | */ | |
409 | if (unlikely(csr & (AT91_UDP_TXCOMP | AT91_UDP_TXPKTRDY))) { | |
410 | if (csr & AT91_UDP_TXCOMP) { | |
411 | csr |= CLR_FX; | |
412 | csr &= ~(SET_FX | AT91_UDP_TXCOMP); | |
413 | __raw_writel(csr, creg); | |
414 | csr = __raw_readl(creg); | |
415 | } | |
416 | if (csr & AT91_UDP_TXPKTRDY) | |
417 | return 0; | |
418 | } | |
419 | ||
3cf27234 DB |
420 | buf = req->req.buf + req->req.actual; |
421 | prefetch(buf); | |
bae4bd84 DB |
422 | total = req->req.length - req->req.actual; |
423 | if (ep->ep.maxpacket < total) { | |
424 | count = ep->ep.maxpacket; | |
425 | is_last = 0; | |
426 | } else { | |
427 | count = total; | |
428 | is_last = (count < ep->ep.maxpacket) || !req->req.zero; | |
429 | } | |
430 | ||
431 | /* | |
432 | * Write the packet, maybe it's a ZLP. | |
433 | * | |
434 | * NOTE: incrementing req->actual before we receive the ACK means | |
435 | * gadget driver IN bytecounts can be wrong in fault cases. That's | |
436 | * fixable with PIO drivers like this one (save "count" here, and | |
437 | * do the increment later on TX irq), but not for most DMA hardware. | |
438 | * | |
439 | * So all gadget drivers must accept that potential error. Some | |
440 | * hardware supports precise fifo status reporting, letting them | |
441 | * recover when the actual bytecount matters (e.g. for USB Test | |
442 | * and Measurement Class devices). | |
443 | */ | |
3cf27234 | 444 | __raw_writesb(dreg, buf, count); |
bae4bd84 DB |
445 | csr &= ~SET_FX; |
446 | csr |= CLR_FX | AT91_UDP_TXPKTRDY; | |
447 | __raw_writel(csr, creg); | |
448 | req->req.actual += count; | |
449 | ||
450 | PACKET("%s %p in/%d%s\n", ep->ep.name, &req->req, count, | |
451 | is_last ? " (done)" : ""); | |
452 | if (is_last) | |
453 | done(ep, req, 0); | |
454 | return is_last; | |
455 | } | |
456 | ||
457 | static void nuke(struct at91_ep *ep, int status) | |
458 | { | |
459 | struct at91_request *req; | |
460 | ||
461 | // terminer chaque requete dans la queue | |
462 | ep->stopped = 1; | |
463 | if (list_empty(&ep->queue)) | |
464 | return; | |
465 | ||
441b62c1 | 466 | VDBG("%s %s\n", __func__, ep->ep.name); |
bae4bd84 DB |
467 | while (!list_empty(&ep->queue)) { |
468 | req = list_entry(ep->queue.next, struct at91_request, queue); | |
469 | done(ep, req, status); | |
470 | } | |
471 | } | |
472 | ||
473 | /*-------------------------------------------------------------------------*/ | |
474 | ||
8b2e7668 DB |
475 | static int at91_ep_enable(struct usb_ep *_ep, |
476 | const struct usb_endpoint_descriptor *desc) | |
bae4bd84 DB |
477 | { |
478 | struct at91_ep *ep = container_of(_ep, struct at91_ep, ep); | |
4f4c5e36 | 479 | struct at91_udc *udc = ep->udc; |
bae4bd84 DB |
480 | u16 maxpacket; |
481 | u32 tmp; | |
482 | unsigned long flags; | |
483 | ||
484 | if (!_ep || !ep | |
485 | || !desc || ep->desc | |
486 | || _ep->name == ep0name | |
487 | || desc->bDescriptorType != USB_DT_ENDPOINT | |
488 | || (maxpacket = le16_to_cpu(desc->wMaxPacketSize)) == 0 | |
489 | || maxpacket > ep->maxpacket) { | |
490 | DBG("bad ep or descriptor\n"); | |
491 | return -EINVAL; | |
492 | } | |
493 | ||
4f4c5e36 | 494 | if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN) { |
bae4bd84 DB |
495 | DBG("bogus device state\n"); |
496 | return -ESHUTDOWN; | |
497 | } | |
498 | ||
81c8d8d2 | 499 | tmp = usb_endpoint_type(desc); |
bae4bd84 DB |
500 | switch (tmp) { |
501 | case USB_ENDPOINT_XFER_CONTROL: | |
502 | DBG("only one control endpoint\n"); | |
503 | return -EINVAL; | |
504 | case USB_ENDPOINT_XFER_INT: | |
505 | if (maxpacket > 64) | |
506 | goto bogus_max; | |
507 | break; | |
508 | case USB_ENDPOINT_XFER_BULK: | |
509 | switch (maxpacket) { | |
510 | case 8: | |
511 | case 16: | |
512 | case 32: | |
513 | case 64: | |
514 | goto ok; | |
515 | } | |
516 | bogus_max: | |
517 | DBG("bogus maxpacket %d\n", maxpacket); | |
518 | return -EINVAL; | |
519 | case USB_ENDPOINT_XFER_ISOC: | |
520 | if (!ep->is_pingpong) { | |
521 | DBG("iso requires double buffering\n"); | |
522 | return -EINVAL; | |
523 | } | |
524 | break; | |
525 | } | |
526 | ||
527 | ok: | |
4f4c5e36 | 528 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
529 | |
530 | /* initialize endpoint to match this descriptor */ | |
81c8d8d2 | 531 | ep->is_in = usb_endpoint_dir_in(desc); |
bae4bd84 DB |
532 | ep->is_iso = (tmp == USB_ENDPOINT_XFER_ISOC); |
533 | ep->stopped = 0; | |
534 | if (ep->is_in) | |
535 | tmp |= 0x04; | |
536 | tmp <<= 8; | |
537 | tmp |= AT91_UDP_EPEDS; | |
538 | __raw_writel(tmp, ep->creg); | |
539 | ||
540 | ep->desc = desc; | |
541 | ep->ep.maxpacket = maxpacket; | |
542 | ||
543 | /* | |
544 | * reset/init endpoint fifo. NOTE: leaves fifo_bank alone, | |
545 | * since endpoint resets don't reset hw pingpong state. | |
546 | */ | |
4f4c5e36 HH |
547 | at91_udp_write(udc, AT91_UDP_RST_EP, ep->int_mask); |
548 | at91_udp_write(udc, AT91_UDP_RST_EP, 0); | |
bae4bd84 | 549 | |
4f4c5e36 | 550 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
551 | return 0; |
552 | } | |
553 | ||
554 | static int at91_ep_disable (struct usb_ep * _ep) | |
555 | { | |
556 | struct at91_ep *ep = container_of(_ep, struct at91_ep, ep); | |
ffd3326b | 557 | struct at91_udc *udc = ep->udc; |
bae4bd84 DB |
558 | unsigned long flags; |
559 | ||
560 | if (ep == &ep->udc->ep[0]) | |
561 | return -EINVAL; | |
562 | ||
4f4c5e36 | 563 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
564 | |
565 | nuke(ep, -ESHUTDOWN); | |
566 | ||
567 | /* restore the endpoint's pristine config */ | |
568 | ep->desc = NULL; | |
569 | ep->ep.maxpacket = ep->maxpacket; | |
570 | ||
571 | /* reset fifos and endpoint */ | |
572 | if (ep->udc->clocked) { | |
ffd3326b AV |
573 | at91_udp_write(udc, AT91_UDP_RST_EP, ep->int_mask); |
574 | at91_udp_write(udc, AT91_UDP_RST_EP, 0); | |
bae4bd84 DB |
575 | __raw_writel(0, ep->creg); |
576 | } | |
577 | ||
4f4c5e36 | 578 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
579 | return 0; |
580 | } | |
581 | ||
582 | /* | |
583 | * this is a PIO-only driver, so there's nothing | |
584 | * interesting for request or buffer allocation. | |
585 | */ | |
586 | ||
8b2e7668 | 587 | static struct usb_request * |
f3db6e82 | 588 | at91_ep_alloc_request(struct usb_ep *_ep, gfp_t gfp_flags) |
bae4bd84 DB |
589 | { |
590 | struct at91_request *req; | |
591 | ||
cd861280 | 592 | req = kzalloc(sizeof (struct at91_request), gfp_flags); |
bae4bd84 DB |
593 | if (!req) |
594 | return NULL; | |
595 | ||
596 | INIT_LIST_HEAD(&req->queue); | |
597 | return &req->req; | |
598 | } | |
599 | ||
600 | static void at91_ep_free_request(struct usb_ep *_ep, struct usb_request *_req) | |
601 | { | |
602 | struct at91_request *req; | |
603 | ||
604 | req = container_of(_req, struct at91_request, req); | |
605 | BUG_ON(!list_empty(&req->queue)); | |
606 | kfree(req); | |
607 | } | |
608 | ||
bae4bd84 DB |
609 | static int at91_ep_queue(struct usb_ep *_ep, |
610 | struct usb_request *_req, gfp_t gfp_flags) | |
611 | { | |
612 | struct at91_request *req; | |
613 | struct at91_ep *ep; | |
4f4c5e36 | 614 | struct at91_udc *udc; |
bae4bd84 DB |
615 | int status; |
616 | unsigned long flags; | |
617 | ||
618 | req = container_of(_req, struct at91_request, req); | |
619 | ep = container_of(_ep, struct at91_ep, ep); | |
620 | ||
621 | if (!_req || !_req->complete | |
622 | || !_req->buf || !list_empty(&req->queue)) { | |
623 | DBG("invalid request\n"); | |
624 | return -EINVAL; | |
625 | } | |
626 | ||
627 | if (!_ep || (!ep->desc && ep->ep.name != ep0name)) { | |
628 | DBG("invalid ep\n"); | |
629 | return -EINVAL; | |
630 | } | |
631 | ||
4f4c5e36 | 632 | udc = ep->udc; |
bae4bd84 | 633 | |
4f4c5e36 | 634 | if (!udc || !udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN) { |
bae4bd84 DB |
635 | DBG("invalid device\n"); |
636 | return -EINVAL; | |
637 | } | |
638 | ||
639 | _req->status = -EINPROGRESS; | |
640 | _req->actual = 0; | |
641 | ||
4f4c5e36 | 642 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
643 | |
644 | /* try to kickstart any empty and idle queue */ | |
645 | if (list_empty(&ep->queue) && !ep->stopped) { | |
646 | int is_ep0; | |
647 | ||
648 | /* | |
649 | * If this control request has a non-empty DATA stage, this | |
650 | * will start that stage. It works just like a non-control | |
651 | * request (until the status stage starts, maybe early). | |
652 | * | |
653 | * If the data stage is empty, then this starts a successful | |
654 | * IN/STATUS stage. (Unsuccessful ones use set_halt.) | |
655 | */ | |
656 | is_ep0 = (ep->ep.name == ep0name); | |
657 | if (is_ep0) { | |
658 | u32 tmp; | |
659 | ||
4f4c5e36 | 660 | if (!udc->req_pending) { |
bae4bd84 DB |
661 | status = -EINVAL; |
662 | goto done; | |
663 | } | |
664 | ||
665 | /* | |
666 | * defer changing CONFG until after the gadget driver | |
667 | * reconfigures the endpoints. | |
668 | */ | |
4f4c5e36 HH |
669 | if (udc->wait_for_config_ack) { |
670 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT); | |
bae4bd84 DB |
671 | tmp ^= AT91_UDP_CONFG; |
672 | VDBG("toggle config\n"); | |
4f4c5e36 | 673 | at91_udp_write(udc, AT91_UDP_GLB_STAT, tmp); |
bae4bd84 DB |
674 | } |
675 | if (req->req.length == 0) { | |
676 | ep0_in_status: | |
677 | PACKET("ep0 in/status\n"); | |
678 | status = 0; | |
679 | tmp = __raw_readl(ep->creg); | |
680 | tmp &= ~SET_FX; | |
681 | tmp |= CLR_FX | AT91_UDP_TXPKTRDY; | |
682 | __raw_writel(tmp, ep->creg); | |
4f4c5e36 | 683 | udc->req_pending = 0; |
bae4bd84 DB |
684 | goto done; |
685 | } | |
686 | } | |
687 | ||
688 | if (ep->is_in) | |
689 | status = write_fifo(ep, req); | |
690 | else { | |
691 | status = read_fifo(ep, req); | |
692 | ||
693 | /* IN/STATUS stage is otherwise triggered by irq */ | |
694 | if (status && is_ep0) | |
695 | goto ep0_in_status; | |
696 | } | |
697 | } else | |
698 | status = 0; | |
699 | ||
700 | if (req && !status) { | |
701 | list_add_tail (&req->queue, &ep->queue); | |
4f4c5e36 | 702 | at91_udp_write(udc, AT91_UDP_IER, ep->int_mask); |
bae4bd84 DB |
703 | } |
704 | done: | |
4f4c5e36 | 705 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
706 | return (status < 0) ? status : 0; |
707 | } | |
708 | ||
709 | static int at91_ep_dequeue(struct usb_ep *_ep, struct usb_request *_req) | |
710 | { | |
4f4c5e36 | 711 | struct at91_ep *ep; |
bae4bd84 | 712 | struct at91_request *req; |
4f4c5e36 HH |
713 | unsigned long flags; |
714 | struct at91_udc *udc; | |
bae4bd84 DB |
715 | |
716 | ep = container_of(_ep, struct at91_ep, ep); | |
717 | if (!_ep || ep->ep.name == ep0name) | |
718 | return -EINVAL; | |
719 | ||
4f4c5e36 HH |
720 | udc = ep->udc; |
721 | ||
722 | spin_lock_irqsave(&udc->lock, flags); | |
723 | ||
bae4bd84 DB |
724 | /* make sure it's actually queued on this endpoint */ |
725 | list_for_each_entry (req, &ep->queue, queue) { | |
726 | if (&req->req == _req) | |
727 | break; | |
728 | } | |
4f4c5e36 HH |
729 | if (&req->req != _req) { |
730 | spin_unlock_irqrestore(&udc->lock, flags); | |
bae4bd84 | 731 | return -EINVAL; |
4f4c5e36 | 732 | } |
bae4bd84 DB |
733 | |
734 | done(ep, req, -ECONNRESET); | |
4f4c5e36 | 735 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
736 | return 0; |
737 | } | |
738 | ||
739 | static int at91_ep_set_halt(struct usb_ep *_ep, int value) | |
740 | { | |
741 | struct at91_ep *ep = container_of(_ep, struct at91_ep, ep); | |
ffd3326b | 742 | struct at91_udc *udc = ep->udc; |
bae4bd84 DB |
743 | u32 __iomem *creg; |
744 | u32 csr; | |
745 | unsigned long flags; | |
746 | int status = 0; | |
747 | ||
748 | if (!_ep || ep->is_iso || !ep->udc->clocked) | |
749 | return -EINVAL; | |
750 | ||
751 | creg = ep->creg; | |
4f4c5e36 | 752 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
753 | |
754 | csr = __raw_readl(creg); | |
755 | ||
756 | /* | |
757 | * fail with still-busy IN endpoints, ensuring correct sequencing | |
758 | * of data tx then stall. note that the fifo rx bytecount isn't | |
759 | * completely accurate as a tx bytecount. | |
760 | */ | |
761 | if (ep->is_in && (!list_empty(&ep->queue) || (csr >> 16) != 0)) | |
762 | status = -EAGAIN; | |
763 | else { | |
764 | csr |= CLR_FX; | |
765 | csr &= ~SET_FX; | |
766 | if (value) { | |
767 | csr |= AT91_UDP_FORCESTALL; | |
768 | VDBG("halt %s\n", ep->ep.name); | |
769 | } else { | |
ffd3326b AV |
770 | at91_udp_write(udc, AT91_UDP_RST_EP, ep->int_mask); |
771 | at91_udp_write(udc, AT91_UDP_RST_EP, 0); | |
bae4bd84 DB |
772 | csr &= ~AT91_UDP_FORCESTALL; |
773 | } | |
774 | __raw_writel(csr, creg); | |
775 | } | |
776 | ||
4f4c5e36 | 777 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
778 | return status; |
779 | } | |
780 | ||
398acce7 | 781 | static const struct usb_ep_ops at91_ep_ops = { |
bae4bd84 DB |
782 | .enable = at91_ep_enable, |
783 | .disable = at91_ep_disable, | |
784 | .alloc_request = at91_ep_alloc_request, | |
785 | .free_request = at91_ep_free_request, | |
bae4bd84 DB |
786 | .queue = at91_ep_queue, |
787 | .dequeue = at91_ep_dequeue, | |
788 | .set_halt = at91_ep_set_halt, | |
789 | // there's only imprecise fifo status reporting | |
790 | }; | |
791 | ||
792 | /*-------------------------------------------------------------------------*/ | |
793 | ||
794 | static int at91_get_frame(struct usb_gadget *gadget) | |
795 | { | |
ffd3326b AV |
796 | struct at91_udc *udc = to_udc(gadget); |
797 | ||
bae4bd84 DB |
798 | if (!to_udc(gadget)->clocked) |
799 | return -EINVAL; | |
ffd3326b | 800 | return at91_udp_read(udc, AT91_UDP_FRM_NUM) & AT91_UDP_NUM; |
bae4bd84 DB |
801 | } |
802 | ||
803 | static int at91_wakeup(struct usb_gadget *gadget) | |
804 | { | |
805 | struct at91_udc *udc = to_udc(gadget); | |
806 | u32 glbstate; | |
807 | int status = -EINVAL; | |
808 | unsigned long flags; | |
809 | ||
441b62c1 | 810 | DBG("%s\n", __func__ ); |
4f4c5e36 | 811 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
812 | |
813 | if (!udc->clocked || !udc->suspended) | |
814 | goto done; | |
815 | ||
816 | /* NOTE: some "early versions" handle ESR differently ... */ | |
817 | ||
ffd3326b | 818 | glbstate = at91_udp_read(udc, AT91_UDP_GLB_STAT); |
bae4bd84 DB |
819 | if (!(glbstate & AT91_UDP_ESR)) |
820 | goto done; | |
821 | glbstate |= AT91_UDP_ESR; | |
ffd3326b | 822 | at91_udp_write(udc, AT91_UDP_GLB_STAT, glbstate); |
bae4bd84 DB |
823 | |
824 | done: | |
4f4c5e36 | 825 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
826 | return status; |
827 | } | |
828 | ||
829 | /* reinit == restore inital software state */ | |
830 | static void udc_reinit(struct at91_udc *udc) | |
831 | { | |
832 | u32 i; | |
833 | ||
834 | INIT_LIST_HEAD(&udc->gadget.ep_list); | |
835 | INIT_LIST_HEAD(&udc->gadget.ep0->ep_list); | |
836 | ||
837 | for (i = 0; i < NUM_ENDPOINTS; i++) { | |
838 | struct at91_ep *ep = &udc->ep[i]; | |
839 | ||
840 | if (i != 0) | |
841 | list_add_tail(&ep->ep.ep_list, &udc->gadget.ep_list); | |
842 | ep->desc = NULL; | |
843 | ep->stopped = 0; | |
844 | ep->fifo_bank = 0; | |
845 | ep->ep.maxpacket = ep->maxpacket; | |
ffd3326b | 846 | ep->creg = (void __iomem *) udc->udp_baseaddr + AT91_UDP_CSR(i); |
bae4bd84 DB |
847 | // initialiser une queue par endpoint |
848 | INIT_LIST_HEAD(&ep->queue); | |
849 | } | |
850 | } | |
851 | ||
852 | static void stop_activity(struct at91_udc *udc) | |
853 | { | |
854 | struct usb_gadget_driver *driver = udc->driver; | |
855 | int i; | |
856 | ||
857 | if (udc->gadget.speed == USB_SPEED_UNKNOWN) | |
858 | driver = NULL; | |
859 | udc->gadget.speed = USB_SPEED_UNKNOWN; | |
8b2e7668 | 860 | udc->suspended = 0; |
bae4bd84 DB |
861 | |
862 | for (i = 0; i < NUM_ENDPOINTS; i++) { | |
863 | struct at91_ep *ep = &udc->ep[i]; | |
864 | ep->stopped = 1; | |
865 | nuke(ep, -ESHUTDOWN); | |
866 | } | |
4f4c5e36 HH |
867 | if (driver) { |
868 | spin_unlock(&udc->lock); | |
bae4bd84 | 869 | driver->disconnect(&udc->gadget); |
4f4c5e36 HH |
870 | spin_lock(&udc->lock); |
871 | } | |
bae4bd84 DB |
872 | |
873 | udc_reinit(udc); | |
874 | } | |
875 | ||
876 | static void clk_on(struct at91_udc *udc) | |
877 | { | |
878 | if (udc->clocked) | |
879 | return; | |
880 | udc->clocked = 1; | |
881 | clk_enable(udc->iclk); | |
882 | clk_enable(udc->fclk); | |
883 | } | |
884 | ||
885 | static void clk_off(struct at91_udc *udc) | |
886 | { | |
887 | if (!udc->clocked) | |
888 | return; | |
889 | udc->clocked = 0; | |
890 | udc->gadget.speed = USB_SPEED_UNKNOWN; | |
bae4bd84 | 891 | clk_disable(udc->fclk); |
8b2e7668 | 892 | clk_disable(udc->iclk); |
bae4bd84 DB |
893 | } |
894 | ||
895 | /* | |
896 | * activate/deactivate link with host; minimize power usage for | |
897 | * inactive links by cutting clocks and transceiver power. | |
898 | */ | |
899 | static void pullup(struct at91_udc *udc, int is_on) | |
900 | { | |
f3db6e82 DB |
901 | int active = !udc->board.pullup_active_low; |
902 | ||
bae4bd84 DB |
903 | if (!udc->enabled || !udc->vbus) |
904 | is_on = 0; | |
905 | DBG("%sactive\n", is_on ? "" : "in"); | |
ffd3326b | 906 | |
bae4bd84 DB |
907 | if (is_on) { |
908 | clk_on(udc); | |
08cbc706 | 909 | at91_udp_write(udc, AT91_UDP_ICR, AT91_UDP_RXRSM); |
ffd3326b | 910 | at91_udp_write(udc, AT91_UDP_TXVC, 0); |
29ba4b53 | 911 | if (cpu_is_at91rm9200()) |
f3db6e82 | 912 | gpio_set_value(udc->board.pullup_pin, active); |
61352667 | 913 | else if (cpu_is_at91sam9260() || cpu_is_at91sam9263() || cpu_is_at91sam9g20()) { |
29ba4b53 AV |
914 | u32 txvc = at91_udp_read(udc, AT91_UDP_TXVC); |
915 | ||
916 | txvc |= AT91_UDP_TXVC_PUON; | |
917 | at91_udp_write(udc, AT91_UDP_TXVC, txvc); | |
23f6d914 | 918 | } else if (cpu_is_at91sam9261() || cpu_is_at91sam9g10()) { |
29ba4b53 AV |
919 | u32 usbpucr; |
920 | ||
921 | usbpucr = at91_sys_read(AT91_MATRIX_USBPUCR); | |
922 | usbpucr |= AT91_MATRIX_USBPUCR_PUON; | |
923 | at91_sys_write(AT91_MATRIX_USBPUCR, usbpucr); | |
924 | } | |
ffd3326b | 925 | } else { |
bae4bd84 | 926 | stop_activity(udc); |
08cbc706 | 927 | at91_udp_write(udc, AT91_UDP_IDR, AT91_UDP_RXRSM); |
ffd3326b | 928 | at91_udp_write(udc, AT91_UDP_TXVC, AT91_UDP_TXVC_TXVDIS); |
29ba4b53 | 929 | if (cpu_is_at91rm9200()) |
f3db6e82 | 930 | gpio_set_value(udc->board.pullup_pin, !active); |
61352667 | 931 | else if (cpu_is_at91sam9260() || cpu_is_at91sam9263() || cpu_is_at91sam9g20()) { |
29ba4b53 AV |
932 | u32 txvc = at91_udp_read(udc, AT91_UDP_TXVC); |
933 | ||
934 | txvc &= ~AT91_UDP_TXVC_PUON; | |
935 | at91_udp_write(udc, AT91_UDP_TXVC, txvc); | |
23f6d914 | 936 | } else if (cpu_is_at91sam9261() || cpu_is_at91sam9g10()) { |
29ba4b53 AV |
937 | u32 usbpucr; |
938 | ||
939 | usbpucr = at91_sys_read(AT91_MATRIX_USBPUCR); | |
940 | usbpucr &= ~AT91_MATRIX_USBPUCR_PUON; | |
941 | at91_sys_write(AT91_MATRIX_USBPUCR, usbpucr); | |
942 | } | |
bae4bd84 | 943 | clk_off(udc); |
bae4bd84 DB |
944 | } |
945 | } | |
946 | ||
947 | /* vbus is here! turn everything on that's ready */ | |
948 | static int at91_vbus_session(struct usb_gadget *gadget, int is_active) | |
949 | { | |
950 | struct at91_udc *udc = to_udc(gadget); | |
951 | unsigned long flags; | |
952 | ||
953 | // VDBG("vbus %s\n", is_active ? "on" : "off"); | |
4f4c5e36 | 954 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 955 | udc->vbus = (is_active != 0); |
bfb7fb79 WK |
956 | if (udc->driver) |
957 | pullup(udc, is_active); | |
958 | else | |
959 | pullup(udc, 0); | |
4f4c5e36 | 960 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
961 | return 0; |
962 | } | |
963 | ||
964 | static int at91_pullup(struct usb_gadget *gadget, int is_on) | |
965 | { | |
966 | struct at91_udc *udc = to_udc(gadget); | |
967 | unsigned long flags; | |
968 | ||
4f4c5e36 | 969 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 DB |
970 | udc->enabled = is_on = !!is_on; |
971 | pullup(udc, is_on); | |
4f4c5e36 | 972 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
973 | return 0; |
974 | } | |
975 | ||
976 | static int at91_set_selfpowered(struct usb_gadget *gadget, int is_on) | |
977 | { | |
978 | struct at91_udc *udc = to_udc(gadget); | |
979 | unsigned long flags; | |
980 | ||
4f4c5e36 | 981 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 982 | udc->selfpowered = (is_on != 0); |
4f4c5e36 | 983 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
984 | return 0; |
985 | } | |
986 | ||
987 | static const struct usb_gadget_ops at91_udc_ops = { | |
988 | .get_frame = at91_get_frame, | |
989 | .wakeup = at91_wakeup, | |
990 | .set_selfpowered = at91_set_selfpowered, | |
991 | .vbus_session = at91_vbus_session, | |
992 | .pullup = at91_pullup, | |
993 | ||
994 | /* | |
995 | * VBUS-powered devices may also also want to support bigger | |
996 | * power budgets after an appropriate SET_CONFIGURATION. | |
997 | */ | |
998 | // .vbus_power = at91_vbus_power, | |
999 | }; | |
1000 | ||
1001 | /*-------------------------------------------------------------------------*/ | |
1002 | ||
1003 | static int handle_ep(struct at91_ep *ep) | |
1004 | { | |
1005 | struct at91_request *req; | |
1006 | u32 __iomem *creg = ep->creg; | |
1007 | u32 csr = __raw_readl(creg); | |
1008 | ||
1009 | if (!list_empty(&ep->queue)) | |
1010 | req = list_entry(ep->queue.next, | |
1011 | struct at91_request, queue); | |
1012 | else | |
1013 | req = NULL; | |
1014 | ||
1015 | if (ep->is_in) { | |
1016 | if (csr & (AT91_UDP_STALLSENT | AT91_UDP_TXCOMP)) { | |
1017 | csr |= CLR_FX; | |
1018 | csr &= ~(SET_FX | AT91_UDP_STALLSENT | AT91_UDP_TXCOMP); | |
1019 | __raw_writel(csr, creg); | |
1020 | } | |
1021 | if (req) | |
1022 | return write_fifo(ep, req); | |
1023 | ||
1024 | } else { | |
1025 | if (csr & AT91_UDP_STALLSENT) { | |
1026 | /* STALLSENT bit == ISOERR */ | |
1027 | if (ep->is_iso && req) | |
1028 | req->req.status = -EILSEQ; | |
1029 | csr |= CLR_FX; | |
1030 | csr &= ~(SET_FX | AT91_UDP_STALLSENT); | |
1031 | __raw_writel(csr, creg); | |
1032 | csr = __raw_readl(creg); | |
1033 | } | |
1034 | if (req && (csr & RX_DATA_READY)) | |
1035 | return read_fifo(ep, req); | |
1036 | } | |
1037 | return 0; | |
1038 | } | |
1039 | ||
1040 | union setup { | |
1041 | u8 raw[8]; | |
1042 | struct usb_ctrlrequest r; | |
1043 | }; | |
1044 | ||
1045 | static void handle_setup(struct at91_udc *udc, struct at91_ep *ep, u32 csr) | |
1046 | { | |
1047 | u32 __iomem *creg = ep->creg; | |
1048 | u8 __iomem *dreg = ep->creg + (AT91_UDP_FDR(0) - AT91_UDP_CSR(0)); | |
1049 | unsigned rxcount, i = 0; | |
1050 | u32 tmp; | |
1051 | union setup pkt; | |
1052 | int status = 0; | |
1053 | ||
1054 | /* read and ack SETUP; hard-fail for bogus packets */ | |
1055 | rxcount = (csr & AT91_UDP_RXBYTECNT) >> 16; | |
1056 | if (likely(rxcount == 8)) { | |
1057 | while (rxcount--) | |
1058 | pkt.raw[i++] = __raw_readb(dreg); | |
1059 | if (pkt.r.bRequestType & USB_DIR_IN) { | |
1060 | csr |= AT91_UDP_DIR; | |
1061 | ep->is_in = 1; | |
1062 | } else { | |
1063 | csr &= ~AT91_UDP_DIR; | |
1064 | ep->is_in = 0; | |
1065 | } | |
1066 | } else { | |
1067 | // REVISIT this happens sometimes under load; why?? | |
1068 | ERR("SETUP len %d, csr %08x\n", rxcount, csr); | |
1069 | status = -EINVAL; | |
1070 | } | |
1071 | csr |= CLR_FX; | |
1072 | csr &= ~(SET_FX | AT91_UDP_RXSETUP); | |
1073 | __raw_writel(csr, creg); | |
1074 | udc->wait_for_addr_ack = 0; | |
1075 | udc->wait_for_config_ack = 0; | |
1076 | ep->stopped = 0; | |
1077 | if (unlikely(status != 0)) | |
1078 | goto stall; | |
1079 | ||
1080 | #define w_index le16_to_cpu(pkt.r.wIndex) | |
1081 | #define w_value le16_to_cpu(pkt.r.wValue) | |
1082 | #define w_length le16_to_cpu(pkt.r.wLength) | |
1083 | ||
1084 | VDBG("SETUP %02x.%02x v%04x i%04x l%04x\n", | |
1085 | pkt.r.bRequestType, pkt.r.bRequest, | |
1086 | w_value, w_index, w_length); | |
1087 | ||
1088 | /* | |
1089 | * A few standard requests get handled here, ones that touch | |
1090 | * hardware ... notably for device and endpoint features. | |
1091 | */ | |
1092 | udc->req_pending = 1; | |
1093 | csr = __raw_readl(creg); | |
1094 | csr |= CLR_FX; | |
1095 | csr &= ~SET_FX; | |
1096 | switch ((pkt.r.bRequestType << 8) | pkt.r.bRequest) { | |
1097 | ||
1098 | case ((USB_TYPE_STANDARD|USB_RECIP_DEVICE) << 8) | |
1099 | | USB_REQ_SET_ADDRESS: | |
1100 | __raw_writel(csr | AT91_UDP_TXPKTRDY, creg); | |
1101 | udc->addr = w_value; | |
1102 | udc->wait_for_addr_ack = 1; | |
1103 | udc->req_pending = 0; | |
1104 | /* FADDR is set later, when we ack host STATUS */ | |
1105 | return; | |
1106 | ||
1107 | case ((USB_TYPE_STANDARD|USB_RECIP_DEVICE) << 8) | |
1108 | | USB_REQ_SET_CONFIGURATION: | |
ffd3326b | 1109 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT) & AT91_UDP_CONFG; |
bae4bd84 DB |
1110 | if (pkt.r.wValue) |
1111 | udc->wait_for_config_ack = (tmp == 0); | |
1112 | else | |
1113 | udc->wait_for_config_ack = (tmp != 0); | |
1114 | if (udc->wait_for_config_ack) | |
1115 | VDBG("wait for config\n"); | |
1116 | /* CONFG is toggled later, if gadget driver succeeds */ | |
1117 | break; | |
1118 | ||
1119 | /* | |
1120 | * Hosts may set or clear remote wakeup status, and | |
1121 | * devices may report they're VBUS powered. | |
1122 | */ | |
1123 | case ((USB_DIR_IN|USB_TYPE_STANDARD|USB_RECIP_DEVICE) << 8) | |
1124 | | USB_REQ_GET_STATUS: | |
1125 | tmp = (udc->selfpowered << USB_DEVICE_SELF_POWERED); | |
ffd3326b | 1126 | if (at91_udp_read(udc, AT91_UDP_GLB_STAT) & AT91_UDP_ESR) |
bae4bd84 DB |
1127 | tmp |= (1 << USB_DEVICE_REMOTE_WAKEUP); |
1128 | PACKET("get device status\n"); | |
1129 | __raw_writeb(tmp, dreg); | |
1130 | __raw_writeb(0, dreg); | |
1131 | goto write_in; | |
1132 | /* then STATUS starts later, automatically */ | |
1133 | case ((USB_TYPE_STANDARD|USB_RECIP_DEVICE) << 8) | |
1134 | | USB_REQ_SET_FEATURE: | |
1135 | if (w_value != USB_DEVICE_REMOTE_WAKEUP) | |
1136 | goto stall; | |
ffd3326b | 1137 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT); |
bae4bd84 | 1138 | tmp |= AT91_UDP_ESR; |
ffd3326b | 1139 | at91_udp_write(udc, AT91_UDP_GLB_STAT, tmp); |
bae4bd84 DB |
1140 | goto succeed; |
1141 | case ((USB_TYPE_STANDARD|USB_RECIP_DEVICE) << 8) | |
1142 | | USB_REQ_CLEAR_FEATURE: | |
1143 | if (w_value != USB_DEVICE_REMOTE_WAKEUP) | |
1144 | goto stall; | |
ffd3326b | 1145 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT); |
bae4bd84 | 1146 | tmp &= ~AT91_UDP_ESR; |
ffd3326b | 1147 | at91_udp_write(udc, AT91_UDP_GLB_STAT, tmp); |
bae4bd84 DB |
1148 | goto succeed; |
1149 | ||
1150 | /* | |
1151 | * Interfaces have no feature settings; this is pretty useless. | |
1152 | * we won't even insist the interface exists... | |
1153 | */ | |
1154 | case ((USB_DIR_IN|USB_TYPE_STANDARD|USB_RECIP_INTERFACE) << 8) | |
1155 | | USB_REQ_GET_STATUS: | |
1156 | PACKET("get interface status\n"); | |
1157 | __raw_writeb(0, dreg); | |
1158 | __raw_writeb(0, dreg); | |
1159 | goto write_in; | |
1160 | /* then STATUS starts later, automatically */ | |
1161 | case ((USB_TYPE_STANDARD|USB_RECIP_INTERFACE) << 8) | |
1162 | | USB_REQ_SET_FEATURE: | |
1163 | case ((USB_TYPE_STANDARD|USB_RECIP_INTERFACE) << 8) | |
1164 | | USB_REQ_CLEAR_FEATURE: | |
1165 | goto stall; | |
1166 | ||
1167 | /* | |
1168 | * Hosts may clear bulk/intr endpoint halt after the gadget | |
1169 | * driver sets it (not widely used); or set it (for testing) | |
1170 | */ | |
1171 | case ((USB_DIR_IN|USB_TYPE_STANDARD|USB_RECIP_ENDPOINT) << 8) | |
1172 | | USB_REQ_GET_STATUS: | |
1173 | tmp = w_index & USB_ENDPOINT_NUMBER_MASK; | |
1174 | ep = &udc->ep[tmp]; | |
1440e096 | 1175 | if (tmp >= NUM_ENDPOINTS || (tmp && !ep->desc)) |
bae4bd84 DB |
1176 | goto stall; |
1177 | ||
1178 | if (tmp) { | |
1179 | if ((w_index & USB_DIR_IN)) { | |
1180 | if (!ep->is_in) | |
1181 | goto stall; | |
1182 | } else if (ep->is_in) | |
1183 | goto stall; | |
1184 | } | |
1185 | PACKET("get %s status\n", ep->ep.name); | |
1186 | if (__raw_readl(ep->creg) & AT91_UDP_FORCESTALL) | |
1187 | tmp = (1 << USB_ENDPOINT_HALT); | |
1188 | else | |
1189 | tmp = 0; | |
1190 | __raw_writeb(tmp, dreg); | |
1191 | __raw_writeb(0, dreg); | |
1192 | goto write_in; | |
1193 | /* then STATUS starts later, automatically */ | |
1194 | case ((USB_TYPE_STANDARD|USB_RECIP_ENDPOINT) << 8) | |
1195 | | USB_REQ_SET_FEATURE: | |
1196 | tmp = w_index & USB_ENDPOINT_NUMBER_MASK; | |
1197 | ep = &udc->ep[tmp]; | |
1440e096 | 1198 | if (w_value != USB_ENDPOINT_HALT || tmp >= NUM_ENDPOINTS) |
bae4bd84 DB |
1199 | goto stall; |
1200 | if (!ep->desc || ep->is_iso) | |
1201 | goto stall; | |
1202 | if ((w_index & USB_DIR_IN)) { | |
1203 | if (!ep->is_in) | |
1204 | goto stall; | |
1205 | } else if (ep->is_in) | |
1206 | goto stall; | |
1207 | ||
1208 | tmp = __raw_readl(ep->creg); | |
1209 | tmp &= ~SET_FX; | |
1210 | tmp |= CLR_FX | AT91_UDP_FORCESTALL; | |
1211 | __raw_writel(tmp, ep->creg); | |
1212 | goto succeed; | |
1213 | case ((USB_TYPE_STANDARD|USB_RECIP_ENDPOINT) << 8) | |
1214 | | USB_REQ_CLEAR_FEATURE: | |
1215 | tmp = w_index & USB_ENDPOINT_NUMBER_MASK; | |
1216 | ep = &udc->ep[tmp]; | |
1440e096 | 1217 | if (w_value != USB_ENDPOINT_HALT || tmp >= NUM_ENDPOINTS) |
bae4bd84 DB |
1218 | goto stall; |
1219 | if (tmp == 0) | |
1220 | goto succeed; | |
1221 | if (!ep->desc || ep->is_iso) | |
1222 | goto stall; | |
1223 | if ((w_index & USB_DIR_IN)) { | |
1224 | if (!ep->is_in) | |
1225 | goto stall; | |
1226 | } else if (ep->is_in) | |
1227 | goto stall; | |
1228 | ||
ffd3326b AV |
1229 | at91_udp_write(udc, AT91_UDP_RST_EP, ep->int_mask); |
1230 | at91_udp_write(udc, AT91_UDP_RST_EP, 0); | |
bae4bd84 DB |
1231 | tmp = __raw_readl(ep->creg); |
1232 | tmp |= CLR_FX; | |
1233 | tmp &= ~(SET_FX | AT91_UDP_FORCESTALL); | |
1234 | __raw_writel(tmp, ep->creg); | |
1235 | if (!list_empty(&ep->queue)) | |
1236 | handle_ep(ep); | |
1237 | goto succeed; | |
1238 | } | |
1239 | ||
1240 | #undef w_value | |
1241 | #undef w_index | |
1242 | #undef w_length | |
1243 | ||
1244 | /* pass request up to the gadget driver */ | |
4f4c5e36 HH |
1245 | if (udc->driver) { |
1246 | spin_unlock(&udc->lock); | |
bfb7fb79 | 1247 | status = udc->driver->setup(&udc->gadget, &pkt.r); |
4f4c5e36 HH |
1248 | spin_lock(&udc->lock); |
1249 | } | |
bfb7fb79 WK |
1250 | else |
1251 | status = -ENODEV; | |
bae4bd84 DB |
1252 | if (status < 0) { |
1253 | stall: | |
1254 | VDBG("req %02x.%02x protocol STALL; stat %d\n", | |
1255 | pkt.r.bRequestType, pkt.r.bRequest, status); | |
1256 | csr |= AT91_UDP_FORCESTALL; | |
1257 | __raw_writel(csr, creg); | |
1258 | udc->req_pending = 0; | |
1259 | } | |
1260 | return; | |
1261 | ||
1262 | succeed: | |
1263 | /* immediate successful (IN) STATUS after zero length DATA */ | |
1264 | PACKET("ep0 in/status\n"); | |
1265 | write_in: | |
1266 | csr |= AT91_UDP_TXPKTRDY; | |
1267 | __raw_writel(csr, creg); | |
1268 | udc->req_pending = 0; | |
bae4bd84 DB |
1269 | } |
1270 | ||
1271 | static void handle_ep0(struct at91_udc *udc) | |
1272 | { | |
1273 | struct at91_ep *ep0 = &udc->ep[0]; | |
1274 | u32 __iomem *creg = ep0->creg; | |
1275 | u32 csr = __raw_readl(creg); | |
1276 | struct at91_request *req; | |
1277 | ||
1278 | if (unlikely(csr & AT91_UDP_STALLSENT)) { | |
1279 | nuke(ep0, -EPROTO); | |
1280 | udc->req_pending = 0; | |
1281 | csr |= CLR_FX; | |
1282 | csr &= ~(SET_FX | AT91_UDP_STALLSENT | AT91_UDP_FORCESTALL); | |
1283 | __raw_writel(csr, creg); | |
1284 | VDBG("ep0 stalled\n"); | |
1285 | csr = __raw_readl(creg); | |
1286 | } | |
1287 | if (csr & AT91_UDP_RXSETUP) { | |
1288 | nuke(ep0, 0); | |
1289 | udc->req_pending = 0; | |
1290 | handle_setup(udc, ep0, csr); | |
1291 | return; | |
1292 | } | |
1293 | ||
1294 | if (list_empty(&ep0->queue)) | |
1295 | req = NULL; | |
1296 | else | |
1297 | req = list_entry(ep0->queue.next, struct at91_request, queue); | |
1298 | ||
1299 | /* host ACKed an IN packet that we sent */ | |
1300 | if (csr & AT91_UDP_TXCOMP) { | |
1301 | csr |= CLR_FX; | |
1302 | csr &= ~(SET_FX | AT91_UDP_TXCOMP); | |
1303 | ||
1304 | /* write more IN DATA? */ | |
1305 | if (req && ep0->is_in) { | |
1306 | if (handle_ep(ep0)) | |
1307 | udc->req_pending = 0; | |
1308 | ||
1309 | /* | |
1310 | * Ack after: | |
1311 | * - last IN DATA packet (including GET_STATUS) | |
1312 | * - IN/STATUS for OUT DATA | |
1313 | * - IN/STATUS for any zero-length DATA stage | |
1314 | * except for the IN DATA case, the host should send | |
1315 | * an OUT status later, which we'll ack. | |
1316 | */ | |
1317 | } else { | |
1318 | udc->req_pending = 0; | |
1319 | __raw_writel(csr, creg); | |
1320 | ||
1321 | /* | |
1322 | * SET_ADDRESS takes effect only after the STATUS | |
1323 | * (to the original address) gets acked. | |
1324 | */ | |
1325 | if (udc->wait_for_addr_ack) { | |
1326 | u32 tmp; | |
1327 | ||
ffd3326b | 1328 | at91_udp_write(udc, AT91_UDP_FADDR, |
8b2e7668 | 1329 | AT91_UDP_FEN | udc->addr); |
ffd3326b | 1330 | tmp = at91_udp_read(udc, AT91_UDP_GLB_STAT); |
bae4bd84 DB |
1331 | tmp &= ~AT91_UDP_FADDEN; |
1332 | if (udc->addr) | |
1333 | tmp |= AT91_UDP_FADDEN; | |
ffd3326b | 1334 | at91_udp_write(udc, AT91_UDP_GLB_STAT, tmp); |
bae4bd84 DB |
1335 | |
1336 | udc->wait_for_addr_ack = 0; | |
1337 | VDBG("address %d\n", udc->addr); | |
1338 | } | |
1339 | } | |
1340 | } | |
1341 | ||
1342 | /* OUT packet arrived ... */ | |
1343 | else if (csr & AT91_UDP_RX_DATA_BK0) { | |
1344 | csr |= CLR_FX; | |
1345 | csr &= ~(SET_FX | AT91_UDP_RX_DATA_BK0); | |
1346 | ||
1347 | /* OUT DATA stage */ | |
1348 | if (!ep0->is_in) { | |
1349 | if (req) { | |
1350 | if (handle_ep(ep0)) { | |
1351 | /* send IN/STATUS */ | |
1352 | PACKET("ep0 in/status\n"); | |
1353 | csr = __raw_readl(creg); | |
1354 | csr &= ~SET_FX; | |
1355 | csr |= CLR_FX | AT91_UDP_TXPKTRDY; | |
1356 | __raw_writel(csr, creg); | |
1357 | udc->req_pending = 0; | |
1358 | } | |
1359 | } else if (udc->req_pending) { | |
1360 | /* | |
1361 | * AT91 hardware has a hard time with this | |
1362 | * "deferred response" mode for control-OUT | |
1363 | * transfers. (For control-IN it's fine.) | |
1364 | * | |
1365 | * The normal solution leaves OUT data in the | |
1366 | * fifo until the gadget driver is ready. | |
1367 | * We couldn't do that here without disabling | |
1368 | * the IRQ that tells about SETUP packets, | |
1369 | * e.g. when the host gets impatient... | |
1370 | * | |
1371 | * Working around it by copying into a buffer | |
1372 | * would almost be a non-deferred response, | |
1373 | * except that it wouldn't permit reliable | |
1374 | * stalling of the request. Instead, demand | |
1375 | * that gadget drivers not use this mode. | |
1376 | */ | |
1377 | DBG("no control-OUT deferred responses!\n"); | |
1378 | __raw_writel(csr | AT91_UDP_FORCESTALL, creg); | |
1379 | udc->req_pending = 0; | |
1380 | } | |
1381 | ||
1382 | /* STATUS stage for control-IN; ack. */ | |
1383 | } else { | |
1384 | PACKET("ep0 out/status ACK\n"); | |
1385 | __raw_writel(csr, creg); | |
1386 | ||
1387 | /* "early" status stage */ | |
1388 | if (req) | |
1389 | done(ep0, req, 0); | |
1390 | } | |
1391 | } | |
1392 | } | |
1393 | ||
7d12e780 | 1394 | static irqreturn_t at91_udc_irq (int irq, void *_udc) |
bae4bd84 DB |
1395 | { |
1396 | struct at91_udc *udc = _udc; | |
1397 | u32 rescans = 5; | |
c6c35237 | 1398 | int disable_clock = 0; |
4f4c5e36 HH |
1399 | unsigned long flags; |
1400 | ||
1401 | spin_lock_irqsave(&udc->lock, flags); | |
c6c35237 HH |
1402 | |
1403 | if (!udc->clocked) { | |
1404 | clk_on(udc); | |
1405 | disable_clock = 1; | |
1406 | } | |
bae4bd84 DB |
1407 | |
1408 | while (rescans--) { | |
8b2e7668 | 1409 | u32 status; |
bae4bd84 | 1410 | |
ffd3326b AV |
1411 | status = at91_udp_read(udc, AT91_UDP_ISR) |
1412 | & at91_udp_read(udc, AT91_UDP_IMR); | |
bae4bd84 DB |
1413 | if (!status) |
1414 | break; | |
1415 | ||
1416 | /* USB reset irq: not maskable */ | |
1417 | if (status & AT91_UDP_ENDBUSRES) { | |
ffd3326b AV |
1418 | at91_udp_write(udc, AT91_UDP_IDR, ~MINIMUS_INTERRUPTUS); |
1419 | at91_udp_write(udc, AT91_UDP_IER, MINIMUS_INTERRUPTUS); | |
bae4bd84 | 1420 | /* Atmel code clears this irq twice */ |
ffd3326b AV |
1421 | at91_udp_write(udc, AT91_UDP_ICR, AT91_UDP_ENDBUSRES); |
1422 | at91_udp_write(udc, AT91_UDP_ICR, AT91_UDP_ENDBUSRES); | |
bae4bd84 DB |
1423 | VDBG("end bus reset\n"); |
1424 | udc->addr = 0; | |
1425 | stop_activity(udc); | |
1426 | ||
1427 | /* enable ep0 */ | |
ffd3326b | 1428 | at91_udp_write(udc, AT91_UDP_CSR(0), |
8b2e7668 | 1429 | AT91_UDP_EPEDS | AT91_UDP_EPTYPE_CTRL); |
bae4bd84 DB |
1430 | udc->gadget.speed = USB_SPEED_FULL; |
1431 | udc->suspended = 0; | |
ffd3326b | 1432 | at91_udp_write(udc, AT91_UDP_IER, AT91_UDP_EP(0)); |
bae4bd84 DB |
1433 | |
1434 | /* | |
1435 | * NOTE: this driver keeps clocks off unless the | |
8b2e7668 DB |
1436 | * USB host is present. That saves power, but for |
1437 | * boards that don't support VBUS detection, both | |
1438 | * clocks need to be active most of the time. | |
bae4bd84 DB |
1439 | */ |
1440 | ||
1441 | /* host initiated suspend (3+ms bus idle) */ | |
1442 | } else if (status & AT91_UDP_RXSUSP) { | |
ffd3326b AV |
1443 | at91_udp_write(udc, AT91_UDP_IDR, AT91_UDP_RXSUSP); |
1444 | at91_udp_write(udc, AT91_UDP_IER, AT91_UDP_RXRSM); | |
1445 | at91_udp_write(udc, AT91_UDP_ICR, AT91_UDP_RXSUSP); | |
bae4bd84 DB |
1446 | // VDBG("bus suspend\n"); |
1447 | if (udc->suspended) | |
1448 | continue; | |
1449 | udc->suspended = 1; | |
1450 | ||
1451 | /* | |
1452 | * NOTE: when suspending a VBUS-powered device, the | |
1453 | * gadget driver should switch into slow clock mode | |
1454 | * and then into standby to avoid drawing more than | |
1455 | * 500uA power (2500uA for some high-power configs). | |
1456 | */ | |
4f4c5e36 HH |
1457 | if (udc->driver && udc->driver->suspend) { |
1458 | spin_unlock(&udc->lock); | |
bae4bd84 | 1459 | udc->driver->suspend(&udc->gadget); |
4f4c5e36 HH |
1460 | spin_lock(&udc->lock); |
1461 | } | |
bae4bd84 DB |
1462 | |
1463 | /* host initiated resume */ | |
1464 | } else if (status & AT91_UDP_RXRSM) { | |
ffd3326b AV |
1465 | at91_udp_write(udc, AT91_UDP_IDR, AT91_UDP_RXRSM); |
1466 | at91_udp_write(udc, AT91_UDP_IER, AT91_UDP_RXSUSP); | |
1467 | at91_udp_write(udc, AT91_UDP_ICR, AT91_UDP_RXRSM); | |
bae4bd84 DB |
1468 | // VDBG("bus resume\n"); |
1469 | if (!udc->suspended) | |
1470 | continue; | |
1471 | udc->suspended = 0; | |
1472 | ||
1473 | /* | |
1474 | * NOTE: for a VBUS-powered device, the gadget driver | |
1475 | * would normally want to switch out of slow clock | |
1476 | * mode into normal mode. | |
1477 | */ | |
4f4c5e36 HH |
1478 | if (udc->driver && udc->driver->resume) { |
1479 | spin_unlock(&udc->lock); | |
bae4bd84 | 1480 | udc->driver->resume(&udc->gadget); |
4f4c5e36 HH |
1481 | spin_lock(&udc->lock); |
1482 | } | |
bae4bd84 DB |
1483 | |
1484 | /* endpoint IRQs are cleared by handling them */ | |
1485 | } else { | |
1486 | int i; | |
1487 | unsigned mask = 1; | |
1488 | struct at91_ep *ep = &udc->ep[1]; | |
1489 | ||
1490 | if (status & mask) | |
1491 | handle_ep0(udc); | |
1492 | for (i = 1; i < NUM_ENDPOINTS; i++) { | |
1493 | mask <<= 1; | |
1494 | if (status & mask) | |
1495 | handle_ep(ep); | |
1496 | ep++; | |
1497 | } | |
1498 | } | |
1499 | } | |
1500 | ||
c6c35237 HH |
1501 | if (disable_clock) |
1502 | clk_off(udc); | |
1503 | ||
4f4c5e36 HH |
1504 | spin_unlock_irqrestore(&udc->lock, flags); |
1505 | ||
bae4bd84 DB |
1506 | return IRQ_HANDLED; |
1507 | } | |
1508 | ||
1509 | /*-------------------------------------------------------------------------*/ | |
1510 | ||
8b2e7668 DB |
1511 | static void nop_release(struct device *dev) |
1512 | { | |
1513 | /* nothing to free */ | |
1514 | } | |
1515 | ||
bae4bd84 DB |
1516 | static struct at91_udc controller = { |
1517 | .gadget = { | |
8b2e7668 DB |
1518 | .ops = &at91_udc_ops, |
1519 | .ep0 = &controller.ep[0].ep, | |
1520 | .name = driver_name, | |
1521 | .dev = { | |
c682b170 | 1522 | .init_name = "gadget", |
8b2e7668 | 1523 | .release = nop_release, |
bae4bd84 DB |
1524 | } |
1525 | }, | |
1526 | .ep[0] = { | |
1527 | .ep = { | |
1528 | .name = ep0name, | |
1529 | .ops = &at91_ep_ops, | |
1530 | }, | |
1531 | .udc = &controller, | |
1532 | .maxpacket = 8, | |
bae4bd84 DB |
1533 | .int_mask = 1 << 0, |
1534 | }, | |
1535 | .ep[1] = { | |
1536 | .ep = { | |
1537 | .name = "ep1", | |
1538 | .ops = &at91_ep_ops, | |
1539 | }, | |
1540 | .udc = &controller, | |
1541 | .is_pingpong = 1, | |
1542 | .maxpacket = 64, | |
bae4bd84 DB |
1543 | .int_mask = 1 << 1, |
1544 | }, | |
1545 | .ep[2] = { | |
1546 | .ep = { | |
1547 | .name = "ep2", | |
1548 | .ops = &at91_ep_ops, | |
1549 | }, | |
1550 | .udc = &controller, | |
1551 | .is_pingpong = 1, | |
1552 | .maxpacket = 64, | |
bae4bd84 DB |
1553 | .int_mask = 1 << 2, |
1554 | }, | |
1555 | .ep[3] = { | |
1556 | .ep = { | |
1557 | /* could actually do bulk too */ | |
1558 | .name = "ep3-int", | |
1559 | .ops = &at91_ep_ops, | |
1560 | }, | |
1561 | .udc = &controller, | |
1562 | .maxpacket = 8, | |
bae4bd84 DB |
1563 | .int_mask = 1 << 3, |
1564 | }, | |
1565 | .ep[4] = { | |
1566 | .ep = { | |
1567 | .name = "ep4", | |
1568 | .ops = &at91_ep_ops, | |
1569 | }, | |
1570 | .udc = &controller, | |
1571 | .is_pingpong = 1, | |
1572 | .maxpacket = 256, | |
bae4bd84 DB |
1573 | .int_mask = 1 << 4, |
1574 | }, | |
1575 | .ep[5] = { | |
1576 | .ep = { | |
1577 | .name = "ep5", | |
1578 | .ops = &at91_ep_ops, | |
1579 | }, | |
1580 | .udc = &controller, | |
1581 | .is_pingpong = 1, | |
1582 | .maxpacket = 256, | |
bae4bd84 DB |
1583 | .int_mask = 1 << 5, |
1584 | }, | |
8b2e7668 | 1585 | /* ep6 and ep7 are also reserved (custom silicon might use them) */ |
bae4bd84 DB |
1586 | }; |
1587 | ||
4037242c RM |
1588 | static void at91_vbus_update(struct at91_udc *udc, unsigned value) |
1589 | { | |
1590 | value ^= udc->board.vbus_active_low; | |
1591 | if (value != udc->vbus) | |
1592 | at91_vbus_session(&udc->gadget, value); | |
1593 | } | |
1594 | ||
7d12e780 | 1595 | static irqreturn_t at91_vbus_irq(int irq, void *_udc) |
bae4bd84 DB |
1596 | { |
1597 | struct at91_udc *udc = _udc; | |
bae4bd84 DB |
1598 | |
1599 | /* vbus needs at least brief debouncing */ | |
1600 | udelay(10); | |
4037242c | 1601 | at91_vbus_update(udc, gpio_get_value(udc->board.vbus_pin)); |
bae4bd84 DB |
1602 | |
1603 | return IRQ_HANDLED; | |
1604 | } | |
1605 | ||
4037242c RM |
1606 | static void at91_vbus_timer_work(struct work_struct *work) |
1607 | { | |
1608 | struct at91_udc *udc = container_of(work, struct at91_udc, | |
1609 | vbus_timer_work); | |
1610 | ||
1611 | at91_vbus_update(udc, gpio_get_value_cansleep(udc->board.vbus_pin)); | |
1612 | ||
1613 | if (!timer_pending(&udc->vbus_timer)) | |
1614 | mod_timer(&udc->vbus_timer, jiffies + VBUS_POLL_TIMEOUT); | |
1615 | } | |
1616 | ||
1617 | static void at91_vbus_timer(unsigned long data) | |
1618 | { | |
1619 | struct at91_udc *udc = (struct at91_udc *)data; | |
1620 | ||
1621 | /* | |
1622 | * If we are polling vbus it is likely that the gpio is on an | |
1623 | * bus such as i2c or spi which may sleep, so schedule some work | |
1624 | * to read the vbus gpio | |
1625 | */ | |
1626 | if (!work_pending(&udc->vbus_timer_work)) | |
1627 | schedule_work(&udc->vbus_timer_work); | |
1628 | } | |
1629 | ||
b0fca50f UKK |
1630 | int usb_gadget_probe_driver(struct usb_gadget_driver *driver, |
1631 | int (*bind)(struct usb_gadget *)) | |
bae4bd84 DB |
1632 | { |
1633 | struct at91_udc *udc = &controller; | |
1634 | int retval; | |
4f4c5e36 | 1635 | unsigned long flags; |
bae4bd84 DB |
1636 | |
1637 | if (!driver | |
bc92c32a | 1638 | || driver->speed < USB_SPEED_FULL |
b0fca50f | 1639 | || !bind |
bae4bd84 DB |
1640 | || !driver->setup) { |
1641 | DBG("bad parameter.\n"); | |
1642 | return -EINVAL; | |
1643 | } | |
1644 | ||
1645 | if (udc->driver) { | |
1646 | DBG("UDC already has a gadget driver\n"); | |
1647 | return -EBUSY; | |
1648 | } | |
1649 | ||
1650 | udc->driver = driver; | |
1651 | udc->gadget.dev.driver = &driver->driver; | |
839214ae | 1652 | dev_set_drvdata(&udc->gadget.dev, &driver->driver); |
bae4bd84 DB |
1653 | udc->enabled = 1; |
1654 | udc->selfpowered = 1; | |
1655 | ||
b0fca50f | 1656 | retval = bind(&udc->gadget); |
bae4bd84 | 1657 | if (retval) { |
b0fca50f | 1658 | DBG("bind() returned %d\n", retval); |
bae4bd84 | 1659 | udc->driver = NULL; |
943c4419 | 1660 | udc->gadget.dev.driver = NULL; |
839214ae | 1661 | dev_set_drvdata(&udc->gadget.dev, NULL); |
943c4419 WK |
1662 | udc->enabled = 0; |
1663 | udc->selfpowered = 0; | |
bae4bd84 DB |
1664 | return retval; |
1665 | } | |
1666 | ||
4f4c5e36 | 1667 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 1668 | pullup(udc, 1); |
4f4c5e36 | 1669 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
1670 | |
1671 | DBG("bound to %s\n", driver->driver.name); | |
1672 | return 0; | |
1673 | } | |
b0fca50f | 1674 | EXPORT_SYMBOL(usb_gadget_probe_driver); |
bae4bd84 DB |
1675 | |
1676 | int usb_gadget_unregister_driver (struct usb_gadget_driver *driver) | |
1677 | { | |
1678 | struct at91_udc *udc = &controller; | |
4f4c5e36 | 1679 | unsigned long flags; |
bae4bd84 | 1680 | |
6bea476c | 1681 | if (!driver || driver != udc->driver || !driver->unbind) |
bae4bd84 DB |
1682 | return -EINVAL; |
1683 | ||
4f4c5e36 | 1684 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 1685 | udc->enabled = 0; |
ffd3326b | 1686 | at91_udp_write(udc, AT91_UDP_IDR, ~0); |
bae4bd84 | 1687 | pullup(udc, 0); |
4f4c5e36 | 1688 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
1689 | |
1690 | driver->unbind(&udc->gadget); | |
eb0be47d | 1691 | udc->gadget.dev.driver = NULL; |
839214ae | 1692 | dev_set_drvdata(&udc->gadget.dev, NULL); |
bae4bd84 DB |
1693 | udc->driver = NULL; |
1694 | ||
1695 | DBG("unbound from %s\n", driver->driver.name); | |
1696 | return 0; | |
1697 | } | |
1698 | EXPORT_SYMBOL (usb_gadget_unregister_driver); | |
1699 | ||
1700 | /*-------------------------------------------------------------------------*/ | |
1701 | ||
1702 | static void at91udc_shutdown(struct platform_device *dev) | |
1703 | { | |
4f4c5e36 HH |
1704 | struct at91_udc *udc = platform_get_drvdata(dev); |
1705 | unsigned long flags; | |
1706 | ||
bae4bd84 | 1707 | /* force disconnect on reboot */ |
4f4c5e36 | 1708 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 1709 | pullup(platform_get_drvdata(dev), 0); |
4f4c5e36 | 1710 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 DB |
1711 | } |
1712 | ||
398acce7 | 1713 | static int __init at91udc_probe(struct platform_device *pdev) |
bae4bd84 DB |
1714 | { |
1715 | struct device *dev = &pdev->dev; | |
1716 | struct at91_udc *udc; | |
1717 | int retval; | |
ffd3326b | 1718 | struct resource *res; |
bae4bd84 DB |
1719 | |
1720 | if (!dev->platform_data) { | |
1721 | /* small (so we copy it) but critical! */ | |
1722 | DBG("missing platform_data\n"); | |
1723 | return -ENODEV; | |
1724 | } | |
1725 | ||
8b2e7668 | 1726 | if (pdev->num_resources != 2) { |
f3db6e82 | 1727 | DBG("invalid num_resources\n"); |
8b2e7668 DB |
1728 | return -ENODEV; |
1729 | } | |
1730 | if ((pdev->resource[0].flags != IORESOURCE_MEM) | |
1731 | || (pdev->resource[1].flags != IORESOURCE_IRQ)) { | |
f3db6e82 | 1732 | DBG("invalid resource type\n"); |
8b2e7668 DB |
1733 | return -ENODEV; |
1734 | } | |
1735 | ||
ffd3326b AV |
1736 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
1737 | if (!res) | |
1738 | return -ENXIO; | |
1739 | ||
d8bb0fd2 | 1740 | if (!request_mem_region(res->start, resource_size(res), driver_name)) { |
bae4bd84 DB |
1741 | DBG("someone's using UDC memory\n"); |
1742 | return -EBUSY; | |
1743 | } | |
1744 | ||
1745 | /* init software state */ | |
1746 | udc = &controller; | |
1747 | udc->gadget.dev.parent = dev; | |
1748 | udc->board = *(struct at91_udc_data *) dev->platform_data; | |
1749 | udc->pdev = pdev; | |
bae4bd84 | 1750 | udc->enabled = 0; |
4f4c5e36 | 1751 | spin_lock_init(&udc->lock); |
bae4bd84 | 1752 | |
f3db6e82 DB |
1753 | /* rm9200 needs manual D+ pullup; off by default */ |
1754 | if (cpu_is_at91rm9200()) { | |
1755 | if (udc->board.pullup_pin <= 0) { | |
1756 | DBG("no D+ pullup?\n"); | |
1757 | retval = -ENODEV; | |
1758 | goto fail0; | |
1759 | } | |
1760 | retval = gpio_request(udc->board.pullup_pin, "udc_pullup"); | |
1761 | if (retval) { | |
1762 | DBG("D+ pullup is busy\n"); | |
1763 | goto fail0; | |
1764 | } | |
1765 | gpio_direction_output(udc->board.pullup_pin, | |
1766 | udc->board.pullup_active_low); | |
1767 | } | |
1768 | ||
bb24280f DB |
1769 | /* newer chips have more FIFO memory than rm9200 */ |
1770 | if (cpu_is_at91sam9260()) { | |
1771 | udc->ep[0].maxpacket = 64; | |
1772 | udc->ep[3].maxpacket = 64; | |
1773 | udc->ep[4].maxpacket = 512; | |
1774 | udc->ep[5].maxpacket = 512; | |
23f6d914 | 1775 | } else if (cpu_is_at91sam9261() || cpu_is_at91sam9g10()) { |
bb24280f DB |
1776 | udc->ep[3].maxpacket = 64; |
1777 | } else if (cpu_is_at91sam9263()) { | |
1778 | udc->ep[0].maxpacket = 64; | |
1779 | udc->ep[3].maxpacket = 64; | |
1780 | } | |
1781 | ||
d8bb0fd2 | 1782 | udc->udp_baseaddr = ioremap(res->start, resource_size(res)); |
ffd3326b | 1783 | if (!udc->udp_baseaddr) { |
f3db6e82 DB |
1784 | retval = -ENOMEM; |
1785 | goto fail0a; | |
ffd3326b AV |
1786 | } |
1787 | ||
1788 | udc_reinit(udc); | |
1789 | ||
bae4bd84 DB |
1790 | /* get interface and function clocks */ |
1791 | udc->iclk = clk_get(dev, "udc_clk"); | |
1792 | udc->fclk = clk_get(dev, "udpck"); | |
1793 | if (IS_ERR(udc->iclk) || IS_ERR(udc->fclk)) { | |
1794 | DBG("clocks missing\n"); | |
29ba4b53 | 1795 | retval = -ENODEV; |
f3db6e82 DB |
1796 | /* NOTE: we "know" here that refcounts on these are NOPs */ |
1797 | goto fail0b; | |
bae4bd84 DB |
1798 | } |
1799 | ||
1800 | retval = device_register(&udc->gadget.dev); | |
8ab10400 RR |
1801 | if (retval < 0) { |
1802 | put_device(&udc->gadget.dev); | |
f3db6e82 | 1803 | goto fail0b; |
8ab10400 | 1804 | } |
bae4bd84 | 1805 | |
8b2e7668 DB |
1806 | /* don't do anything until we have both gadget driver and VBUS */ |
1807 | clk_enable(udc->iclk); | |
ffd3326b AV |
1808 | at91_udp_write(udc, AT91_UDP_TXVC, AT91_UDP_TXVC_TXVDIS); |
1809 | at91_udp_write(udc, AT91_UDP_IDR, 0xffffffff); | |
29ba4b53 AV |
1810 | /* Clear all pending interrupts - UDP may be used by bootloader. */ |
1811 | at91_udp_write(udc, AT91_UDP_ICR, 0xffffffff); | |
8b2e7668 | 1812 | clk_disable(udc->iclk); |
bae4bd84 DB |
1813 | |
1814 | /* request UDC and maybe VBUS irqs */ | |
8b2e7668 | 1815 | udc->udp_irq = platform_get_irq(pdev, 0); |
f3db6e82 DB |
1816 | retval = request_irq(udc->udp_irq, at91_udc_irq, |
1817 | IRQF_DISABLED, driver_name, udc); | |
1818 | if (retval < 0) { | |
8b2e7668 | 1819 | DBG("request irq %d failed\n", udc->udp_irq); |
bae4bd84 DB |
1820 | goto fail1; |
1821 | } | |
1822 | if (udc->board.vbus_pin > 0) { | |
f3db6e82 DB |
1823 | retval = gpio_request(udc->board.vbus_pin, "udc_vbus"); |
1824 | if (retval < 0) { | |
1825 | DBG("request vbus pin failed\n"); | |
1826 | goto fail2; | |
1827 | } | |
1828 | gpio_direction_input(udc->board.vbus_pin); | |
1829 | ||
29ba4b53 AV |
1830 | /* |
1831 | * Get the initial state of VBUS - we cannot expect | |
1832 | * a pending interrupt. | |
1833 | */ | |
4037242c RM |
1834 | udc->vbus = gpio_get_value_cansleep(udc->board.vbus_pin) ^ |
1835 | udc->board.vbus_active_low; | |
1836 | ||
1837 | if (udc->board.vbus_polled) { | |
1838 | INIT_WORK(&udc->vbus_timer_work, at91_vbus_timer_work); | |
1839 | setup_timer(&udc->vbus_timer, at91_vbus_timer, | |
1840 | (unsigned long)udc); | |
1841 | mod_timer(&udc->vbus_timer, | |
1842 | jiffies + VBUS_POLL_TIMEOUT); | |
1843 | } else { | |
1844 | if (request_irq(udc->board.vbus_pin, at91_vbus_irq, | |
1845 | IRQF_DISABLED, driver_name, udc)) { | |
1846 | DBG("request vbus irq %d failed\n", | |
1847 | udc->board.vbus_pin); | |
1848 | retval = -EBUSY; | |
1849 | goto fail3; | |
1850 | } | |
bae4bd84 DB |
1851 | } |
1852 | } else { | |
1853 | DBG("no VBUS detection, assuming always-on\n"); | |
1854 | udc->vbus = 1; | |
1855 | } | |
1856 | dev_set_drvdata(dev, udc); | |
8b2e7668 | 1857 | device_init_wakeup(dev, 1); |
bae4bd84 DB |
1858 | create_debug_file(udc); |
1859 | ||
1860 | INFO("%s version %s\n", driver_name, DRIVER_VERSION); | |
1861 | return 0; | |
1862 | ||
f3db6e82 DB |
1863 | fail3: |
1864 | if (udc->board.vbus_pin > 0) | |
1865 | gpio_free(udc->board.vbus_pin); | |
1866 | fail2: | |
1867 | free_irq(udc->udp_irq, udc); | |
bae4bd84 DB |
1868 | fail1: |
1869 | device_unregister(&udc->gadget.dev); | |
f3db6e82 DB |
1870 | fail0b: |
1871 | iounmap(udc->udp_baseaddr); | |
1872 | fail0a: | |
1873 | if (cpu_is_at91rm9200()) | |
1874 | gpio_free(udc->board.pullup_pin); | |
bae4bd84 | 1875 | fail0: |
d8bb0fd2 | 1876 | release_mem_region(res->start, resource_size(res)); |
bae4bd84 DB |
1877 | DBG("%s probe failed, %d\n", driver_name, retval); |
1878 | return retval; | |
1879 | } | |
1880 | ||
398acce7 | 1881 | static int __exit at91udc_remove(struct platform_device *pdev) |
bae4bd84 | 1882 | { |
8b2e7668 | 1883 | struct at91_udc *udc = platform_get_drvdata(pdev); |
ffd3326b | 1884 | struct resource *res; |
4f4c5e36 | 1885 | unsigned long flags; |
bae4bd84 DB |
1886 | |
1887 | DBG("remove\n"); | |
1888 | ||
6bea476c DB |
1889 | if (udc->driver) |
1890 | return -EBUSY; | |
bae4bd84 | 1891 | |
4f4c5e36 | 1892 | spin_lock_irqsave(&udc->lock, flags); |
6bea476c | 1893 | pullup(udc, 0); |
4f4c5e36 | 1894 | spin_unlock_irqrestore(&udc->lock, flags); |
bae4bd84 | 1895 | |
8b2e7668 | 1896 | device_init_wakeup(&pdev->dev, 0); |
bae4bd84 | 1897 | remove_debug_file(udc); |
f3db6e82 | 1898 | if (udc->board.vbus_pin > 0) { |
bae4bd84 | 1899 | free_irq(udc->board.vbus_pin, udc); |
f3db6e82 DB |
1900 | gpio_free(udc->board.vbus_pin); |
1901 | } | |
8b2e7668 | 1902 | free_irq(udc->udp_irq, udc); |
bae4bd84 | 1903 | device_unregister(&udc->gadget.dev); |
ffd3326b AV |
1904 | |
1905 | iounmap(udc->udp_baseaddr); | |
f3db6e82 DB |
1906 | |
1907 | if (cpu_is_at91rm9200()) | |
1908 | gpio_free(udc->board.pullup_pin); | |
1909 | ||
ffd3326b | 1910 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
d8bb0fd2 | 1911 | release_mem_region(res->start, resource_size(res)); |
bae4bd84 DB |
1912 | |
1913 | clk_put(udc->iclk); | |
1914 | clk_put(udc->fclk); | |
1915 | ||
1916 | return 0; | |
1917 | } | |
1918 | ||
1919 | #ifdef CONFIG_PM | |
8b2e7668 | 1920 | static int at91udc_suspend(struct platform_device *pdev, pm_message_t mesg) |
bae4bd84 | 1921 | { |
8b2e7668 DB |
1922 | struct at91_udc *udc = platform_get_drvdata(pdev); |
1923 | int wake = udc->driver && device_may_wakeup(&pdev->dev); | |
4f4c5e36 | 1924 | unsigned long flags; |
bae4bd84 | 1925 | |
8b2e7668 DB |
1926 | /* Unless we can act normally to the host (letting it wake us up |
1927 | * whenever it has work for us) force disconnect. Wakeup requires | |
1928 | * PLLB for USB events (signaling for reset, wakeup, or incoming | |
1929 | * tokens) and VBUS irqs (on systems which support them). | |
bae4bd84 | 1930 | */ |
8b2e7668 DB |
1931 | if ((!udc->suspended && udc->addr) |
1932 | || !wake | |
1933 | || at91_suspend_entering_slow_clock()) { | |
4f4c5e36 | 1934 | spin_lock_irqsave(&udc->lock, flags); |
bae4bd84 | 1935 | pullup(udc, 0); |
66e56ce7 | 1936 | wake = 0; |
4f4c5e36 | 1937 | spin_unlock_irqrestore(&udc->lock, flags); |
8b2e7668 DB |
1938 | } else |
1939 | enable_irq_wake(udc->udp_irq); | |
1940 | ||
66e56ce7 | 1941 | udc->active_suspend = wake; |
4037242c | 1942 | if (udc->board.vbus_pin > 0 && !udc->board.vbus_polled && wake) |
66e56ce7 | 1943 | enable_irq_wake(udc->board.vbus_pin); |
bae4bd84 DB |
1944 | return 0; |
1945 | } | |
1946 | ||
8b2e7668 | 1947 | static int at91udc_resume(struct platform_device *pdev) |
bae4bd84 | 1948 | { |
8b2e7668 | 1949 | struct at91_udc *udc = platform_get_drvdata(pdev); |
4f4c5e36 | 1950 | unsigned long flags; |
bae4bd84 | 1951 | |
4037242c RM |
1952 | if (udc->board.vbus_pin > 0 && !udc->board.vbus_polled && |
1953 | udc->active_suspend) | |
66e56ce7 DB |
1954 | disable_irq_wake(udc->board.vbus_pin); |
1955 | ||
bae4bd84 | 1956 | /* maybe reconnect to host; if so, clocks on */ |
66e56ce7 DB |
1957 | if (udc->active_suspend) |
1958 | disable_irq_wake(udc->udp_irq); | |
4f4c5e36 HH |
1959 | else { |
1960 | spin_lock_irqsave(&udc->lock, flags); | |
66e56ce7 | 1961 | pullup(udc, 1); |
4f4c5e36 HH |
1962 | spin_unlock_irqrestore(&udc->lock, flags); |
1963 | } | |
bae4bd84 DB |
1964 | return 0; |
1965 | } | |
1966 | #else | |
1967 | #define at91udc_suspend NULL | |
1968 | #define at91udc_resume NULL | |
1969 | #endif | |
1970 | ||
dee497df | 1971 | static struct platform_driver at91_udc_driver = { |
398acce7 | 1972 | .remove = __exit_p(at91udc_remove), |
bae4bd84 DB |
1973 | .shutdown = at91udc_shutdown, |
1974 | .suspend = at91udc_suspend, | |
8b2e7668 | 1975 | .resume = at91udc_resume, |
bae4bd84 DB |
1976 | .driver = { |
1977 | .name = (char *) driver_name, | |
1978 | .owner = THIS_MODULE, | |
1979 | }, | |
1980 | }; | |
1981 | ||
398acce7 | 1982 | static int __init udc_init_module(void) |
bae4bd84 | 1983 | { |
dee497df | 1984 | return platform_driver_probe(&at91_udc_driver, at91udc_probe); |
bae4bd84 DB |
1985 | } |
1986 | module_init(udc_init_module); | |
1987 | ||
398acce7 | 1988 | static void __exit udc_exit_module(void) |
bae4bd84 | 1989 | { |
dee497df | 1990 | platform_driver_unregister(&at91_udc_driver); |
bae4bd84 DB |
1991 | } |
1992 | module_exit(udc_exit_module); | |
1993 | ||
8b2e7668 | 1994 | MODULE_DESCRIPTION("AT91 udc driver"); |
bae4bd84 DB |
1995 | MODULE_AUTHOR("Thomas Rathbone, David Brownell"); |
1996 | MODULE_LICENSE("GPL"); | |
f34c32f1 | 1997 | MODULE_ALIAS("platform:at91_udc"); |